<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.2.0.10</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Tue Feb 28 17:06:04 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL005</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST,TYPICAL,WORST</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>16.667</td>
                <td>59.999</td>
                <td>3.299</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</td>
                <td>16.667</td>
                <td>59.999</td>
                <td>15.653</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>33.334</td>
                <td>29.999</td>
                <td>10.872</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>16.667</td>
                <td>59.999</td>
                <td>7.661</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>MainClockIn60MHz</td>
                <td>16.667</td>
                <td>59.999</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>33.334</td>
                <td>29.999</td>
                <td>13.783</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>6.694</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDTTop_1/FallingA[3]:CLK</td>
                <td>MDTTop_1/Edge[1]:D</td>
                <td>0.698</td>
                <td>7.315</td>
                <td>5.991</td>
                <td>13.306</td>
                <td>0.298</td>
                <td>2.038</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MDTTop_2/FallingA[3]:CLK</td>
                <td>MDTTop_2/Edge[1]:D</td>
                <td>0.705</td>
                <td>7.330</td>
                <td>5.988</td>
                <td>13.318</td>
                <td>0.298</td>
                <td>2.008</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MDTTop_2/PWMMagnetFaultLatch:CLK</td>
                <td>MDTTop_2/CounterOverFlowRetrigger:EN</td>
                <td>3.928</td>
                <td>12.339</td>
                <td>9.228</td>
                <td>21.567</td>
                <td>0.363</td>
                <td>4.328</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MDTTop_2/RisingACountEnableLatch:CLK</td>
                <td>MDTTop_2/CounterOverFlowRetrigger:EN</td>
                <td>3.737</td>
                <td>12.541</td>
                <td>9.026</td>
                <td>21.567</td>
                <td>0.363</td>
                <td>4.126</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TickSync_1/LatchedTickSync60:CLK</td>
                <td>MDTTop_2/CounterOverFlowRetrigger:EN</td>
                <td>3.457</td>
                <td>12.863</td>
                <td>8.704</td>
                <td>21.567</td>
                <td>0.363</td>
                <td>3.804</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDTTop_1/FallingA[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_1/Edge[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.306</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.991</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.315</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.746</td>
                <td>3.746</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.213</td>
                <td>3.959</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>4.163</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>4.485</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>4.699</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingA[3]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.594</td>
                <td>5.293</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingA[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.395</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/Edge[1]:D</td>
                <td>net</td>
                <td>MDTTop_1/FallingA_Z[3]</td>
                <td/>
                <td>+</td>
                <td>0.596</td>
                <td>5.991</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.991</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.334</td>
                <td>8.334</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>12.043</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>12.232</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>12.427</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>12.756</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>13.051</td>
                <td>41</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/Edge[1]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>13.604</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/Edge[1]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>13.306</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.306</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>M_AX0_RET_DATA</td>
                <td>MDTTop_1/FallingA[1]:D</td>
                <td>1.417</td>
                <td>5.329</td>
                <td>1.417</td>
                <td>6.746</td>
                <td>0.238</td>
                <td>-1.329</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>M_AX1_RET_DATA</td>
                <td>MDTTop_2/FallingA[1]:D</td>
                <td>1.416</td>
                <td>5.330</td>
                <td>1.416</td>
                <td>6.746</td>
                <td>0.238</td>
                <td>-1.330</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CS_L</td>
                <td>SerMemInt_1/WriteLatch:D</td>
                <td>7.094</td>
                <td/>
                <td>7.094</td>
                <td/>
                <td>0.299</td>
                <td>2.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CS_L</td>
                <td>SerMemInt_1/ReadLatch:D</td>
                <td>7.093</td>
                <td/>
                <td>7.093</td>
                <td/>
                <td>0.299</td>
                <td>2.297</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CS_L</td>
                <td>MDTTop_1/MDTRead:D</td>
                <td>6.986</td>
                <td/>
                <td>6.986</td>
                <td/>
                <td>0.298</td>
                <td>2.154</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: M_AX0_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_1/FallingA[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.746</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.417</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.329</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>M_AX0_RET_DATA</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.737</td>
                <td>0.737</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>M_AX0_RET_DATA_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>0.868</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX0_RET_DATA_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.095</td>
                <td>0.963</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingA[1]:D</td>
                <td>net</td>
                <td>M_AX0_RET_DATA_c</td>
                <td/>
                <td>+</td>
                <td>0.454</td>
                <td>1.417</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.417</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>Max Delay Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>4.000</td>
                <td>4.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>4.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.100</td>
                <td>6.100</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>6.220</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>6.336</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>6.520</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>6.641</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingA[1]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.343</td>
                <td>6.984</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingA[1]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.238</td>
                <td>6.746</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.746</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>11.193</td>
                <td/>
                <td>16.443</td>
                <td/>
                <td>16.443</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SerMemInt_1/intModuleAddress[1]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>11.120</td>
                <td/>
                <td>16.370</td>
                <td/>
                <td>16.370</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>Exp3Data[1]</td>
                <td>11.106</td>
                <td/>
                <td>16.356</td>
                <td/>
                <td>16.356</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SerMemInt_1/intModuleAddress[0]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>11.078</td>
                <td/>
                <td>16.324</td>
                <td/>
                <td>16.324</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>Exp2Data[1]</td>
                <td>10.813</td>
                <td/>
                <td>16.063</td>
                <td/>
                <td>16.063</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Exp0Data[5]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.443</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>3.709</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>3.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.093</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.331</td>
                <td>4.424</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.719</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.531</td>
                <td>5.250</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intModuleAddress[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.377</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:A</td>
                <td>net</td>
                <td>serialMemDataOut[24]</td>
                <td/>
                <td>+</td>
                <td>0.411</td>
                <td>5.788</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un5_serialmemorydatain_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.261</td>
                <td>6.049</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i_a2:A</td>
                <td>net</td>
                <td>ExpSigRoute_1/N_1983</td>
                <td/>
                <td>+</td>
                <td>0.813</td>
                <td>6.862</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.186</td>
                <td>7.048</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i:A</td>
                <td>net</td>
                <td>ExpSigRoute_1/N_1817</td>
                <td/>
                <td>+</td>
                <td>0.766</td>
                <td>7.814</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.275</td>
                <td>8.089</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOENFF:A</td>
                <td>net</td>
                <td>N_865_i</td>
                <td/>
                <td>+</td>
                <td>1.552</td>
                <td>9.641</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOENFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOENFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>10.029</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOPAD:E</td>
                <td>net</td>
                <td>Exp0Data_obuft[5]/U0/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.891</td>
                <td>10.920</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>5.523</td>
                <td>16.443</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data[5]</td>
                <td>net</td>
                <td>Exp0Data[5]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.443</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.443</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Exp0Data[5]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>LOOPTICK</td>
                <td>TickSync_1/TickSync60:ALn</td>
                <td>1.723</td>
                <td/>
                <td>1.723</td>
                <td/>
                <td>0.330</td>
                <td>-0.908</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TickSync_1/TickSync60:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.723</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LOOPTICK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>LOOPTICK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.778</td>
                <td>0.778</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>LOOPTICK_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.038</td>
                <td>0.816</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LOOPTICK_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.076</td>
                <td>0.892</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TickSync_1/TickSync60:ALn</td>
                <td>net</td>
                <td>LOOPTICK_c</td>
                <td/>
                <td>+</td>
                <td>0.831</td>
                <td>1.723</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.723</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.087</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.108</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>33</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/TickSync60:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.303</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/TickSync60:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.330</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDTTop_2/TransducerSelect_2[1]:CLK</td>
                <td>MDTTop_2/StartInterrogation:D</td>
                <td>3.171</td>
                <td>13.736</td>
                <td>7.887</td>
                <td>21.623</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MDTTop_1/TransducerSelect_2[1]:CLK</td>
                <td>MDTTop_1/StartInterrogation:D</td>
                <td>3.105</td>
                <td>13.796</td>
                <td>7.832</td>
                <td>21.628</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MDTTop_2/TransducerSelect_2[0]:CLK</td>
                <td>MDTTop_2/StartInterrogation:D</td>
                <td>3.089</td>
                <td>13.818</td>
                <td>7.805</td>
                <td>21.623</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MDTTop_1/TransducerSelect_2[0]:CLK</td>
                <td>MDTTop_1/StartInterrogation:D</td>
                <td>2.980</td>
                <td>13.921</td>
                <td>7.707</td>
                <td>21.628</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MDTTop_1/TransducerSelect_2[1]:CLK</td>
                <td>MDTTop_1/TrailingCount[0]:D</td>
                <td>2.514</td>
                <td>14.398</td>
                <td>7.241</td>
                <td>21.639</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDTTop_2/TransducerSelect_2[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_2/StartInterrogation:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.623</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.887</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.736</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>1.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>1.605</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>3.282</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>3.541</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.306</td>
                <td>3.847</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.142</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/TransducerSelect_2[1]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.574</td>
                <td>4.716</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/TransducerSelect_2[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.108</td>
                <td>4.824</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/un7_mdtsimpdataout_1:B</td>
                <td>net</td>
                <td>MDTTop_2/TransducerSelect[1]</td>
                <td/>
                <td>+</td>
                <td>1.167</td>
                <td>5.991</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/un7_mdtsimpdataout_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.177</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/StateMachine.StartInterrogation_1:B</td>
                <td>net</td>
                <td>MDTTop_2/un7_mdtsimpdataout_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.717</td>
                <td>6.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/StateMachine.StartInterrogation_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>7.080</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/StartInterrogation:D</td>
                <td>net</td>
                <td>MDTTop_2/StartInterrogation_1</td>
                <td/>
                <td>+</td>
                <td>0.807</td>
                <td>7.887</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.887</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>20.376</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>20.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>20.759</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.328</td>
                <td>21.087</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>21.382</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/StartInterrogation:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.539</td>
                <td>21.921</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/StartInterrogation:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>21.623</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.623</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL1 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDTTop_2/FallingB[3]:CLK</td>
                <td>MDTTop_2/Edge[0]:D</td>
                <td>0.547</td>
                <td>3.299</td>
                <td>10.010</td>
                <td>13.309</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MDTTop_1/FallingB[3]:CLK</td>
                <td>MDTTop_1/Edge[0]:D</td>
                <td>0.547</td>
                <td>3.299</td>
                <td>10.007</td>
                <td>13.306</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MDTTop_1/RisingB[3]:CLK</td>
                <td>MDTTop_1/Edge[2]:D</td>
                <td>0.943</td>
                <td>11.243</td>
                <td>10.408</td>
                <td>21.651</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MDTTop_2/RisingB[3]:CLK</td>
                <td>MDTTop_2/Edge[2]:D</td>
                <td>0.928</td>
                <td>11.248</td>
                <td>10.394</td>
                <td>21.642</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDTTop_2/FallingB[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_2/Edge[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.309</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.010</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.299</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>7.911</td>
                <td>7.911</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.218</td>
                <td>8.129</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>8.333</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.316</td>
                <td>8.649</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>8.863</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_2/FallingB[3]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.600</td>
                <td>9.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/FallingB[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>9.565</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/Edge[0]:D</td>
                <td>net</td>
                <td>MDTTop_2/FallingB_Z[3]</td>
                <td/>
                <td>+</td>
                <td>0.445</td>
                <td>10.010</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.010</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.334</td>
                <td>8.334</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>12.043</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>12.232</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>12.427</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>12.756</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>13.051</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/Edge[0]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>13.607</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/Edge[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>13.309</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.309</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>LatCnt_1/LatencyCounter[9]:EN</td>
                <td>1.830</td>
                <td>5.777</td>
                <td>7.485</td>
                <td>13.262</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>LatCnt_1/LatencyCounter[7]:EN</td>
                <td>1.830</td>
                <td>5.777</td>
                <td>7.485</td>
                <td>13.262</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>LatCnt_1/LatencyCounter[5]:EN</td>
                <td>1.830</td>
                <td>5.777</td>
                <td>7.485</td>
                <td>13.262</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>LatCnt_1/LatencyCounter[3]:EN</td>
                <td>1.830</td>
                <td>5.777</td>
                <td>7.485</td>
                <td>13.262</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>LatCnt_1/LatencyCounter[1]:EN</td>
                <td>1.830</td>
                <td>5.777</td>
                <td>7.485</td>
                <td>13.262</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TickSync_1/LatchedTickSync:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LatCnt_1/LatencyCounter[9]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.485</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.777</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>4.093</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>4.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.478</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>4.817</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.112</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/LatchedTickSync:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>5.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/LatchedTickSync:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.782</td>
                <td>661</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LatCnt_1/LatencyCounter_or[0]:A</td>
                <td>net</td>
                <td>N_4074_i</td>
                <td/>
                <td>+</td>
                <td>0.641</td>
                <td>6.423</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LatCnt_1/LatencyCounter_or[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.525</td>
                <td>32</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LatCnt_1/LatencyCounter[9]:EN</td>
                <td>net</td>
                <td>LatCnt_1/LatencyCounter_or_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.960</td>
                <td>7.485</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.485</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.333</td>
                <td>8.333</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.333</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.746</td>
                <td>12.079</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.213</td>
                <td>12.292</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>12.496</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>12.818</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>13.032</td>
                <td>41</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LatCnt_1/LatencyCounter[9]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.593</td>
                <td>13.625</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>LatCnt_1/LatencyCounter[9]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>13.262</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.262</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDTTop_1/FallingB[2]:CLK</td>
                <td>MDTTop_1/FallingB[3]:D</td>
                <td>0.708</td>
                <td>15.653</td>
                <td>10.158</td>
                <td>25.811</td>
                <td>0.298</td>
                <td>1.014</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MDTTop_2/FallingB[1]:CLK</td>
                <td>MDTTop_2/FallingB[2]:D</td>
                <td>0.561</td>
                <td>15.780</td>
                <td>10.024</td>
                <td>25.804</td>
                <td>0.298</td>
                <td>0.887</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MDTTop_1/FallingB[1]:CLK</td>
                <td>MDTTop_1/FallingB[2]:D</td>
                <td>0.558</td>
                <td>15.783</td>
                <td>10.018</td>
                <td>25.801</td>
                <td>0.298</td>
                <td>0.884</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MDTTop_2/FallingB[2]:CLK</td>
                <td>MDTTop_2/FallingB[3]:D</td>
                <td>0.567</td>
                <td>15.794</td>
                <td>10.020</td>
                <td>25.814</td>
                <td>0.298</td>
                <td>0.873</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MDTTop_2/RisingB[1]:CLK</td>
                <td>MDTTop_2/RisingB[2]:D</td>
                <td>0.531</td>
                <td>15.808</td>
                <td>9.997</td>
                <td>25.805</td>
                <td>0.299</td>
                <td>0.859</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDTTop_1/FallingB[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_1/FallingB[3]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.811</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.158</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.653</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>7.911</td>
                <td>7.911</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.218</td>
                <td>8.129</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>8.333</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>8.648</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>8.862</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingB[2]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.588</td>
                <td>9.450</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingB[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>9.552</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingB[3]:D</td>
                <td>net</td>
                <td>MDTTop_1/FallingB_Z[2]</td>
                <td/>
                <td>+</td>
                <td>0.606</td>
                <td>10.158</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.158</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>7.911</td>
                <td>24.578</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.218</td>
                <td>24.796</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>25.000</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>25.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>25.529</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingB[3]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.580</td>
                <td>26.109</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/FallingB[3]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>25.811</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.811</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>M_AX1_RET_DATA</td>
                <td>MDTTop_2/FallingB[1]:D</td>
                <td>1.867</td>
                <td/>
                <td>1.867</td>
                <td/>
                <td>0.237</td>
                <td>-5.041</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>M_AX0_RET_DATA</td>
                <td>MDTTop_1/FallingB[1]:D</td>
                <td>1.563</td>
                <td/>
                <td>1.563</td>
                <td/>
                <td>0.237</td>
                <td>-5.343</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>M_AX0_RET_DATA</td>
                <td>MDTTop_1/RisingB[1]:D</td>
                <td>1.416</td>
                <td/>
                <td>1.416</td>
                <td/>
                <td>0.238</td>
                <td>-5.495</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>M_AX1_RET_DATA</td>
                <td>MDTTop_2/RisingB[1]:D</td>
                <td>1.416</td>
                <td/>
                <td>1.416</td>
                <td/>
                <td>0.238</td>
                <td>-5.502</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: M_AX1_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MDTTop_2/FallingB[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.867</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>M_AX1_RET_DATA</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>M_AX1_RET_DATA</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.738</td>
                <td>0.738</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>M_AX1_RET_DATA_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>0.883</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.093</td>
                <td>0.976</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/FallingB[1]:D</td>
                <td>net</td>
                <td>M_AX1_RET_DATA_c</td>
                <td/>
                <td>+</td>
                <td>0.891</td>
                <td>1.867</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.867</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>6.266</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>N/C</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.180</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.121</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_2/FallingB[1]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_2/FallingB[1]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.237</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL2</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Quad_1/QuadXface_5/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_5/intAccumOverflow:EN</td>
                <td>4.045</td>
                <td>12.307</td>
                <td>9.682</td>
                <td>21.989</td>
                <td>0.363</td>
                <td>8.721</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Quad_1/QuadXface_5/LatchedDec:CLK</td>
                <td>Quad_1/QuadXface_5/intAccumOverflow:EN</td>
                <td>3.575</td>
                <td>12.765</td>
                <td>9.224</td>
                <td>21.989</td>
                <td>0.363</td>
                <td>7.806</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Quad_1/QuadXface_4/LatchedDec:CLK</td>
                <td>Quad_1/QuadXface_4/intAccumOverflow:EN</td>
                <td>3.543</td>
                <td>12.798</td>
                <td>9.183</td>
                <td>21.981</td>
                <td>0.363</td>
                <td>7.740</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Quad_1/QuadXface_4/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_4/intAccumOverflow:EN</td>
                <td>3.466</td>
                <td>12.886</td>
                <td>9.095</td>
                <td>21.981</td>
                <td>0.363</td>
                <td>7.564</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Quad_1/QuadXface_6/Direction:CLK</td>
                <td>Quad_1/QuadXface_6/intEdgeMode:EN</td>
                <td>3.261</td>
                <td>13.052</td>
                <td>8.911</td>
                <td>21.963</td>
                <td>0.363</td>
                <td>7.232</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Quad_1/QuadXface_5/LatchedInc:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Quad_1/QuadXface_5/intAccumOverflow:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.989</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.682</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.307</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.066</td>
                <td>4.066</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.213</td>
                <td>4.279</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>4.483</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.323</td>
                <td>4.806</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.215</td>
                <td>5.021</td>
                <td>94</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/LatchedInc:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB8_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.616</td>
                <td>5.637</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/LatchedInc:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.764</td>
                <td>20</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:C</td>
                <td>net</td>
                <td>Quad_1/QuadXface_5/LatchedInc_Z</td>
                <td/>
                <td>+</td>
                <td>0.843</td>
                <td>6.607</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.193</td>
                <td>6.800</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO_0:B</td>
                <td>net</td>
                <td>Quad_1/QuadXface_5/intAccumOverflow_1_0_0_a2_14_Z</td>
                <td/>
                <td>+</td>
                <td>0.692</td>
                <td>7.492</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.233</td>
                <td>7.725</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO:A</td>
                <td>net</td>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO_0_1</td>
                <td/>
                <td>+</td>
                <td>1.128</td>
                <td>8.853</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.193</td>
                <td>9.046</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow:EN</td>
                <td>net</td>
                <td>Quad_1/QuadXface_5/intAccumOverflow_RNO_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.636</td>
                <td>9.682</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.682</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.668</td>
                <td>16.668</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>20.761</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>20.951</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>21.146</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.340</td>
                <td>21.486</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>21.781</td>
                <td>85</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.571</td>
                <td>22.352</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_5/intAccumOverflow:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>21.989</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.989</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CS_L</td>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>11.022</td>
                <td/>
                <td>11.022</td>
                <td/>
                <td>0.363</td>
                <td>5.901</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CS_L</td>
                <td>SerMemInt_1/ShiftEnable:EN</td>
                <td>10.686</td>
                <td/>
                <td>10.686</td>
                <td/>
                <td>0.363</td>
                <td>5.565</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>WR_L</td>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>10.679</td>
                <td/>
                <td>10.679</td>
                <td/>
                <td>0.363</td>
                <td>5.558</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>ExtADDR[5]</td>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>10.661</td>
                <td/>
                <td>10.661</td>
                <td/>
                <td>0.363</td>
                <td>5.540</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>ExtADDR[11]</td>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>10.575</td>
                <td/>
                <td>10.575</td>
                <td/>
                <td>0.363</td>
                <td>5.454</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CS_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.022</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CS_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CS_L</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.356</td>
                <td>1.356</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>CS_L_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>1.490</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.162</td>
                <td>1.652</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un141_data_i_o2:A</td>
                <td>net</td>
                <td>CS_L_c</td>
                <td/>
                <td>+</td>
                <td>1.278</td>
                <td>2.930</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un141_data_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>3.032</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un3_cpuledwrite_0_a2_0:B</td>
                <td>net</td>
                <td>N_1007</td>
                <td/>
                <td>+</td>
                <td>0.524</td>
                <td>3.556</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un3_cpuledwrite_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.261</td>
                <td>3.817</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un3_serialmemxfacewrite_0_a2:C</td>
                <td>net</td>
                <td>N_1914</td>
                <td/>
                <td>+</td>
                <td>0.847</td>
                <td>4.664</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un3_serialmemxfacewrite_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.317</td>
                <td>4.981</td>
                <td>23</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_3:A</td>
                <td>net</td>
                <td>SerialMemXfaceWrite</td>
                <td/>
                <td>+</td>
                <td>2.435</td>
                <td>7.416</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.317</td>
                <td>7.733</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_2:D</td>
                <td>net</td>
                <td>SerMemInt_1/un1_serialmemxfacewrite_14_or_i_1</td>
                <td/>
                <td>+</td>
                <td>0.273</td>
                <td>8.006</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.237</td>
                <td>8.243</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_1:D</td>
                <td>net</td>
                <td>SerMemInt_1/un1_serialmemxfacewrite_14_or_i_2</td>
                <td/>
                <td>+</td>
                <td>0.729</td>
                <td>8.972</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.118</td>
                <td>9.090</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_0:A</td>
                <td>net</td>
                <td>SerMemInt_1/N_765_i</td>
                <td/>
                <td>+</td>
                <td>0.496</td>
                <td>9.586</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.193</td>
                <td>9.779</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>net</td>
                <td>SerMemInt_1/intSerialMemoryDataControl_RNO_0_Z</td>
                <td/>
                <td>+</td>
                <td>1.243</td>
                <td>11.022</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.022</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.971</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.184</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.188</td>
                <td>N/C</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.329</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.286</td>
                <td>N/C</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.526</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intSerialMemoryDataControl:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>14.556</td>
                <td/>
                <td>20.224</td>
                <td/>
                <td>20.224</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[9]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>14.441</td>
                <td/>
                <td>20.120</td>
                <td/>
                <td>20.120</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[14]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>14.263</td>
                <td/>
                <td>19.977</td>
                <td/>
                <td>19.977</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[8]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>14.232</td>
                <td/>
                <td>19.945</td>
                <td/>
                <td>19.945</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[11]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>14.229</td>
                <td/>
                <td>19.932</td>
                <td/>
                <td>19.932</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Exp0Data[5]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>20.224</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>4.093</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>4.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.478</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.335</td>
                <td>4.813</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.108</td>
                <td>43</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.560</td>
                <td>5.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.795</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:B</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_Z[12]</td>
                <td/>
                <td>+</td>
                <td>0.727</td>
                <td>6.522</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNII4FG[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.275</td>
                <td>6.797</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:D</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/m5_2_0</td>
                <td/>
                <td>+</td>
                <td>0.265</td>
                <td>7.062</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNI6GG91[10]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.085</td>
                <td>7.147</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:B</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/un10_intexp0mux_i</td>
                <td/>
                <td>+</td>
                <td>0.506</td>
                <td>7.653</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast_RNIAEQB2[10]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.085</td>
                <td>7.738</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/exp0quadread_i_o2:A</td>
                <td>net</td>
                <td>Exp0Mux[0]</td>
                <td/>
                <td>+</td>
                <td>1.236</td>
                <td>8.974</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/exp0quadread_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>9.142</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i_a2:B</td>
                <td>net</td>
                <td>N_1080</td>
                <td/>
                <td>+</td>
                <td>1.426</td>
                <td>10.568</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.261</td>
                <td>10.829</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i:A</td>
                <td>net</td>
                <td>ExpSigRoute_1/N_1817</td>
                <td/>
                <td>+</td>
                <td>0.766</td>
                <td>11.595</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/un76_expdata_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.275</td>
                <td>11.870</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOENFF:A</td>
                <td>net</td>
                <td>N_865_i</td>
                <td/>
                <td>+</td>
                <td>1.552</td>
                <td>13.422</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOENFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOENFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>13.810</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOPAD:E</td>
                <td>net</td>
                <td>Exp0Data_obuft[5]/U0/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.891</td>
                <td>14.701</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data_obuft[5]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>5.523</td>
                <td>20.224</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp0Data[5]</td>
                <td>net</td>
                <td>Exp0Data[5]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.224</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20.224</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Exp0Data[5]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>WDT_1/WDTCounter[19]:ALn</td>
                <td>2.928</td>
                <td>29.998</td>
                <td>8.612</td>
                <td>38.610</td>
                <td>0.415</td>
                <td>3.336</td>
                <td>-0.007</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>WDT_1/WDTCounter[17]:ALn</td>
                <td>2.928</td>
                <td>29.998</td>
                <td>8.612</td>
                <td>38.610</td>
                <td>0.415</td>
                <td>3.336</td>
                <td>-0.007</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>WDT_1/WDTCounter[15]:ALn</td>
                <td>2.928</td>
                <td>29.998</td>
                <td>8.612</td>
                <td>38.610</td>
                <td>0.415</td>
                <td>3.336</td>
                <td>-0.007</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>WDT_1/WDTCounter[13]:ALn</td>
                <td>2.928</td>
                <td>29.998</td>
                <td>8.612</td>
                <td>38.610</td>
                <td>0.415</td>
                <td>3.336</td>
                <td>-0.007</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>WDT_1/WDTCounter[11]:ALn</td>
                <td>2.928</td>
                <td>29.998</td>
                <td>8.612</td>
                <td>38.610</td>
                <td>0.415</td>
                <td>3.336</td>
                <td>-0.007</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: ClkCtrl_1/SysRESET_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: WDT_1/WDTCounter[19]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.610</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.612</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>29.998</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>4.093</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>4.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.478</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>4.815</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.110</td>
                <td>25</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.574</td>
                <td>5.684</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.811</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6:An</td>
                <td>net</td>
                <td>ClkCtrl_1/SysRESET_rep_Z</td>
                <td/>
                <td>+</td>
                <td>1.346</td>
                <td>7.157</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.263</td>
                <td>7.420</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.300</td>
                <td>7.720</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.215</td>
                <td>7.935</td>
                <td>22</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/WDTCounter[19]:ALn</td>
                <td>net</td>
                <td>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.677</td>
                <td>8.612</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.612</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>33.334</td>
                <td>33.334</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>33.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>37.427</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>37.617</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>37.812</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.335</td>
                <td>38.147</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>38.442</td>
                <td>84</td>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/WDTCounter[19]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.583</td>
                <td>39.025</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/WDTCounter[19]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>38.610</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.610</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESET</td>
                <td>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</td>
                <td>2.899</td>
                <td/>
                <td>2.899</td>
                <td/>
                <td>0.330</td>
                <td>0.029</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESET</td>
                <td>ClkCtrl_1/DLL_Rst_ShiftReg[1]:ALn</td>
                <td>2.899</td>
                <td/>
                <td>2.899</td>
                <td/>
                <td>0.330</td>
                <td>0.024</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESET</td>
                <td>ClkCtrl_1/DLL_RST_sync:ALn</td>
                <td>2.899</td>
                <td/>
                <td>2.899</td>
                <td/>
                <td>0.330</td>
                <td>0.023</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESET</td>
                <td>ClkCtrl_1/DLL_Lock_ShiftReg[2]:ALn</td>
                <td>2.891</td>
                <td/>
                <td>2.891</td>
                <td/>
                <td>0.330</td>
                <td>0.009</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESET</td>
                <td>ClkCtrl_1/DLL_Lock_ShiftReg[1]:ALn</td>
                <td>2.891</td>
                <td/>
                <td>2.891</td>
                <td/>
                <td>0.330</td>
                <td>0.009</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.899</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.778</td>
                <td>0.778</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RESET_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>0.846</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.096</td>
                <td>0.942</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:An</td>
                <td>net</td>
                <td>RESET_c</td>
                <td/>
                <td>+</td>
                <td>1.123</td>
                <td>2.065</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.154</td>
                <td>2.219</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.175</td>
                <td>2.394</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.125</td>
                <td>2.519</td>
                <td>19</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.380</td>
                <td>2.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.899</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.306</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.108</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.193</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>40</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/DLL_Rst_ShiftReg[0]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB13_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/DLL_Rst_ShiftReg[0]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.330</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>SerMemInt_1/IncOperationFaultCount:EN</td>
                <td>5.821</td>
                <td>10.872</td>
                <td>11.071</td>
                <td>21.943</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>SerMemInt_1/LoadMemAddr:EN</td>
                <td>5.643</td>
                <td>11.040</td>
                <td>10.893</td>
                <td>21.933</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SerMemInt_1/intModuleAddress[1]:CLK</td>
                <td>SerMemInt_1/IncOperationFaultCount:EN</td>
                <td>5.643</td>
                <td>11.050</td>
                <td>10.893</td>
                <td>21.943</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SerMemInt_1/intModuleAddress[1]:CLK</td>
                <td>SerMemInt_1/LoadMemAddr:EN</td>
                <td>5.456</td>
                <td>11.227</td>
                <td>10.706</td>
                <td>21.933</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>SerMemInt_1/ShiftEnable:EN</td>
                <td>5.429</td>
                <td>11.262</td>
                <td>10.679</td>
                <td>21.941</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SerMemInt_1/IncOperationFaultCount:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.943</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.071</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.872</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>3.709</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>3.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.093</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.331</td>
                <td>4.424</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.719</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intModuleAddress[2]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.531</td>
                <td>5.250</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/intModuleAddress[2]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.352</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/g0:B</td>
                <td>net</td>
                <td>serialMemDataOut[24]</td>
                <td/>
                <td>+</td>
                <td>0.827</td>
                <td>6.179</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_1/g0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>6.347</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un5_serialmemorydatain_0_a2:C</td>
                <td>net</td>
                <td>N_1925</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>6.637</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un5_serialmemorydatain_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>6.883</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:B</td>
                <td>net</td>
                <td>ExpSigRoute_4/un5_serialmemorydatain_i</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>7.147</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un5_serialmemorydatain_0_a2_RNIA9UG4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>7.393</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>M_SPROM_DATA_iobuf_RNIQPJVH:C</td>
                <td>net</td>
                <td>N_17</td>
                <td/>
                <td>+</td>
                <td>0.718</td>
                <td>8.111</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>M_SPROM_DATA_iobuf_RNIQPJVH:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>8.213</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount_RNO_0:C</td>
                <td>net</td>
                <td>SerMemInt_1_intSerialMemoryDataIn</td>
                <td/>
                <td>+</td>
                <td>1.506</td>
                <td>9.719</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount_RNO_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>9.821</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount_RNO:A</td>
                <td>net</td>
                <td>SerMemInt_1/un1_serialmemxfacewrite_16_or</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>9.930</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>10.032</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount:EN</td>
                <td>net</td>
                <td>SerMemInt_1/IncOperationFaultCount_RNO_Z</td>
                <td/>
                <td>+</td>
                <td>1.039</td>
                <td>11.071</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.071</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>20.760</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>20.950</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>21.144</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.336</td>
                <td>21.480</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>21.775</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.531</td>
                <td>22.306</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SerMemInt_1/IncOperationFaultCount:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>21.943</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.943</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>SSITop_1/DelayCounter[8]:SLn</td>
                <td>4.512</td>
                <td>12.450</td>
                <td>9.268</td>
                <td>21.718</td>
                <td>0.644</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>SSITop_1/DelayCounter[6]:SLn</td>
                <td>4.512</td>
                <td>12.450</td>
                <td>9.268</td>
                <td>21.718</td>
                <td>0.644</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>SSITop_1/DelayCounter[4]:SLn</td>
                <td>4.512</td>
                <td>12.450</td>
                <td>9.268</td>
                <td>21.718</td>
                <td>0.644</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>SSITop_1/DelayCounter[2]:SLn</td>
                <td>4.512</td>
                <td>12.450</td>
                <td>9.268</td>
                <td>21.718</td>
                <td>0.644</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>SSITop_1/DelayCounter[10]:SLn</td>
                <td>4.512</td>
                <td>12.450</td>
                <td>9.268</td>
                <td>21.718</td>
                <td>0.644</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SSITop_1/DelayCounter[8]:SLn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.718</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.268</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.450</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>1.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>1.605</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>3.282</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>3.541</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>3.846</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.141</td>
                <td>28</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/DelayTerminalCount[0]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.615</td>
                <td>4.756</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/DelayTerminalCount[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>4.858</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1:D</td>
                <td>net</td>
                <td>SSITop_1/DelayTerminalCount_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.808</td>
                <td>5.666</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.489</td>
                <td>6.155</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1_CC_0:P[6]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1518</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.155</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.541</td>
                <td>6.696</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO1517</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.696</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_1_CC_1:CC[2]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.297</td>
                <td>6.993</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_21_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1544</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.993</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un11_delaycounter_0_I_21_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.086</td>
                <td>7.079</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un1_synchedtick:B</td>
                <td>net</td>
                <td>SSITop_1/un11_delaycounter_0_data_tmp[7]</td>
                <td/>
                <td>+</td>
                <td>0.601</td>
                <td>7.680</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SSITop_1/un1_synchedtick:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.117</td>
                <td>7.797</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/DelayCounter[8]:SLn</td>
                <td>net</td>
                <td>SSITop_1/un1_synchedtick_Z</td>
                <td/>
                <td>+</td>
                <td>1.471</td>
                <td>9.268</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.268</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>20.760</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>20.950</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>21.144</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>21.481</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>21.776</td>
                <td>96</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/DelayCounter[8]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB4_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.586</td>
                <td>22.362</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/DelayCounter[8]:SLn</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.644</td>
                <td>21.718</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.718</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clk_30M to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Quad_1/QuadXface_2/QuadCount[15]:CLK</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>3.996</td>
                <td>28.944</td>
                <td>9.685</td>
                <td>38.629</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Quad_1/QuadXface_2/QuadCount[14]:CLK</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>3.812</td>
                <td>29.139</td>
                <td>9.490</td>
                <td>38.629</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Quad_1/QuadXface_2/QuadCount[10]:CLK</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>3.686</td>
                <td>29.265</td>
                <td>9.364</td>
                <td>38.629</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Quad_1/QuadXface_2/QuadCount[1]:CLK</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>3.607</td>
                <td>29.330</td>
                <td>9.299</td>
                <td>38.629</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Quad_1/QuadXface_2/QuadCount[12]:CLK</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>3.620</td>
                <td>29.331</td>
                <td>9.298</td>
                <td>38.629</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Quad_1/QuadXface_2/QuadCount[15]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.629</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.685</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>28.944</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>5.112</td>
                <td>5.112</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.577</td>
                <td>5.689</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.791</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:A</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/QuadCount_Z[15]</td>
                <td/>
                <td>+</td>
                <td>0.523</td>
                <td>6.314</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.383</td>
                <td>6.697</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:C</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_11_Z</td>
                <td/>
                <td>+</td>
                <td>0.932</td>
                <td>7.629</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.193</td>
                <td>7.822</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:A</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3_13_Z</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>7.931</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_1_0_a3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>8.033</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO_0:B</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/N_44</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>8.293</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>8.539</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO:A</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO_0_3</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>8.803</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.246</td>
                <td>9.049</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/intAccumOverflow_RNO_3</td>
                <td/>
                <td>+</td>
                <td>0.636</td>
                <td>9.685</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.685</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>33.334</td>
                <td>33.334</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>33.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>37.427</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>37.617</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>37.811</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>38.150</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>38.445</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.547</td>
                <td>38.992</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/intAccumOverflow:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>38.629</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.629</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain WriteClk60MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>WDT_1/FirstKey:CLK</td>
                <td>WDT_1/WDTDelay[7]:EN</td>
                <td>3.712</td>
                <td>12.569</td>
                <td>8.433</td>
                <td>21.002</td>
                <td>0.363</td>
                <td>4.098</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>WDT_1/FirstKey:CLK</td>
                <td>WDT_1/WDTDelay[10]:EN</td>
                <td>3.712</td>
                <td>12.569</td>
                <td>8.433</td>
                <td>21.002</td>
                <td>0.363</td>
                <td>4.098</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>WDT_1/FirstKey:CLK</td>
                <td>WDT_1/WDTDelay[0]:EN</td>
                <td>3.712</td>
                <td>12.569</td>
                <td>8.433</td>
                <td>21.002</td>
                <td>0.363</td>
                <td>4.098</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>WDT_1/FirstKey:CLK</td>
                <td>WDT_1/WDTDelay[13]:EN</td>
                <td>3.712</td>
                <td>12.579</td>
                <td>8.433</td>
                <td>21.012</td>
                <td>0.363</td>
                <td>4.088</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>WDT_1/FirstKey:CLK</td>
                <td>WDT_1/WDTDelay[12]:EN</td>
                <td>3.712</td>
                <td>12.579</td>
                <td>8.433</td>
                <td>21.012</td>
                <td>0.363</td>
                <td>4.088</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: WDT_1/FirstKey:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: WDT_1/WDTDelay[7]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.002</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.433</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.569</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>1.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>1.605</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>3.282</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>3.541</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.308</td>
                <td>3.849</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.144</td>
                <td>43</td>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/FirstKey:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.577</td>
                <td>4.721</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/FirstKey:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>4.848</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/accesskey_0_a2_4:B</td>
                <td>net</td>
                <td>WDT_1/FirstKey_Z</td>
                <td/>
                <td>+</td>
                <td>0.383</td>
                <td>5.231</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/accesskey_0_a2_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>5.477</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/accesskey_0_a2:B</td>
                <td>net</td>
                <td>WDT_1/accesskey_i_4</td>
                <td/>
                <td>+</td>
                <td>0.405</td>
                <td>5.882</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/accesskey_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.984</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/FPGA_RstReq_0_sqmuxa:A</td>
                <td>net</td>
                <td>WDT_1/accesskey</td>
                <td/>
                <td>+</td>
                <td>0.758</td>
                <td>6.742</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/FPGA_RstReq_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.844</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/WDTDelay[7]:EN</td>
                <td>net</td>
                <td>WDT_1/FPGA_RstReq_0_sqmuxa_Z</td>
                <td/>
                <td>+</td>
                <td>1.589</td>
                <td>8.433</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.433</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>17.975</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>18.272</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>18.439</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>19.949</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>20.208</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>20.512</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>20.807</td>
                <td>28</td>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/WDTDelay[7]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.558</td>
                <td>21.365</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/WDTDelay[7]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>21.002</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.002</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CS_L</td>
                <td>ExpModLED_1/intExpLEDSelect[3]:D</td>
                <td>8.912</td>
                <td/>
                <td>8.912</td>
                <td/>
                <td>0.298</td>
                <td>4.658</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CS_L</td>
                <td>ExpModLED_1/Exp3LED[0]:EN</td>
                <td>8.857</td>
                <td/>
                <td>8.857</td>
                <td/>
                <td>0.299</td>
                <td>4.594</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CS_L</td>
                <td>ExpModLED_1/Exp3LED[1]:EN</td>
                <td>8.856</td>
                <td/>
                <td>8.856</td>
                <td/>
                <td>0.299</td>
                <td>4.593</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CS_L</td>
                <td>ExpModLED_1/Exp2LED[1]:EN</td>
                <td>8.670</td>
                <td/>
                <td>8.670</td>
                <td/>
                <td>0.299</td>
                <td>4.418</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CS_L</td>
                <td>ExpModLED_1/Exp2LED[0]:EN</td>
                <td>8.670</td>
                <td/>
                <td>8.670</td>
                <td/>
                <td>0.299</td>
                <td>4.407</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CS_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: ExpModLED_1/intExpLEDSelect[3]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.912</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CS_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CS_L</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.356</td>
                <td>1.356</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>CS_L_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>1.490</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CS_L_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.162</td>
                <td>1.652</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un141_data_i_o2:A</td>
                <td>net</td>
                <td>CS_L_c</td>
                <td/>
                <td>+</td>
                <td>1.278</td>
                <td>2.930</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un141_data_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>3.032</td>
                <td>12</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un3_cpuledwrite_0_a2_0:B</td>
                <td>net</td>
                <td>N_1007</td>
                <td/>
                <td>+</td>
                <td>0.524</td>
                <td>3.556</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un3_cpuledwrite_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.261</td>
                <td>3.817</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un4_exp3dio8configwrite_0_a2_1:A</td>
                <td>net</td>
                <td>N_1914</td>
                <td/>
                <td>+</td>
                <td>0.767</td>
                <td>4.584</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un4_exp3dio8configwrite_0_a2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.225</td>
                <td>4.809</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp0quadledstatuswrite_0_a2_1:C</td>
                <td>net</td>
                <td>N_1934</td>
                <td/>
                <td>+</td>
                <td>1.768</td>
                <td>6.577</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp0quadledstatuswrite_0_a2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.237</td>
                <td>6.814</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/un1_exp3led0write_0:A</td>
                <td>net</td>
                <td>N_1963</td>
                <td/>
                <td>+</td>
                <td>0.958</td>
                <td>7.772</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/un1_exp3led0write_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.237</td>
                <td>8.009</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/un28_intexpledselect_0_0:B</td>
                <td>net</td>
                <td>ExpModLED_1/un28_intexpledselect_0_0_0</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>8.121</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/un28_intexpledselect_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>8.209</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect_ns_0[3]:A</td>
                <td>net</td>
                <td>ExpModLED_1/un28_intexpledselect_i_0</td>
                <td/>
                <td>+</td>
                <td>0.528</td>
                <td>8.737</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect_ns_0[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>8.825</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect[3]:D</td>
                <td>net</td>
                <td>ExpModLED_1/intExpLEDSelect_ns[3]</td>
                <td/>
                <td>+</td>
                <td>0.087</td>
                <td>8.912</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.912</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.269</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.288</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.162</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.465</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.251</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.286</td>
                <td>N/C</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect[3]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.536</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect[3]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>ExpModLED_1/intExpLEDSelect[3]:CLK</td>
                <td>Exp3Data[1]</td>
                <td>11.055</td>
                <td/>
                <td>15.748</td>
                <td/>
                <td>15.748</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>ExpModLED_1/intExpLEDSelect[2]:CLK</td>
                <td>Exp2Data[1]</td>
                <td>10.758</td>
                <td/>
                <td>15.451</td>
                <td/>
                <td>15.451</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>ExpModLED_1/intExpLEDSelect[0]:CLK</td>
                <td>Exp0Data[5]</td>
                <td>10.643</td>
                <td/>
                <td>15.324</td>
                <td/>
                <td>15.324</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>ExpModLED_1/intExpLEDSelect[1]:CLK</td>
                <td>Exp1Data[5]</td>
                <td>10.332</td>
                <td/>
                <td>15.025</td>
                <td/>
                <td>15.025</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>ExpModLED_1/intExpLEDSelect[1]:CLK</td>
                <td>Exp1Data[1]</td>
                <td>10.315</td>
                <td/>
                <td>15.008</td>
                <td/>
                <td>15.008</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: ExpModLED_1/intExpLEDSelect[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Exp3Data[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>15.748</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>1.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>1.605</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>3.282</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>3.541</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>3.845</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.140</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect[3]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>4.693</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpModLED_1/intExpLEDSelect[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>4.820</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2:D</td>
                <td>net</td>
                <td>ExpLEDSelect[3]</td>
                <td/>
                <td>+</td>
                <td>1.051</td>
                <td>5.871</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.408</td>
                <td>6.279</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:A</td>
                <td>net</td>
                <td>ExpSigRoute_4/N_1325</td>
                <td/>
                <td>+</td>
                <td>0.541</td>
                <td>6.820</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2_RNIG1UB6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.265</td>
                <td>7.085</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:A</td>
                <td>net</td>
                <td>ExpSigRoute_4/N_835_i</td>
                <td/>
                <td>+</td>
                <td>0.359</td>
                <td>7.444</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ExpSigRoute_4/un25_expdata_i_o2_RNIDP6CN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.349</td>
                <td>7.793</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp3Data_iobuf[1]/U0/U_IOENFF:A</td>
                <td>net</td>
                <td>ExpSigRoute_4_un1_expdata_i</td>
                <td/>
                <td>+</td>
                <td>1.241</td>
                <td>9.034</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp3Data_iobuf[1]/U0/U_IOENFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOENFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>9.422</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp3Data_iobuf[1]/U0/U_IOPAD:E</td>
                <td>net</td>
                <td>Exp3Data_iobuf[1]/U0/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.833</td>
                <td>10.255</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp3Data_iobuf[1]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>5.493</td>
                <td>15.748</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Exp3Data[1]</td>
                <td>net</td>
                <td>Exp3Data[1]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>15.748</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.748</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Exp3Data[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESET</td>
                <td>WDT_1/AccessKeyReg1[3]:ALn</td>
                <td>4.989</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td>0.415</td>
                <td>0.836</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESET</td>
                <td>WDT_1/AccessKeyReg1[1]:ALn</td>
                <td>4.989</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td>0.415</td>
                <td>0.836</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESET</td>
                <td>CPUCnf_1/dll_rst_queue[0]:ALn</td>
                <td>4.989</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td>0.415</td>
                <td>0.836</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESET</td>
                <td>CPUCnf_1/DLL_RST:ALn</td>
                <td>4.989</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td>0.415</td>
                <td>0.836</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESET</td>
                <td>WDT_1/AccessKeyReg1[0]:ALn</td>
                <td>4.989</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td>0.415</td>
                <td>0.824</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: WDT_1/AccessKeyReg1[3]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.989</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESET</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.356</td>
                <td>1.356</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RESET_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.117</td>
                <td>1.473</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.164</td>
                <td>1.637</td>
                <td>17</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:An</td>
                <td>net</td>
                <td>RESET_c</td>
                <td/>
                <td>+</td>
                <td>1.925</td>
                <td>3.562</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.263</td>
                <td>3.825</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.298</td>
                <td>4.123</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.215</td>
                <td>4.338</td>
                <td>19</td>
                <td>f</td>
            </tr>
            <tr>
                <td>WDT_1/AccessKeyReg1[3]:ALn</td>
                <td>net</td>
                <td>RESET_ibuf_RNI8T16/U0_RGB1_RGB3_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.651</td>
                <td>4.989</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.989</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.269</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.288</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.162</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.465</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.251</td>
                <td>N/C</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.299</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.286</td>
                <td>N/C</td>
                <td>43</td>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/AccessKeyReg1[3]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.548</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>WDT_1/AccessKeyReg1[3]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to WriteClk60MHz</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TickSync_1/LatchedTickSync60:CLK</td>
                <td>Analog_1/DataBuf_1/ReadPointer[2]:D</td>
                <td>0.921</td>
                <td>14.863</td>
                <td>6.168</td>
                <td>21.031</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TickSync_1/LatchedTickSync60:CLK</td>
                <td>Analog_1/DataBuf_1/ReadPointer[1]:D</td>
                <td>0.920</td>
                <td>14.864</td>
                <td>6.167</td>
                <td>21.031</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TickSync_1/LatchedTickSync60:CLK</td>
                <td>Analog_1/DataBuf_1/ReadPointer[0]:D</td>
                <td>0.919</td>
                <td>14.876</td>
                <td>6.166</td>
                <td>21.042</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TickSync_1/LatchedTickSync60:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Analog_1/DataBuf_1/ReadPointer[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.031</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.168</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.863</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.709</td>
                <td>3.709</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>3.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.093</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.327</td>
                <td>4.420</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>4.715</td>
                <td>33</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/LatchedTickSync60:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.532</td>
                <td>5.247</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TickSync_1/LatchedTickSync60:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.349</td>
                <td>20</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Analog_1/DataBuf_1/ReadPointer_0_0[2]:B</td>
                <td>net</td>
                <td>SynchedTick60</td>
                <td/>
                <td>+</td>
                <td>0.545</td>
                <td>5.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Analog_1/DataBuf_1/ReadPointer_0_0[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.080</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Analog_1/DataBuf_1/ReadPointer[2]:D</td>
                <td>net</td>
                <td>Analog_1/DataBuf_1/ReadPointer_0_0_Z[2]</td>
                <td/>
                <td>+</td>
                <td>0.088</td>
                <td>6.168</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.168</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>17.975</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>18.272</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>18.439</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>19.949</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>20.208</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>20.512</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>20.807</td>
                <td>28</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Analog_1/DataBuf_1/ReadPointer[2]:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.522</td>
                <td>21.329</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Analog_1/DataBuf_1/ReadPointer[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>21.031</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.031</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to WriteClk60MHz</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</td>
                <td>Quad_1/QuadXface_3/EdgeMode:EN</td>
                <td>7.639</td>
                <td>7.661</td>
                <td>13.332</td>
                <td>20.993</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</td>
                <td>ExpModLED_1/Exp2LED[1]:EN</td>
                <td>6.990</td>
                <td>8.296</td>
                <td>12.683</td>
                <td>20.979</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</td>
                <td>ExpModLED_1/Exp2LED[0]:EN</td>
                <td>6.990</td>
                <td>8.307</td>
                <td>12.683</td>
                <td>20.990</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[12]:CLK</td>
                <td>Quad_1/QuadXface_3/EdgeMode:EN</td>
                <td>6.827</td>
                <td>8.483</td>
                <td>12.510</td>
                <td>20.993</td>
                <td>0.363</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID0_1_fast[12]:CLK</td>
                <td>ExpModLED_1/Exp0LED[3]:D</td>
                <td>6.876</td>
                <td>8.500</td>
                <td>12.544</td>
                <td>21.044</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Quad_1/QuadXface_3/EdgeMode:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20.993</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>13.332</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.661</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.093</td>
                <td>4.093</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.190</td>
                <td>4.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>4.478</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>4.815</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.110</td>
                <td>25</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.583</td>
                <td>5.693</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast[8]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.795</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:B</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_Z[8]</td>
                <td/>
                <td>+</td>
                <td>1.388</td>
                <td>7.183</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIL17E[8]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.168</td>
                <td>7.351</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:C</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/m7_0_1_0</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>7.611</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_fast_RNIMSTV[10]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>7.857</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:B</td>
                <td>net</td>
                <td>DiscID_1/DiscExpID_1/un8_intexp2mux_i</td>
                <td/>
                <td>+</td>
                <td>0.268</td>
                <td>8.125</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/DiscExpID_1/ExpansionID2_1_RNIU0JQ2[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.193</td>
                <td>8.318</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/exp2quadread_i_o2:B</td>
                <td>net</td>
                <td>Exp2Mux[1]</td>
                <td/>
                <td>+</td>
                <td>0.805</td>
                <td>9.123</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/exp2quadread_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.173</td>
                <td>9.296</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp2quadcountread_0_a2_0:A</td>
                <td>net</td>
                <td>N_1078</td>
                <td/>
                <td>+</td>
                <td>0.977</td>
                <td>10.273</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp2quadcountread_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.118</td>
                <td>10.391</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp2quadledstatuswrite_0_a2:D</td>
                <td>net</td>
                <td>N_1958</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>10.814</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un1_exp2quadledstatuswrite_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>10.916</td>
                <td>19</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_3/un1_ledstatuswrite_0:A</td>
                <td>net</td>
                <td>Exp2LEDWrite</td>
                <td/>
                <td>+</td>
                <td>0.869</td>
                <td>11.785</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_3/un1_ledstatuswrite_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>11.887</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_3/EdgeMode:EN</td>
                <td>net</td>
                <td>Quad_1/QuadXface_3/un1_ledstatuswrite_0_1</td>
                <td/>
                <td>+</td>
                <td>1.445</td>
                <td>13.332</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.332</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>WriteClk60MHz</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.667</td>
                <td>16.667</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>H1_CLKWR</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>H1_CLKWR</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>17.975</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.297</td>
                <td>18.272</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.167</td>
                <td>18.439</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>1.510</td>
                <td>19.949</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>20.208</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>20.512</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>20.807</td>
                <td>22</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_3/EdgeMode:CLK</td>
                <td>net</td>
                <td>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.549</td>
                <td>21.356</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_3/EdgeMode:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>20.993</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20.993</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain MainClockIn60MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Clk_30M</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Quad_1/QuadXface_2/QuadCount[4]:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>1.742</td>
                <td>31.287</td>
                <td>7.421</td>
                <td>38.708</td>
                <td>0.298</td>
                <td>2.047</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Quad_1/QuadXface_2/QuadCount[4]:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[13]:D</td>
                <td>1.731</td>
                <td>31.300</td>
                <td>7.410</td>
                <td>38.710</td>
                <td>0.298</td>
                <td>2.034</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Quad_1/QuadXface_2/QuadCount[3]:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>1.705</td>
                <td>31.313</td>
                <td>7.395</td>
                <td>38.708</td>
                <td>0.298</td>
                <td>2.021</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Quad_1/QuadXface_2/QuadCount[2]:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[13]:D</td>
                <td>1.701</td>
                <td>31.330</td>
                <td>7.380</td>
                <td>38.710</td>
                <td>0.298</td>
                <td>2.004</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Quad_1/QuadXface_2/QuadCount[4]:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[10]:D</td>
                <td>1.685</td>
                <td>31.333</td>
                <td>7.364</td>
                <td>38.697</td>
                <td>0.298</td>
                <td>2.001</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Quad_1/QuadXface_2/QuadCount[4]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.708</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.421</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>31.287</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>5.112</td>
                <td>5.112</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[4]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.567</td>
                <td>5.679</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[4]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.806</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:A</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/QuadCount_Z[4]</td>
                <td/>
                <td>+</td>
                <td>0.518</td>
                <td>6.324</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNIR3B66[4]:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.157</td>
                <td>6.481</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_0:P[8]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1378</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.481</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.429</td>
                <td>6.910</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO1362</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.910</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CC[7]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.344</td>
                <td>7.254</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNO[15]:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1413</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.254</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNO[15]:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>7.332</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/QuadCount_s[15]</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>7.421</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.421</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>33.334</td>
                <td>33.334</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>33.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>5.112</td>
                <td>38.446</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.560</td>
                <td>39.006</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>38.708</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>38.708</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to Clk_30M</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>2.635</td>
                <td>13.783</td>
                <td>8.259</td>
                <td>22.042</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[13]:D</td>
                <td>2.604</td>
                <td>13.816</td>
                <td>8.228</td>
                <td>22.044</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[14]:D</td>
                <td>2.546</td>
                <td>13.861</td>
                <td>8.170</td>
                <td>22.031</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[12]:D</td>
                <td>2.536</td>
                <td>13.871</td>
                <td>8.160</td>
                <td>22.031</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Quad_1/QuadXface_2/LatchedDec:CLK</td>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>2.491</td>
                <td>13.916</td>
                <td>8.126</td>
                <td>22.042</td>
                <td>0.298</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.042</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.259</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.783</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.066</td>
                <td>4.066</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</td>
                <td/>
                <td>+</td>
                <td>0.213</td>
                <td>4.279</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>4.483</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.321</td>
                <td>4.804</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.215</td>
                <td>5.019</td>
                <td>84</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedInc:CLK</td>
                <td>net</td>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.605</td>
                <td>5.624</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedInc:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.129</td>
                <td>5.753</td>
                <td>20</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:C</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/LatchedInc_Z</td>
                <td/>
                <td>+</td>
                <td>1.043</td>
                <td>6.796</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNITMV4A[8]:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.352</td>
                <td>7.148</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:UB[0]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1391</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.148</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/LatchedDec_RNI73281_CC_1:CC[7]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.944</td>
                <td>8.092</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNO[15]:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1413</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.092</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount_RNO[15]:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>8.170</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>net</td>
                <td>Quad_1/QuadXface_2/QuadCount_s[15]</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>8.259</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.259</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clk_30M</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>16.668</td>
                <td>16.668</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>5.112</td>
                <td>21.780</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:CLK</td>
                <td>net</td>
                <td>SysClk</td>
                <td/>
                <td>+</td>
                <td>0.560</td>
                <td>22.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Quad_1/QuadXface_2/QuadCount[15]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>22.042</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.042</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RD_L</td>
                <td>DATA[22]</td>
                <td>23.306</td>
                <td>6.694</td>
                <td>23.306</td>
                <td>30.000</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CS_L</td>
                <td>DATA[22]</td>
                <td>23.287</td>
                <td>6.713</td>
                <td>23.287</td>
                <td>30.000</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>ExtADDR[7]</td>
                <td>DATA[22]</td>
                <td>23.105</td>
                <td>6.895</td>
                <td>23.105</td>
                <td>30.000</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>ExtADDR[8]</td>
                <td>DATA[22]</td>
                <td>23.061</td>
                <td>6.939</td>
                <td>23.061</td>
                <td>30.000</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>ExtADDR[5]</td>
                <td>DATA[22]</td>
                <td>22.900</td>
                <td>7.100</td>
                <td>22.900</td>
                <td>30.000</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RD_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DATA[22]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>30.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>23.306</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.694</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RD_L</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RD_L_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RD_L</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RD_L_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.356</td>
                <td>1.356</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RD_L_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RD_L_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>1.646</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RD_L_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.218</td>
                <td>1.864</td>
                <td>19</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:B</td>
                <td>net</td>
                <td>RD_L_c</td>
                <td/>
                <td>+</td>
                <td>1.601</td>
                <td>3.465</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DiscID_1/discoverIdDataOut_1_ss3_i_i_o2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>3.567</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un7_data_2_0_a2:B</td>
                <td>net</td>
                <td>N_1144</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>3.844</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un7_data_2_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.261</td>
                <td>4.105</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/un7_data_0_0:B</td>
                <td>net</td>
                <td>N_1544</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>4.376</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/un7_data_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>4.562</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/un7_data_0:B</td>
                <td>net</td>
                <td>MDTTop_1/un7_data_0_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>4.828</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDTTop_1/un7_data_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>5.014</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/un156_data:B</td>
                <td>net</td>
                <td>un7_data_i</td>
                <td/>
                <td>+</td>
                <td>0.778</td>
                <td>5.792</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_1/un156_data:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>5.978</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_2/un171_data:A</td>
                <td>net</td>
                <td>un156_data</td>
                <td/>
                <td>+</td>
                <td>1.180</td>
                <td>7.158</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_2/un171_data:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>7.344</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_2/un186_data:B</td>
                <td>net</td>
                <td>un171_data</td>
                <td/>
                <td>+</td>
                <td>0.293</td>
                <td>7.637</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SSITop_2/un186_data:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.237</td>
                <td>7.874</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un303_data_i_0_a2:A</td>
                <td>net</td>
                <td>un186_data</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>8.145</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Decode_1/un303_data_i_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.118</td>
                <td>8.263</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un360_data_i_0_a2:D</td>
                <td>net</td>
                <td>Decode_1/N_2211</td>
                <td/>
                <td>+</td>
                <td>0.282</td>
                <td>8.545</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un360_data_i_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>8.647</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un449_data_0_a2_0:A</td>
                <td>net</td>
                <td>Decode_1/N_2212</td>
                <td/>
                <td>+</td>
                <td>1.197</td>
                <td>9.844</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un449_data_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>10.090</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un475_data_i_a2:C</td>
                <td>net</td>
                <td>N_1951</td>
                <td/>
                <td>+</td>
                <td>0.765</td>
                <td>10.855</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Decode_1/un475_data_i_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.246</td>
                <td>11.101</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un528_data_i_a2:B</td>
                <td>net</td>
                <td>N_1953</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>11.217</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un528_data_i_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>11.319</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un584_data_0_a2_0:B</td>
                <td>net</td>
                <td>MDTTop_1/N_1971</td>
                <td/>
                <td>+</td>
                <td>1.172</td>
                <td>12.491</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un584_data_0_a2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>12.593</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DIO8_1/AnlgDATA_m_0[3]:C</td>
                <td>net</td>
                <td>N_2197</td>
                <td/>
                <td>+</td>
                <td>0.373</td>
                <td>12.966</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DIO8_1/AnlgDATA_m_0[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.338</td>
                <td>13.304</td>
                <td>16</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/AnlgDATA_m[15]:A</td>
                <td>net</td>
                <td>DIO8_1_AnlgDATA_m_0[3]</td>
                <td/>
                <td>+</td>
                <td>0.757</td>
                <td>14.061</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/AnlgDATA_m[15]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>14.163</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:D</td>
                <td>net</td>
                <td>AnlgDATA_m[15]</td>
                <td/>
                <td>+</td>
                <td>1.251</td>
                <td>15.414</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_5[22]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.400</td>
                <td>15.814</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:B</td>
                <td>net</td>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_5_Z[22]</td>
                <td/>
                <td>+</td>
                <td>1.101</td>
                <td>16.915</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_9[22]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.338</td>
                <td>17.253</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:A</td>
                <td>net</td>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_9_Z[22]</td>
                <td/>
                <td>+</td>
                <td>0.719</td>
                <td>17.972</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[22]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.193</td>
                <td>18.165</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA_iobuf[22]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>un1_discoverIdDataOut_0_iv[22]</td>
                <td/>
                <td>+</td>
                <td>1.526</td>
                <td>19.691</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA_iobuf[22]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>20.079</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA_iobuf[22]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>DATA_iobuf[22]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.419</td>
                <td>20.498</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA_iobuf[22]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>2.808</td>
                <td>23.306</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA[22]</td>
                <td>net</td>
                <td>DATA[22]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>23.306</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.306</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RD_L</td>
                <td>Max Delay Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>30.000</td>
                <td>30.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DATA[22]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>30.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>30.000</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
