#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001fb922eedc0 .scope module, "ULA_tb" "ULA_tb" 2 3;
 .timescale 0 0;
v000001fb9239a2d0_0 .var "a", 7 0;
v000001fb92399970_0 .var "b", 7 0;
v000001fb923991f0_0 .var "clk", 0 0;
v000001fb9239a370_0 .net "flag", 0 0, v000001fb92399ab0_0;  1 drivers
v000001fb9239a410_0 .var "opcode", 2 0;
v000001fb92399b50_0 .net "s", 7 0, L_000001fb923ec750;  1 drivers
S_000001fb92240c90 .scope module, "uut" "ULA" 2 10, 3 12 0, S_000001fb922eedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a_in";
    .port_info 1 /INPUT 8 "b_in";
    .port_info 2 /INPUT 3 "opcode_in";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /INPUT 1 "clk";
v000001fb923996f0_0 .net "a_in", 7 0, v000001fb9239a2d0_0;  1 drivers
v000001fb92399830_0 .net "a_out", 7 0, L_000001fb92399290;  1 drivers
v000001fb923990b0_0 .net "b_in", 7 0, v000001fb92399970_0;  1 drivers
v000001fb92399330_0 .net "b_out", 7 0, L_000001fb923987f0;  1 drivers
v000001fb9239a190_0 .net "clk", 0 0, v000001fb923991f0_0;  1 drivers
v000001fb92399ab0_0 .var "flag", 0 0;
v000001fb9239a0f0_0 .net "opcode_in", 2 0, v000001fb9239a410_0;  1 drivers
v000001fb9239a230_0 .net "opcode_out", 7 0, v000001fb9232a670_0;  1 drivers
v000001fb9239a730_0 .net "s", 7 0, L_000001fb923ec750;  alias, 1 drivers
o000001fb92336888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001fb923993d0_0 .net "s_and", 7 0, o000001fb92336888;  0 drivers
RS_000001fb9233f558 .resolv tri, L_000001fb923989d0, L_000001fb923969f0, L_000001fb923ebb70;
v000001fb92399790_0 .net8 "s_in", 8 0, RS_000001fb9233f558;  3 drivers
o000001fb92336b88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001fb92399e70_0 .net "s_or", 7 0, o000001fb92336b88;  0 drivers
RS_000001fb923368b8 .resolv tri, v000001fb9232a3f0_0, v000001fb923299f0_0, v000001fb9238ad60_0, v000001fb9238b800_0, v000001fb92399a10_0;
v000001fb923998d0_0 .net8 "s_out", 7 0, RS_000001fb923368b8;  5 drivers
v000001fb92399fb0_0 .net "s_soma", 8 0, L_000001fb92398d90;  1 drivers
v000001fb9239a050_0 .net "s_sub", 8 0, L_000001fb92397490;  1 drivers
o000001fb9233f438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001fb92399f10_0 .net "s_xor", 7 0, o000001fb9233f438;  0 drivers
E_000001fb92307e10 .event anyedge, v000001fb9232a990_0, v000001fb9238a860_0, v000001fb9238b260_0;
L_000001fb92397ad0 .part L_000001fb92398d90, 0, 8;
L_000001fb92397c10 .part v000001fb9232a670_0, 0, 1;
L_000001fb92397850 .part L_000001fb92397490, 0, 8;
L_000001fb92398f70 .part v000001fb9232a670_0, 1, 1;
L_000001fb923989d0 .part/pv L_000001fb923e2a80, 0, 8, 9;
L_000001fb923968b0 .part v000001fb9232a670_0, 2, 1;
L_000001fb923969f0 .part/pv L_000001fb923e2b60, 0, 8, 9;
L_000001fb923ed470 .part v000001fb9232a670_0, 3, 1;
L_000001fb923ebb70 .part/pv L_000001fb923e2bd0, 0, 8, 9;
L_000001fb923ebc10 .part v000001fb9232a670_0, 4, 1;
S_000001fb92240e20 .scope module, "and_1" "AND" 3 40, 4 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_000001fb923e2a80 .functor AND 8, L_000001fb92399290, L_000001fb923987f0, C4<11111111>, C4<11111111>;
v000001fb923296d0_0 .net "a", 7 0, L_000001fb92399290;  alias, 1 drivers
v000001fb9232a710_0 .net "b", 7 0, L_000001fb923987f0;  alias, 1 drivers
v000001fb92329770_0 .net "s", 7 0, L_000001fb923e2a80;  1 drivers
S_000001fb9224d770 .scope module, "and_2" "tristate" 3 41, 5 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v000001fb92329810_0 .net "a", 7 0, o000001fb92336888;  alias, 0 drivers
v000001fb9232a3f0_0 .var "b", 7 0;
v000001fb92329c70_0 .net "en", 0 0, L_000001fb923968b0;  1 drivers
E_000001fb923077d0 .event anyedge, v000001fb92329c70_0, v000001fb92329810_0;
S_000001fb9224d900 .scope module, "d" "decodificador" 3 26, 6 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "y";
v000001fb9232a990_0 .net "a", 2 0, v000001fb9239a410_0;  alias, 1 drivers
L_000001fb9239b168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb9232a530_0 .net "enable", 0 0, L_000001fb9239b168;  1 drivers
v000001fb9232a670_0 .var "y", 7 0;
E_000001fb92307750 .event anyedge, v000001fb9232a530_0, v000001fb9232a990_0;
S_000001fb92245600 .scope module, "or_1" "OR" 3 43, 7 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_000001fb923e2b60 .functor OR 8, L_000001fb92399290, L_000001fb923987f0, C4<00000000>, C4<00000000>;
v000001fb92329950_0 .net "a", 7 0, L_000001fb92399290;  alias, 1 drivers
v000001fb92329e50_0 .net "b", 7 0, L_000001fb923987f0;  alias, 1 drivers
v000001fb92329f90_0 .net "s", 7 0, L_000001fb923e2b60;  1 drivers
S_000001fb92245790 .scope module, "or_2" "tristate" 3 44, 5 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v000001fb9232aa30_0 .net "a", 7 0, o000001fb92336b88;  alias, 0 drivers
v000001fb923299f0_0 .var "b", 7 0;
v000001fb9232aad0_0 .net "en", 0 0, L_000001fb923ed470;  1 drivers
E_000001fb92307810 .event anyedge, v000001fb9232aad0_0, v000001fb9232aa30_0;
S_000001fb922435a0 .scope module, "reg_a" "reg_8_bit" 3 24, 8 4 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v000001fb92322f80_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92323200_0 .net "d", 7 0, v000001fb9239a2d0_0;  alias, 1 drivers
v000001fb92323340_0 .net "nq", 7 0, L_000001fb92399510;  1 drivers
v000001fb92322440_0 .net "q", 7 0, L_000001fb92399290;  alias, 1 drivers
L_000001fb92399d30 .part v000001fb9239a2d0_0, 0, 1;
L_000001fb92399dd0 .part v000001fb9239a2d0_0, 1, 1;
L_000001fb92399bf0 .part v000001fb9239a2d0_0, 2, 1;
L_000001fb92399470 .part v000001fb9239a2d0_0, 3, 1;
L_000001fb9239a550 .part v000001fb9239a2d0_0, 4, 1;
L_000001fb9239a5f0 .part v000001fb9239a2d0_0, 5, 1;
L_000001fb92399150 .part v000001fb9239a2d0_0, 6, 1;
L_000001fb9239a690 .part v000001fb9239a2d0_0, 7, 1;
LS_000001fb92399290_0_0 .concat8 [ 1 1 1 1], v000001fb9232ad50_0, v000001fb923792e0_0, v000001fb92378fc0_0, v000001fb92379100_0;
LS_000001fb92399290_0_4 .concat8 [ 1 1 1 1], v000001fb92377da0_0, v000001fb923238e0_0, v000001fb923228a0_0, v000001fb92322940_0;
L_000001fb92399290 .concat8 [ 4 4 0 0], LS_000001fb92399290_0_0, LS_000001fb92399290_0_4;
LS_000001fb92399510_0_0 .concat8 [ 1 1 1 1], v000001fb9232a210_0, v000001fb92379380_0, v000001fb923785c0_0, v000001fb923794c0_0;
LS_000001fb92399510_0_4 .concat8 [ 1 1 1 1], v000001fb92378d40_0, v000001fb92323480_0, v000001fb92322a80_0, v000001fb92324060_0;
L_000001fb92399510 .concat8 [ 4 4 0 0], LS_000001fb92399510_0_0, LS_000001fb92399510_0_4;
S_000001fb92243730 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92307b10 .param/l "i" 0 8 10, +C4<00>;
S_000001fb92239e70 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92243730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb9232b460 .functor NOT 1, L_000001fb92399d30, C4<0>, C4<0>, C4<0>;
L_000001fb9239a868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb9232b4d0 .functor NOT 1, L_000001fb9239a868, C4<0>, C4<0>, C4<0>;
L_000001fb9239a8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923252c0 .functor NOT 1, L_000001fb9239a8b0, C4<0>, C4<0>, C4<0>;
L_000001fb92324b50 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9232a350_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9232ae90_0 .net "clr", 0 0, L_000001fb9239a8b0;  1 drivers
v000001fb92312990_0 .net "d", 0 0, L_000001fb92399d30;  1 drivers
v000001fb92313f70_0 .net "nq", 0 0, v000001fb9232a210_0;  1 drivers
v000001fb923128f0_0 .net "pr", 0 0, L_000001fb9239a868;  1 drivers
v000001fb92313110_0 .net "q", 0 0, v000001fb9232ad50_0;  1 drivers
S_000001fb9223a000 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92239e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9232ab70_0 .net "clk", 0 0, L_000001fb92324b50;  1 drivers
v000001fb9232a030_0 .net "clr", 0 0, L_000001fb923252c0;  1 drivers
v000001fb9232acb0_0 .net "j", 0 0, L_000001fb92399d30;  alias, 1 drivers
v000001fb92329a90_0 .net "k", 0 0, L_000001fb9232b460;  1 drivers
v000001fb9232a210_0 .var "nq", 0 0;
v000001fb9232a2b0_0 .net "pr", 0 0, L_000001fb9232b4d0;  1 drivers
v000001fb9232ad50_0 .var "q", 0 0;
E_000001fb923074d0 .event posedge, v000001fb9232ab70_0;
S_000001fb9224c790 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb923083d0 .param/l "i" 0 8 10, +C4<01>;
S_000001fb9224c920 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9224c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324ae0 .functor NOT 1, L_000001fb92399dd0, C4<0>, C4<0>, C4<0>;
L_000001fb9239a8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324d10 .functor NOT 1, L_000001fb9239a8f8, C4<0>, C4<0>, C4<0>;
L_000001fb9239a940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324610 .functor NOT 1, L_000001fb9239a940, C4<0>, C4<0>, C4<0>;
L_000001fb923251e0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923783e0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92378480_0 .net "clr", 0 0, L_000001fb9239a940;  1 drivers
v000001fb92378520_0 .net "d", 0 0, L_000001fb92399dd0;  1 drivers
v000001fb92379560_0 .net "nq", 0 0, v000001fb92379380_0;  1 drivers
v000001fb92378f20_0 .net "pr", 0 0, L_000001fb9239a8f8;  1 drivers
v000001fb92379600_0 .net "q", 0 0, v000001fb923792e0_0;  1 drivers
S_000001fb92241d50 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9224c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92313250_0 .net "clk", 0 0, L_000001fb923251e0;  1 drivers
v000001fb92314010_0 .net "clr", 0 0, L_000001fb92324610;  1 drivers
v000001fb92312d50_0 .net "j", 0 0, L_000001fb92399dd0;  alias, 1 drivers
v000001fb923140b0_0 .net "k", 0 0, L_000001fb92324ae0;  1 drivers
v000001fb92379380_0 .var "nq", 0 0;
v000001fb92378660_0 .net "pr", 0 0, L_000001fb92324d10;  1 drivers
v000001fb923792e0_0 .var "q", 0 0;
E_000001fb92307510 .event posedge, v000001fb92313250_0;
S_000001fb92241ee0 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92307450 .param/l "i" 0 8 10, +C4<010>;
S_000001fb9223ab60 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92241ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324a70 .functor NOT 1, L_000001fb92399bf0, C4<0>, C4<0>, C4<0>;
L_000001fb9239a988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324d80 .functor NOT 1, L_000001fb9239a988, C4<0>, C4<0>, C4<0>;
L_000001fb9239a9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324bc0 .functor NOT 1, L_000001fb9239a9d0, C4<0>, C4<0>, C4<0>;
L_000001fb92325090 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92377b20_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb923782a0_0 .net "clr", 0 0, L_000001fb9239a9d0;  1 drivers
v000001fb92377bc0_0 .net "d", 0 0, L_000001fb92399bf0;  1 drivers
v000001fb923796a0_0 .net "nq", 0 0, v000001fb923785c0_0;  1 drivers
v000001fb923791a0_0 .net "pr", 0 0, L_000001fb9239a988;  1 drivers
v000001fb92379420_0 .net "q", 0 0, v000001fb92378fc0_0;  1 drivers
S_000001fb9223acf0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9223ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92378840_0 .net "clk", 0 0, L_000001fb92325090;  1 drivers
v000001fb92378200_0 .net "clr", 0 0, L_000001fb92324bc0;  1 drivers
v000001fb92379240_0 .net "j", 0 0, L_000001fb92399bf0;  alias, 1 drivers
v000001fb92378700_0 .net "k", 0 0, L_000001fb92324a70;  1 drivers
v000001fb923785c0_0 .var "nq", 0 0;
v000001fb92379060_0 .net "pr", 0 0, L_000001fb92324d80;  1 drivers
v000001fb92378fc0_0 .var "q", 0 0;
E_000001fb92308e50 .event posedge, v000001fb92378840_0;
S_000001fb92379b30 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92307d90 .param/l "i" 0 8 10, +C4<011>;
S_000001fb92379cc0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92379b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324840 .functor NOT 1, L_000001fb92399470, C4<0>, C4<0>, C4<0>;
L_000001fb9239aa18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92325250 .functor NOT 1, L_000001fb9239aa18, C4<0>, C4<0>, C4<0>;
L_000001fb9239aa60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92325330 .functor NOT 1, L_000001fb9239aa60, C4<0>, C4<0>, C4<0>;
L_000001fb923248b0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92378160_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92377800_0 .net "clr", 0 0, L_000001fb9239aa60;  1 drivers
v000001fb92377d00_0 .net "d", 0 0, L_000001fb92399470;  1 drivers
v000001fb92378980_0 .net "nq", 0 0, v000001fb923794c0_0;  1 drivers
v000001fb92378a20_0 .net "pr", 0 0, L_000001fb9239aa18;  1 drivers
v000001fb92378ac0_0 .net "q", 0 0, v000001fb92379100_0;  1 drivers
S_000001fb92379e50 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92379cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92377c60_0 .net "clk", 0 0, L_000001fb923248b0;  1 drivers
v000001fb92378340_0 .net "clr", 0 0, L_000001fb92325330;  1 drivers
v000001fb923787a0_0 .net "j", 0 0, L_000001fb92399470;  alias, 1 drivers
v000001fb923788e0_0 .net "k", 0 0, L_000001fb92324840;  1 drivers
v000001fb923794c0_0 .var "nq", 0 0;
v000001fb923780c0_0 .net "pr", 0 0, L_000001fb92325250;  1 drivers
v000001fb92379100_0 .var "q", 0 0;
E_000001fb92308ad0 .event posedge, v000001fb92377c60_0;
S_000001fb923799a0 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb923087d0 .param/l "i" 0 8 10, +C4<0100>;
S_000001fb92379fe0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb923799a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324ed0 .functor NOT 1, L_000001fb9239a550, C4<0>, C4<0>, C4<0>;
L_000001fb9239aaa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324680 .functor NOT 1, L_000001fb9239aaa8, C4<0>, C4<0>, C4<0>;
L_000001fb9239aaf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324450 .functor NOT 1, L_000001fb9239aaf0, C4<0>, C4<0>, C4<0>;
L_000001fb923244c0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923778a0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92377e40_0 .net "clr", 0 0, L_000001fb9239aaf0;  1 drivers
v000001fb923779e0_0 .net "d", 0 0, L_000001fb9239a550;  1 drivers
v000001fb92378e80_0 .net "nq", 0 0, v000001fb92378d40_0;  1 drivers
v000001fb92377940_0 .net "pr", 0 0, L_000001fb9239aaa8;  1 drivers
v000001fb92377a80_0 .net "q", 0 0, v000001fb92377da0_0;  1 drivers
S_000001fb9237a170 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92379fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92378020_0 .net "clk", 0 0, L_000001fb923244c0;  1 drivers
v000001fb92378b60_0 .net "clr", 0 0, L_000001fb92324450;  1 drivers
v000001fb92378c00_0 .net "j", 0 0, L_000001fb9239a550;  alias, 1 drivers
v000001fb92378ca0_0 .net "k", 0 0, L_000001fb92324ed0;  1 drivers
v000001fb92378d40_0 .var "nq", 0 0;
v000001fb92378de0_0 .net "pr", 0 0, L_000001fb92324680;  1 drivers
v000001fb92377da0_0 .var "q", 0 0;
E_000001fb92308c10 .event posedge, v000001fb92378020_0;
S_000001fb92379810 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92308990 .param/l "i" 0 8 10, +C4<0101>;
S_000001fb9237a300 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92379810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324c30 .functor NOT 1, L_000001fb9239a5f0, C4<0>, C4<0>, C4<0>;
L_000001fb9239ab38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923246f0 .functor NOT 1, L_000001fb9239ab38, C4<0>, C4<0>, C4<0>;
L_000001fb9239ab80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324ca0 .functor NOT 1, L_000001fb9239ab80, C4<0>, C4<0>, C4<0>;
L_000001fb92324df0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92322e40_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92322c60_0 .net "clr", 0 0, L_000001fb9239ab80;  1 drivers
v000001fb92323de0_0 .net "d", 0 0, L_000001fb9239a5f0;  1 drivers
v000001fb92323b60_0 .net "nq", 0 0, v000001fb92323480_0;  1 drivers
v000001fb923235c0_0 .net "pr", 0 0, L_000001fb9239ab38;  1 drivers
v000001fb92322800_0 .net "q", 0 0, v000001fb923238e0_0;  1 drivers
S_000001fb9237a490 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92377ee0_0 .net "clk", 0 0, L_000001fb92324df0;  1 drivers
v000001fb92377f80_0 .net "clr", 0 0, L_000001fb92324ca0;  1 drivers
v000001fb92323700_0 .net "j", 0 0, L_000001fb9239a5f0;  alias, 1 drivers
v000001fb923226c0_0 .net "k", 0 0, L_000001fb92324c30;  1 drivers
v000001fb92323480_0 .var "nq", 0 0;
v000001fb92323e80_0 .net "pr", 0 0, L_000001fb923246f0;  1 drivers
v000001fb923238e0_0 .var "q", 0 0;
E_000001fb923091d0 .event posedge, v000001fb92377ee0_0;
S_000001fb9237a620 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92308f50 .param/l "i" 0 8 10, +C4<0110>;
S_000001fb9237b630 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324e60 .functor NOT 1, L_000001fb92399150, C4<0>, C4<0>, C4<0>;
L_000001fb9239abc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324990 .functor NOT 1, L_000001fb9239abc8, C4<0>, C4<0>, C4<0>;
L_000001fb9239ac10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324a00 .functor NOT 1, L_000001fb9239ac10, C4<0>, C4<0>, C4<0>;
L_000001fb92325100 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92323520_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92323020_0 .net "clr", 0 0, L_000001fb9239ac10;  1 drivers
v000001fb923230c0_0 .net "d", 0 0, L_000001fb92399150;  1 drivers
v000001fb92322620_0 .net "nq", 0 0, v000001fb92322a80_0;  1 drivers
v000001fb923237a0_0 .net "pr", 0 0, L_000001fb9239abc8;  1 drivers
v000001fb92323f20_0 .net "q", 0 0, v000001fb923228a0_0;  1 drivers
S_000001fb9237b180 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92322ee0_0 .net "clk", 0 0, L_000001fb92325100;  1 drivers
v000001fb92323660_0 .net "clr", 0 0, L_000001fb92324a00;  1 drivers
v000001fb92322bc0_0 .net "j", 0 0, L_000001fb92399150;  alias, 1 drivers
v000001fb923241a0_0 .net "k", 0 0, L_000001fb92324e60;  1 drivers
v000001fb92322a80_0 .var "nq", 0 0;
v000001fb92322da0_0 .net "pr", 0 0, L_000001fb92324990;  1 drivers
v000001fb923228a0_0 .var "q", 0 0;
E_000001fb92309250 .event posedge, v000001fb92322ee0_0;
S_000001fb9237b310 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 10, 8 10 0, S_000001fb922435a0;
 .timescale 0 0;
P_000001fb92309150 .param/l "i" 0 8 10, +C4<0111>;
S_000001fb9237b7c0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324760 .functor NOT 1, L_000001fb9239a690, C4<0>, C4<0>, C4<0>;
L_000001fb9239ac58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324f40 .functor NOT 1, L_000001fb9239ac58, C4<0>, C4<0>, C4<0>;
L_000001fb9239aca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923247d0 .functor NOT 1, L_000001fb9239aca0, C4<0>, C4<0>, C4<0>;
L_000001fb92324920 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923232a0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb923229e0_0 .net "clr", 0 0, L_000001fb9239aca0;  1 drivers
v000001fb92323840_0 .net "d", 0 0, L_000001fb9239a690;  1 drivers
v000001fb92323160_0 .net "nq", 0 0, v000001fb92324060_0;  1 drivers
v000001fb92322b20_0 .net "pr", 0 0, L_000001fb9239ac58;  1 drivers
v000001fb92322d00_0 .net "q", 0 0, v000001fb92322940_0;  1 drivers
S_000001fb9237bc70 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92324100_0 .net "clk", 0 0, L_000001fb92324920;  1 drivers
v000001fb92324240_0 .net "clr", 0 0, L_000001fb923247d0;  1 drivers
v000001fb923233e0_0 .net "j", 0 0, L_000001fb9239a690;  alias, 1 drivers
v000001fb92323fc0_0 .net "k", 0 0, L_000001fb92324760;  1 drivers
v000001fb92324060_0 .var "nq", 0 0;
v000001fb923242e0_0 .net "pr", 0 0, L_000001fb92324f40;  1 drivers
v000001fb92322940_0 .var "q", 0 0;
E_000001fb92309790 .event posedge, v000001fb92324100_0;
S_000001fb9237bf90 .scope module, "reg_b" "reg_8_bit" 3 25, 8 4 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v000001fb9237fea0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237f540_0 .net "d", 7 0, v000001fb92399970_0;  alias, 1 drivers
v000001fb9237f900_0 .net "nq", 7 0, L_000001fb923978f0;  1 drivers
v000001fb9237fcc0_0 .net "q", 7 0, L_000001fb923987f0;  alias, 1 drivers
L_000001fb923995b0 .part v000001fb92399970_0, 0, 1;
L_000001fb92399c90 .part v000001fb92399970_0, 1, 1;
L_000001fb92399650 .part v000001fb92399970_0, 2, 1;
L_000001fb923986b0 .part v000001fb92399970_0, 3, 1;
L_000001fb92398430 .part v000001fb92399970_0, 4, 1;
L_000001fb92397a30 .part v000001fb92399970_0, 5, 1;
L_000001fb92396e50 .part v000001fb92399970_0, 6, 1;
L_000001fb923982f0 .part v000001fb92399970_0, 7, 1;
LS_000001fb923987f0_0_0 .concat8 [ 1 1 1 1], v000001fb92323ac0_0, v000001fb9237ca20_0, v000001fb9237d380_0, v000001fb9237c8e0_0;
LS_000001fb923987f0_0_4 .concat8 [ 1 1 1 1], v000001fb9237dba0_0, v000001fb9237e960_0, v000001fb92380440_0, v000001fb92380300_0;
L_000001fb923987f0 .concat8 [ 4 4 0 0], LS_000001fb923987f0_0_0, LS_000001fb923987f0_0_4;
LS_000001fb923978f0_0_0 .concat8 [ 1 1 1 1], v000001fb92323a20_0, v000001fb9237eb40_0, v000001fb9237d600_0, v000001fb9237cde0_0;
LS_000001fb923978f0_0_4 .concat8 [ 1 1 1 1], v000001fb9237cfc0_0, v000001fb9237e780_0, v000001fb9237f860_0, v000001fb9237fa40_0;
L_000001fb923978f0 .concat8 [ 4 4 0 0], LS_000001fb923978f0_0_0, LS_000001fb923978f0_0_4;
S_000001fb9237be00 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb9230a050 .param/l "i" 0 8 10, +C4<00>;
S_000001fb9237c120 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92324530 .functor NOT 1, L_000001fb923995b0, C4<0>, C4<0>, C4<0>;
L_000001fb9239ace8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb92324fb0 .functor NOT 1, L_000001fb9239ace8, C4<0>, C4<0>, C4<0>;
L_000001fb9239ad30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923245a0 .functor NOT 1, L_000001fb9239ad30, C4<0>, C4<0>, C4<0>;
L_000001fb92325020 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92323c00_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92323ca0_0 .net "clr", 0 0, L_000001fb9239ad30;  1 drivers
v000001fb9237d740_0 .net "d", 0 0, L_000001fb923995b0;  1 drivers
v000001fb9237d2e0_0 .net "nq", 0 0, v000001fb92323a20_0;  1 drivers
v000001fb9237ebe0_0 .net "pr", 0 0, L_000001fb9239ace8;  1 drivers
v000001fb9237e500_0 .net "q", 0 0, v000001fb92323ac0_0;  1 drivers
S_000001fb9237b4a0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb923224e0_0 .net "clk", 0 0, L_000001fb92325020;  1 drivers
v000001fb92323d40_0 .net "clr", 0 0, L_000001fb923245a0;  1 drivers
v000001fb92322580_0 .net "j", 0 0, L_000001fb923995b0;  alias, 1 drivers
v000001fb92323980_0 .net "k", 0 0, L_000001fb92324530;  1 drivers
v000001fb92323a20_0 .var "nq", 0 0;
v000001fb92322760_0 .net "pr", 0 0, L_000001fb92324fb0;  1 drivers
v000001fb92323ac0_0 .var "q", 0 0;
E_000001fb923099d0 .event posedge, v000001fb923224e0_0;
S_000001fb9237c2b0 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb92309690 .param/l "i" 0 8 10, +C4<01>;
S_000001fb9237c440 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237c2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb92325170 .functor NOT 1, L_000001fb92399c90, C4<0>, C4<0>, C4<0>;
L_000001fb9239ad78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e3650 .functor NOT 1, L_000001fb9239ad78, C4<0>, C4<0>, C4<0>;
L_000001fb9239adc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2930 .functor NOT 1, L_000001fb9239adc0, C4<0>, C4<0>, C4<0>;
L_000001fb923e3420 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237eaa0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237efa0_0 .net "clr", 0 0, L_000001fb9239adc0;  1 drivers
v000001fb9237d100_0 .net "d", 0 0, L_000001fb92399c90;  1 drivers
v000001fb9237e8c0_0 .net "nq", 0 0, v000001fb9237eb40_0;  1 drivers
v000001fb9237dc40_0 .net "pr", 0 0, L_000001fb9239ad78;  1 drivers
v000001fb9237cf20_0 .net "q", 0 0, v000001fb9237ca20_0;  1 drivers
S_000001fb9237b950 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237c980_0 .net "clk", 0 0, L_000001fb923e3420;  1 drivers
v000001fb9237dce0_0 .net "clr", 0 0, L_000001fb923e2930;  1 drivers
v000001fb9237cca0_0 .net "j", 0 0, L_000001fb92399c90;  alias, 1 drivers
v000001fb9237e1e0_0 .net "k", 0 0, L_000001fb92325170;  1 drivers
v000001fb9237eb40_0 .var "nq", 0 0;
v000001fb9237cd40_0 .net "pr", 0 0, L_000001fb923e3650;  1 drivers
v000001fb9237ca20_0 .var "q", 0 0;
E_000001fb9230a150 .event posedge, v000001fb9237c980_0;
S_000001fb9237ab40 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb92309ad0 .param/l "i" 0 8 10, +C4<010>;
S_000001fb9237bae0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e30a0 .functor NOT 1, L_000001fb92399650, C4<0>, C4<0>, C4<0>;
L_000001fb9239ae08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e3110 .functor NOT 1, L_000001fb9239ae08, C4<0>, C4<0>, C4<0>;
L_000001fb9239ae50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e3490 .functor NOT 1, L_000001fb9239ae50, C4<0>, C4<0>, C4<0>;
L_000001fb923e3500 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237d420_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237d060_0 .net "clr", 0 0, L_000001fb9239ae50;  1 drivers
v000001fb9237ed20_0 .net "d", 0 0, L_000001fb92399650;  1 drivers
v000001fb9237edc0_0 .net "nq", 0 0, v000001fb9237d600_0;  1 drivers
v000001fb9237de20_0 .net "pr", 0 0, L_000001fb9239ae08;  1 drivers
v000001fb9237dd80_0 .net "q", 0 0, v000001fb9237d380_0;  1 drivers
S_000001fb9237c5d0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237bae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237d240_0 .net "clk", 0 0, L_000001fb923e3500;  1 drivers
v000001fb9237e280_0 .net "clr", 0 0, L_000001fb923e3490;  1 drivers
v000001fb9237cac0_0 .net "j", 0 0, L_000001fb92399650;  alias, 1 drivers
v000001fb9237cc00_0 .net "k", 0 0, L_000001fb923e30a0;  1 drivers
v000001fb9237d600_0 .var "nq", 0 0;
v000001fb9237d920_0 .net "pr", 0 0, L_000001fb923e3110;  1 drivers
v000001fb9237d380_0 .var "q", 0 0;
E_000001fb92309c10 .event posedge, v000001fb9237d240_0;
S_000001fb9237ae60 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb92309b90 .param/l "i" 0 8 10, +C4<011>;
S_000001fb9237acd0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e2d20 .functor NOT 1, L_000001fb923986b0, C4<0>, C4<0>, C4<0>;
L_000001fb9239ae98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e35e0 .functor NOT 1, L_000001fb9239ae98, C4<0>, C4<0>, C4<0>;
L_000001fb9239aee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2fc0 .functor NOT 1, L_000001fb9239aee0, C4<0>, C4<0>, C4<0>;
L_000001fb923e33b0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237d4c0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237e5a0_0 .net "clr", 0 0, L_000001fb9239aee0;  1 drivers
v000001fb9237ce80_0 .net "d", 0 0, L_000001fb923986b0;  1 drivers
v000001fb9237d7e0_0 .net "nq", 0 0, v000001fb9237cde0_0;  1 drivers
v000001fb9237cb60_0 .net "pr", 0 0, L_000001fb9239ae98;  1 drivers
v000001fb9237e640_0 .net "q", 0 0, v000001fb9237c8e0_0;  1 drivers
S_000001fb9237a820 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237acd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237ec80_0 .net "clk", 0 0, L_000001fb923e33b0;  1 drivers
v000001fb9237dec0_0 .net "clr", 0 0, L_000001fb923e2fc0;  1 drivers
v000001fb9237e460_0 .net "j", 0 0, L_000001fb923986b0;  alias, 1 drivers
v000001fb9237ee60_0 .net "k", 0 0, L_000001fb923e2d20;  1 drivers
v000001fb9237cde0_0 .var "nq", 0 0;
v000001fb9237d6a0_0 .net "pr", 0 0, L_000001fb923e35e0;  1 drivers
v000001fb9237c8e0_0 .var "q", 0 0;
E_000001fb9230ab90 .event posedge, v000001fb9237ec80_0;
S_000001fb9237a9b0 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb9230a110 .param/l "i" 0 8 10, +C4<0100>;
S_000001fb9237aff0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb9237a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e32d0 .functor NOT 1, L_000001fb92398430, C4<0>, C4<0>, C4<0>;
L_000001fb9239af28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2a10 .functor NOT 1, L_000001fb9239af28, C4<0>, C4<0>, C4<0>;
L_000001fb9239af70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2f50 .functor NOT 1, L_000001fb9239af70, C4<0>, C4<0>, C4<0>;
L_000001fb923e36c0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237d1a0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237da60_0 .net "clr", 0 0, L_000001fb9239af70;  1 drivers
v000001fb9237e320_0 .net "d", 0 0, L_000001fb92398430;  1 drivers
v000001fb9237df60_0 .net "nq", 0 0, v000001fb9237cfc0_0;  1 drivers
v000001fb9237db00_0 .net "pr", 0 0, L_000001fb9239af28;  1 drivers
v000001fb9237e000_0 .net "q", 0 0, v000001fb9237dba0_0;  1 drivers
S_000001fb92381fb0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb9237aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237ef00_0 .net "clk", 0 0, L_000001fb923e36c0;  1 drivers
v000001fb9237c840_0 .net "clr", 0 0, L_000001fb923e2f50;  1 drivers
v000001fb9237d560_0 .net "j", 0 0, L_000001fb92398430;  alias, 1 drivers
v000001fb9237d880_0 .net "k", 0 0, L_000001fb923e32d0;  1 drivers
v000001fb9237cfc0_0 .var "nq", 0 0;
v000001fb9237d9c0_0 .net "pr", 0 0, L_000001fb923e2a10;  1 drivers
v000001fb9237dba0_0 .var "q", 0 0;
E_000001fb9230b050 .event posedge, v000001fb9237ef00_0;
S_000001fb92381330 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb9230ae10 .param/l "i" 0 8 10, +C4<0101>;
S_000001fb92381650 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92381330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e2ee0 .functor NOT 1, L_000001fb92397a30, C4<0>, C4<0>, C4<0>;
L_000001fb9239afb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e31f0 .functor NOT 1, L_000001fb9239afb8, C4<0>, C4<0>, C4<0>;
L_000001fb9239b000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e3030 .functor NOT 1, L_000001fb9239b000, C4<0>, C4<0>, C4<0>;
L_000001fb923e3570 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237ea00_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237fae0_0 .net "clr", 0 0, L_000001fb9239b000;  1 drivers
v000001fb9237ff40_0 .net "d", 0 0, L_000001fb92397a30;  1 drivers
v000001fb9237f180_0 .net "nq", 0 0, v000001fb9237e780_0;  1 drivers
v000001fb9237ffe0_0 .net "pr", 0 0, L_000001fb9239afb8;  1 drivers
v000001fb923801c0_0 .net "q", 0 0, v000001fb9237e960_0;  1 drivers
S_000001fb92381970 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92381650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237e0a0_0 .net "clk", 0 0, L_000001fb923e3570;  1 drivers
v000001fb9237e140_0 .net "clr", 0 0, L_000001fb923e3030;  1 drivers
v000001fb9237e3c0_0 .net "j", 0 0, L_000001fb92397a30;  alias, 1 drivers
v000001fb9237e6e0_0 .net "k", 0 0, L_000001fb923e2ee0;  1 drivers
v000001fb9237e780_0 .var "nq", 0 0;
v000001fb9237e820_0 .net "pr", 0 0, L_000001fb923e31f0;  1 drivers
v000001fb9237e960_0 .var "q", 0 0;
E_000001fb9230a690 .event posedge, v000001fb9237e0a0_0;
S_000001fb92381010 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb9230ae50 .param/l "i" 0 8 10, +C4<0110>;
S_000001fb92382140 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92381010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e2cb0 .functor NOT 1, L_000001fb92396e50, C4<0>, C4<0>, C4<0>;
L_000001fb9239b048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e3730 .functor NOT 1, L_000001fb9239b048, C4<0>, C4<0>, C4<0>;
L_000001fb9239b090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e37a0 .functor NOT 1, L_000001fb9239b090, C4<0>, C4<0>, C4<0>;
L_000001fb923e2d90 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923804e0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92380080_0 .net "clr", 0 0, L_000001fb9239b090;  1 drivers
v000001fb92380580_0 .net "d", 0 0, L_000001fb92396e50;  1 drivers
v000001fb9237fe00_0 .net "nq", 0 0, v000001fb9237f860_0;  1 drivers
v000001fb923806c0_0 .net "pr", 0 0, L_000001fb9239b048;  1 drivers
v000001fb9237fb80_0 .net "q", 0 0, v000001fb92380440_0;  1 drivers
S_000001fb923814c0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92382140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92380120_0 .net "clk", 0 0, L_000001fb923e2d90;  1 drivers
v000001fb92380620_0 .net "clr", 0 0, L_000001fb923e37a0;  1 drivers
v000001fb9237f7c0_0 .net "j", 0 0, L_000001fb92396e50;  alias, 1 drivers
v000001fb923803a0_0 .net "k", 0 0, L_000001fb923e2cb0;  1 drivers
v000001fb9237f860_0 .var "nq", 0 0;
v000001fb9237f5e0_0 .net "pr", 0 0, L_000001fb923e3730;  1 drivers
v000001fb92380440_0 .var "q", 0 0;
E_000001fb9230b1d0 .event posedge, v000001fb92380120_0;
S_000001fb92381b00 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 10, 8 10 0, S_000001fb9237bf90;
 .timescale 0 0;
P_000001fb9230a6d0 .param/l "i" 0 8 10, +C4<0111>;
S_000001fb92380b60 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92381b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e3340 .functor NOT 1, L_000001fb923982f0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b0d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2af0 .functor NOT 1, L_000001fb9239b0d8, C4<0>, C4<0>, C4<0>;
L_000001fb9239b120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e28c0 .functor NOT 1, L_000001fb9239b120, C4<0>, C4<0>, C4<0>;
L_000001fb923e29a0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb9237f360_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb9237f720_0 .net "clr", 0 0, L_000001fb9239b120;  1 drivers
v000001fb9237f220_0 .net "d", 0 0, L_000001fb923982f0;  1 drivers
v000001fb9237f2c0_0 .net "nq", 0 0, v000001fb9237fa40_0;  1 drivers
v000001fb9237f400_0 .net "pr", 0 0, L_000001fb9239b0d8;  1 drivers
v000001fb9237f4a0_0 .net "q", 0 0, v000001fb92380300_0;  1 drivers
S_000001fb923822d0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92380b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237fc20_0 .net "clk", 0 0, L_000001fb923e29a0;  1 drivers
v000001fb92380260_0 .net "clr", 0 0, L_000001fb923e28c0;  1 drivers
v000001fb9237f680_0 .net "j", 0 0, L_000001fb923982f0;  alias, 1 drivers
v000001fb9237f040_0 .net "k", 0 0, L_000001fb923e3340;  1 drivers
v000001fb9237fa40_0 .var "nq", 0 0;
v000001fb9237f0e0_0 .net "pr", 0 0, L_000001fb923e2af0;  1 drivers
v000001fb92380300_0 .var "q", 0 0;
E_000001fb9230a510 .event posedge, v000001fb9237fc20_0;
S_000001fb92381c90 .scope module, "s1" "reg_8_bit" 3 50, 8 4 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v000001fb92389500_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92388f60_0 .net8 "d", 7 0, RS_000001fb923368b8;  alias, 5 drivers
v000001fb9238a5e0_0 .net "nq", 7 0, L_000001fb923ecb10;  1 drivers
v000001fb92389dc0_0 .net "q", 7 0, L_000001fb923ec750;  alias, 1 drivers
L_000001fb923eb990 .part RS_000001fb923368b8, 0, 1;
L_000001fb923ec7f0 .part RS_000001fb923368b8, 1, 1;
L_000001fb923ec6b0 .part RS_000001fb923368b8, 2, 1;
L_000001fb923ed290 .part RS_000001fb923368b8, 3, 1;
L_000001fb923eca70 .part RS_000001fb923368b8, 4, 1;
L_000001fb923edab0 .part RS_000001fb923368b8, 5, 1;
L_000001fb923ecd90 .part RS_000001fb923368b8, 6, 1;
L_000001fb923ed3d0 .part RS_000001fb923368b8, 7, 1;
LS_000001fb923ec750_0_0 .concat8 [ 1 1 1 1], v000001fb923852e0_0, v000001fb923856a0_0, v000001fb923859c0_0, v000001fb923847a0_0;
LS_000001fb923ec750_0_4 .concat8 [ 1 1 1 1], v000001fb92383800_0, v000001fb92383080_0, v000001fb923842a0_0, v000001fb92383300_0;
L_000001fb923ec750 .concat8 [ 4 4 0 0], LS_000001fb923ec750_0_0, LS_000001fb923ec750_0_4;
LS_000001fb923ecb10_0_0 .concat8 [ 1 1 1 1], v000001fb92385740_0, v000001fb92385a60_0, v000001fb92385920_0, v000001fb92382e00_0;
LS_000001fb923ecb10_0_4 .concat8 [ 1 1 1 1], v000001fb92384fc0_0, v000001fb92384660_0, v000001fb92382900_0, v000001fb92383260_0;
L_000001fb923ecb10 .concat8 [ 4 4 0 0], LS_000001fb923ecb10_0_0, LS_000001fb923ecb10_0_4;
S_000001fb92380cf0 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230c0d0 .param/l "i" 0 8 10, +C4<00>;
S_000001fb92382460 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92380cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e2c40 .functor NOT 1, L_000001fb923eb990, C4<0>, C4<0>, C4<0>;
L_000001fb9239b1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2e00 .functor NOT 1, L_000001fb9239b1b0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923e2e70 .functor NOT 1, L_000001fb9239b1f8, C4<0>, C4<0>, C4<0>;
L_000001fb923e3180 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923861e0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92386280_0 .net "clr", 0 0, L_000001fb9239b1f8;  1 drivers
v000001fb92386320_0 .net "d", 0 0, L_000001fb923eb990;  1 drivers
v000001fb92385600_0 .net "nq", 0 0, v000001fb92385740_0;  1 drivers
v000001fb923863c0_0 .net "pr", 0 0, L_000001fb9239b1b0;  1 drivers
v000001fb923865a0_0 .net "q", 0 0, v000001fb923852e0_0;  1 drivers
S_000001fb923825f0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92382460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb9237f9a0_0 .net "clk", 0 0, L_000001fb923e3180;  1 drivers
v000001fb9237fd60_0 .net "clr", 0 0, L_000001fb923e2e70;  1 drivers
v000001fb92386500_0 .net "j", 0 0, L_000001fb923eb990;  alias, 1 drivers
v000001fb92386140_0 .net "k", 0 0, L_000001fb923e2c40;  1 drivers
v000001fb92385740_0 .var "nq", 0 0;
v000001fb923851a0_0 .net "pr", 0 0, L_000001fb923e2e00;  1 drivers
v000001fb923852e0_0 .var "q", 0 0;
E_000001fb9230b7d0 .event posedge, v000001fb9237f9a0_0;
S_000001fb923817e0 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230bbd0 .param/l "i" 0 8 10, +C4<01>;
S_000001fb92381e20 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb923817e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923e3260 .functor NOT 1, L_000001fb923ec7f0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f41b0 .functor NOT 1, L_000001fb9239b240, C4<0>, C4<0>, C4<0>;
L_000001fb9239b288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f3f80 .functor NOT 1, L_000001fb9239b288, C4<0>, C4<0>, C4<0>;
L_000001fb923f3ab0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923866e0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92385f60_0 .net "clr", 0 0, L_000001fb9239b288;  1 drivers
v000001fb923857e0_0 .net "d", 0 0, L_000001fb923ec7f0;  1 drivers
v000001fb92385060_0 .net "nq", 0 0, v000001fb92385a60_0;  1 drivers
v000001fb92385e20_0 .net "pr", 0 0, L_000001fb9239b240;  1 drivers
v000001fb92385100_0 .net "q", 0 0, v000001fb923856a0_0;  1 drivers
S_000001fb92380840 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92381e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92385ec0_0 .net "clk", 0 0, L_000001fb923f3ab0;  1 drivers
v000001fb92385420_0 .net "clr", 0 0, L_000001fb923f3f80;  1 drivers
v000001fb92386640_0 .net "j", 0 0, L_000001fb923ec7f0;  alias, 1 drivers
v000001fb923854c0_0 .net "k", 0 0, L_000001fb923e3260;  1 drivers
v000001fb92385a60_0 .var "nq", 0 0;
v000001fb92386460_0 .net "pr", 0 0, L_000001fb923f41b0;  1 drivers
v000001fb923856a0_0 .var "q", 0 0;
E_000001fb9230be10 .event posedge, v000001fb92385ec0_0;
S_000001fb923809d0 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230c350 .param/l "i" 0 8 10, +C4<010>;
S_000001fb92380e80 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb923809d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f3ce0 .functor NOT 1, L_000001fb923ec6b0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b2d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4290 .functor NOT 1, L_000001fb9239b2d0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f45a0 .functor NOT 1, L_000001fb9239b318, C4<0>, C4<0>, C4<0>;
L_000001fb923f4610 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92385b00_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92385ba0_0 .net "clr", 0 0, L_000001fb9239b318;  1 drivers
v000001fb92385c40_0 .net "d", 0 0, L_000001fb923ec6b0;  1 drivers
v000001fb92385ce0_0 .net "nq", 0 0, v000001fb92385920_0;  1 drivers
v000001fb92385d80_0 .net "pr", 0 0, L_000001fb9239b2d0;  1 drivers
v000001fb923860a0_0 .net "q", 0 0, v000001fb923859c0_0;  1 drivers
S_000001fb923811a0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92380e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92385380_0 .net "clk", 0 0, L_000001fb923f4610;  1 drivers
v000001fb92385240_0 .net "clr", 0 0, L_000001fb923f45a0;  1 drivers
v000001fb92385560_0 .net "j", 0 0, L_000001fb923ec6b0;  alias, 1 drivers
v000001fb92385880_0 .net "k", 0 0, L_000001fb923f3ce0;  1 drivers
v000001fb92385920_0 .var "nq", 0 0;
v000001fb92386000_0 .net "pr", 0 0, L_000001fb923f4290;  1 drivers
v000001fb923859c0_0 .var "q", 0 0;
E_000001fb9230c150 .event posedge, v000001fb92385380_0;
S_000001fb923874e0 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230b410 .param/l "i" 0 8 10, +C4<011>;
S_000001fb92386d10 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb923874e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f3ff0 .functor NOT 1, L_000001fb923ed290, C4<0>, C4<0>, C4<0>;
L_000001fb9239b360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f44c0 .functor NOT 1, L_000001fb9239b360, C4<0>, C4<0>, C4<0>;
L_000001fb9239b3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f3960 .functor NOT 1, L_000001fb9239b3a8, C4<0>, C4<0>, C4<0>;
L_000001fb923f4530 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92384020_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92382b80_0 .net "clr", 0 0, L_000001fb9239b3a8;  1 drivers
v000001fb92382d60_0 .net "d", 0 0, L_000001fb923ed290;  1 drivers
v000001fb92382ea0_0 .net "nq", 0 0, v000001fb92382e00_0;  1 drivers
v000001fb92384a20_0 .net "pr", 0 0, L_000001fb9239b360;  1 drivers
v000001fb92382fe0_0 .net "q", 0 0, v000001fb923847a0_0;  1 drivers
S_000001fb92386ea0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92386d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92383e40_0 .net "clk", 0 0, L_000001fb923f4530;  1 drivers
v000001fb92383c60_0 .net "clr", 0 0, L_000001fb923f3960;  1 drivers
v000001fb923848e0_0 .net "j", 0 0, L_000001fb923ed290;  alias, 1 drivers
v000001fb92384f20_0 .net "k", 0 0, L_000001fb923f3ff0;  1 drivers
v000001fb92382e00_0 .var "nq", 0 0;
v000001fb923836c0_0 .net "pr", 0 0, L_000001fb923f44c0;  1 drivers
v000001fb923847a0_0 .var "q", 0 0;
E_000001fb9230b4d0 .event posedge, v000001fb92383e40_0;
S_000001fb92386860 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230bad0 .param/l "i" 0 8 10, +C4<0100>;
S_000001fb923871c0 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92386860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f40d0 .functor NOT 1, L_000001fb923eca70, C4<0>, C4<0>, C4<0>;
L_000001fb9239b3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4680 .functor NOT 1, L_000001fb9239b3f0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4220 .functor NOT 1, L_000001fb9239b438, C4<0>, C4<0>, C4<0>;
L_000001fb923f46f0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb923845c0_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb923839e0_0 .net "clr", 0 0, L_000001fb9239b438;  1 drivers
v000001fb92384de0_0 .net "d", 0 0, L_000001fb923eca70;  1 drivers
v000001fb92382f40_0 .net "nq", 0 0, v000001fb92384fc0_0;  1 drivers
v000001fb92384e80_0 .net "pr", 0 0, L_000001fb9239b3f0;  1 drivers
v000001fb92383580_0 .net "q", 0 0, v000001fb92383800_0;  1 drivers
S_000001fb92388160 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb923871c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb923840c0_0 .net "clk", 0 0, L_000001fb923f46f0;  1 drivers
v000001fb92383f80_0 .net "clr", 0 0, L_000001fb923f4220;  1 drivers
v000001fb92384520_0 .net "j", 0 0, L_000001fb923eca70;  alias, 1 drivers
v000001fb92383940_0 .net "k", 0 0, L_000001fb923f40d0;  1 drivers
v000001fb92384fc0_0 .var "nq", 0 0;
v000001fb92383620_0 .net "pr", 0 0, L_000001fb923f4680;  1 drivers
v000001fb92383800_0 .var "q", 0 0;
E_000001fb9230cad0 .event posedge, v000001fb923840c0_0;
S_000001fb92387670 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230ce50 .param/l "i" 0 8 10, +C4<0101>;
S_000001fb92387030 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92387670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f43e0 .functor NOT 1, L_000001fb923edab0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4760 .functor NOT 1, L_000001fb9239b480, C4<0>, C4<0>, C4<0>;
L_000001fb9239b4c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f3d50 .functor NOT 1, L_000001fb9239b4c8, C4<0>, C4<0>, C4<0>;
L_000001fb923f3b20 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92384480_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92383120_0 .net "clr", 0 0, L_000001fb9239b4c8;  1 drivers
v000001fb92384700_0 .net "d", 0 0, L_000001fb923edab0;  1 drivers
v000001fb92382860_0 .net "nq", 0 0, v000001fb92384660_0;  1 drivers
v000001fb92384980_0 .net "pr", 0 0, L_000001fb9239b480;  1 drivers
v000001fb923833a0_0 .net "q", 0 0, v000001fb92383080_0;  1 drivers
S_000001fb92387cb0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92387030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92383760_0 .net "clk", 0 0, L_000001fb923f3b20;  1 drivers
v000001fb923834e0_0 .net "clr", 0 0, L_000001fb923f3d50;  1 drivers
v000001fb923838a0_0 .net "j", 0 0, L_000001fb923edab0;  alias, 1 drivers
v000001fb92384840_0 .net "k", 0 0, L_000001fb923f43e0;  1 drivers
v000001fb92384660_0 .var "nq", 0 0;
v000001fb923829a0_0 .net "pr", 0 0, L_000001fb923f4760;  1 drivers
v000001fb92383080_0 .var "q", 0 0;
E_000001fb9230d350 .event posedge, v000001fb92383760_0;
S_000001fb923882f0 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230cb10 .param/l "i" 0 8 10, +C4<0110>;
S_000001fb92388610 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb923882f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f4060 .functor NOT 1, L_000001fb923ecd90, C4<0>, C4<0>, C4<0>;
L_000001fb9239b510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4450 .functor NOT 1, L_000001fb9239b510, C4<0>, C4<0>, C4<0>;
L_000001fb9239b558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f47d0 .functor NOT 1, L_000001fb9239b558, C4<0>, C4<0>, C4<0>;
L_000001fb923f39d0 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92383d00_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb923831c0_0 .net "clr", 0 0, L_000001fb9239b558;  1 drivers
v000001fb92383440_0 .net "d", 0 0, L_000001fb923ecd90;  1 drivers
v000001fb92384ca0_0 .net "nq", 0 0, v000001fb92382900_0;  1 drivers
v000001fb92383da0_0 .net "pr", 0 0, L_000001fb9239b510;  1 drivers
v000001fb92384c00_0 .net "q", 0 0, v000001fb923842a0_0;  1 drivers
S_000001fb92387350 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92388610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92383a80_0 .net "clk", 0 0, L_000001fb923f39d0;  1 drivers
v000001fb92383b20_0 .net "clr", 0 0, L_000001fb923f47d0;  1 drivers
v000001fb92383bc0_0 .net "j", 0 0, L_000001fb923ecd90;  alias, 1 drivers
v000001fb92384ac0_0 .net "k", 0 0, L_000001fb923f4060;  1 drivers
v000001fb92382900_0 .var "nq", 0 0;
v000001fb92384b60_0 .net "pr", 0 0, L_000001fb923f4450;  1 drivers
v000001fb923842a0_0 .var "q", 0 0;
E_000001fb9230c610 .event posedge, v000001fb92383a80_0;
S_000001fb92387e40 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 10, 8 10 0, S_000001fb92381c90;
 .timescale 0 0;
P_000001fb9230c910 .param/l "i" 0 8 10, +C4<0111>;
S_000001fb92387800 .scope module, "ff" "FF_d" 8 11, 9 3 0, S_000001fb92387e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_000001fb923f4140 .functor NOT 1, L_000001fb923ed3d0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b5a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f4300 .functor NOT 1, L_000001fb9239b5a0, C4<0>, C4<0>, C4<0>;
L_000001fb9239b5e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fb923f3b90 .functor NOT 1, L_000001fb9239b5e8, C4<0>, C4<0>, C4<0>;
L_000001fb923f4370 .functor NOT 1, v000001fb923991f0_0, C4<0>, C4<0>, C4<0>;
v000001fb92382c20_0 .net "clk", 0 0, v000001fb923991f0_0;  alias, 1 drivers
v000001fb92382cc0_0 .net "clr", 0 0, L_000001fb9239b5e8;  1 drivers
v000001fb92384200_0 .net "d", 0 0, L_000001fb923ed3d0;  1 drivers
v000001fb92384340_0 .net "nq", 0 0, v000001fb92383260_0;  1 drivers
v000001fb923843e0_0 .net "pr", 0 0, L_000001fb9239b5a0;  1 drivers
v000001fb92388ec0_0 .net "q", 0 0, v000001fb92383300_0;  1 drivers
S_000001fb92387990 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_000001fb92387800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v000001fb92382a40_0 .net "clk", 0 0, L_000001fb923f4370;  1 drivers
v000001fb92383ee0_0 .net "clr", 0 0, L_000001fb923f3b90;  1 drivers
v000001fb92382ae0_0 .net "j", 0 0, L_000001fb923ed3d0;  alias, 1 drivers
v000001fb92384160_0 .net "k", 0 0, L_000001fb923f4140;  1 drivers
v000001fb92383260_0 .var "nq", 0 0;
v000001fb92384d40_0 .net "pr", 0 0, L_000001fb923f4300;  1 drivers
v000001fb92383300_0 .var "q", 0 0;
E_000001fb9230c550 .event posedge, v000001fb92382a40_0;
S_000001fb92387b20 .scope module, "som_1" "somador_completo" 3 30, 11 4 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "s";
v000001fb9238aa40_0 .net "a", 7 0, L_000001fb92399290;  alias, 1 drivers
v000001fb9238a0e0_0 .net "b", 7 0, L_000001fb923987f0;  alias, 1 drivers
v000001fb92388a60_0 .net "c", 6 0, L_000001fb92397fd0;  1 drivers
v000001fb9238a860_0 .net "s", 8 0, L_000001fb92398d90;  alias, 1 drivers
L_000001fb923981b0 .part L_000001fb92399290, 0, 1;
L_000001fb92396950 .part L_000001fb923987f0, 0, 1;
L_000001fb92396bd0 .part L_000001fb92399290, 1, 1;
L_000001fb92397530 .part L_000001fb923987f0, 1, 1;
L_000001fb923984d0 .part L_000001fb92397fd0, 0, 1;
L_000001fb92396ef0 .part L_000001fb92399290, 2, 1;
L_000001fb92397df0 .part L_000001fb923987f0, 2, 1;
L_000001fb92396db0 .part L_000001fb92397fd0, 1, 1;
L_000001fb923977b0 .part L_000001fb92399290, 3, 1;
L_000001fb92397990 .part L_000001fb923987f0, 3, 1;
L_000001fb92396c70 .part L_000001fb92397fd0, 2, 1;
L_000001fb92396f90 .part L_000001fb92399290, 4, 1;
L_000001fb92397e90 .part L_000001fb923987f0, 4, 1;
L_000001fb92398a70 .part L_000001fb92397fd0, 3, 1;
L_000001fb92397f30 .part L_000001fb92399290, 5, 1;
L_000001fb923975d0 .part L_000001fb923987f0, 5, 1;
L_000001fb92398b10 .part L_000001fb92397fd0, 4, 1;
L_000001fb92397b70 .part L_000001fb92399290, 6, 1;
L_000001fb92396a90 .part L_000001fb923987f0, 6, 1;
L_000001fb92397030 .part L_000001fb92397fd0, 5, 1;
LS_000001fb92397fd0_0_0 .concat8 [ 1 1 1 1], v000001fb92389e60_0, v000001fb92388ba0_0, v000001fb92389c80_0, v000001fb9238a680_0;
LS_000001fb92397fd0_0_4 .concat8 [ 1 1 1 0], v000001fb9238a400_0, v000001fb92389780_0, v000001fb9238af40_0;
L_000001fb92397fd0 .concat8 [ 4 3 0 0], LS_000001fb92397fd0_0_0, LS_000001fb92397fd0_0_4;
L_000001fb92396d10 .part L_000001fb92399290, 7, 1;
L_000001fb92398250 .part L_000001fb923987f0, 7, 1;
L_000001fb92398bb0 .part L_000001fb92397fd0, 6, 1;
LS_000001fb92398d90_0_0 .concat8 [ 1 1 1 1], v000001fb923895a0_0, v000001fb92389640_0, v000001fb92389460_0, v000001fb9238aea0_0;
LS_000001fb92398d90_0_4 .concat8 [ 1 1 1 1], v000001fb9238a9a0_0, v000001fb9238a7c0_0, v000001fb9238a720_0, v000001fb9238a220_0;
LS_000001fb92398d90_0_8 .concat8 [ 1 0 0 0], v000001fb92389d20_0;
L_000001fb92398d90 .concat8 [ 4 4 1 0], LS_000001fb92398d90_0_0, LS_000001fb92398d90_0_4, LS_000001fb92398d90_0_8;
S_000001fb92387fd0 .scope module, "m1" "meio_somador" 11 10, 12 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
v000001fb9238a040_0 .net "a", 0 0, L_000001fb923981b0;  1 drivers
v000001fb9238a180_0 .net "b", 0 0, L_000001fb92396950;  1 drivers
v000001fb92389e60_0 .var "c", 0 0;
v000001fb923895a0_0 .var "s", 0 0;
E_000001fb9230cf10 .event anyedge, v000001fb9238a180_0, v000001fb9238a040_0;
S_000001fb92388480 .scope module, "m2" "somador" 11 11, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb92389f00_0 .net "a", 0 0, L_000001fb92396bd0;  1 drivers
v000001fb92388d80_0 .net "b", 0 0, L_000001fb92397530;  1 drivers
v000001fb9238a900_0 .net "cin", 0 0, L_000001fb923984d0;  1 drivers
v000001fb92388ba0_0 .var "cout", 0 0;
v000001fb92389640_0 .var "s", 0 0;
E_000001fb9230c650 .event anyedge, v000001fb9238a900_0, v000001fb92388d80_0, v000001fb92389f00_0;
S_000001fb923869f0 .scope module, "m3" "somador" 11 12, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb92389fa0_0 .net "a", 0 0, L_000001fb92396ef0;  1 drivers
v000001fb92389960_0 .net "b", 0 0, L_000001fb92397df0;  1 drivers
v000001fb9238ab80_0 .net "cin", 0 0, L_000001fb92396db0;  1 drivers
v000001fb92389c80_0 .var "cout", 0 0;
v000001fb92389460_0 .var "s", 0 0;
E_000001fb9230c990 .event anyedge, v000001fb9238ab80_0, v000001fb92389960_0, v000001fb92389fa0_0;
S_000001fb92386b80 .scope module, "m4" "somador" 11 13, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb923896e0_0 .net "a", 0 0, L_000001fb923977b0;  1 drivers
v000001fb92389a00_0 .net "b", 0 0, L_000001fb92397990;  1 drivers
v000001fb92389820_0 .net "cin", 0 0, L_000001fb92396c70;  1 drivers
v000001fb9238a680_0 .var "cout", 0 0;
v000001fb9238aea0_0 .var "s", 0 0;
E_000001fb9230c690 .event anyedge, v000001fb92389820_0, v000001fb92389a00_0, v000001fb923896e0_0;
S_000001fb9238d1e0 .scope module, "m5" "somador" 11 14, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb92389aa0_0 .net "a", 0 0, L_000001fb92396f90;  1 drivers
v000001fb9238acc0_0 .net "b", 0 0, L_000001fb92397e90;  1 drivers
v000001fb9238a540_0 .net "cin", 0 0, L_000001fb92398a70;  1 drivers
v000001fb9238a400_0 .var "cout", 0 0;
v000001fb9238a9a0_0 .var "s", 0 0;
E_000001fb9230ca10 .event anyedge, v000001fb9238a540_0, v000001fb9238acc0_0, v000001fb92389aa0_0;
S_000001fb9238e4a0 .scope module, "m6" "somador" 11 15, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238ae00_0 .net "a", 0 0, L_000001fb92397f30;  1 drivers
v000001fb92389000_0 .net "b", 0 0, L_000001fb923975d0;  1 drivers
v000001fb92388e20_0 .net "cin", 0 0, L_000001fb92398b10;  1 drivers
v000001fb92389780_0 .var "cout", 0 0;
v000001fb9238a7c0_0 .var "s", 0 0;
E_000001fb9230c6d0 .event anyedge, v000001fb92388e20_0, v000001fb92389000_0, v000001fb9238ae00_0;
S_000001fb9238d370 .scope module, "m7" "somador" 11 16, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb923898c0_0 .net "a", 0 0, L_000001fb92397b70;  1 drivers
v000001fb92389b40_0 .net "b", 0 0, L_000001fb92396a90;  1 drivers
v000001fb92389be0_0 .net "cin", 0 0, L_000001fb92397030;  1 drivers
v000001fb9238af40_0 .var "cout", 0 0;
v000001fb9238a720_0 .var "s", 0 0;
E_000001fb9230ca90 .event anyedge, v000001fb92389be0_0, v000001fb92389b40_0, v000001fb923898c0_0;
S_000001fb9238e310 .scope module, "m8" "somador" 11 17, 13 1 0, S_000001fb92387b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb92389320_0 .net "a", 0 0, L_000001fb92396d10;  1 drivers
v000001fb92388c40_0 .net "b", 0 0, L_000001fb92398250;  1 drivers
v000001fb923890a0_0 .net "cin", 0 0, L_000001fb92398bb0;  1 drivers
v000001fb92389d20_0 .var "cout", 0 0;
v000001fb9238a220_0 .var "s", 0 0;
E_000001fb9230cd50 .event anyedge, v000001fb923890a0_0, v000001fb92388c40_0, v000001fb92389320_0;
S_000001fb9238e630 .scope module, "som_2" "tristate" 3 31, 5 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v000001fb9238ac20_0 .net "a", 7 0, L_000001fb92397ad0;  1 drivers
v000001fb9238ad60_0 .var "b", 7 0;
v000001fb92388ce0_0 .net "en", 0 0, L_000001fb92397c10;  1 drivers
E_000001fb9230c590 .event anyedge, v000001fb92388ce0_0, v000001fb9238ac20_0;
S_000001fb9238d500 .scope module, "sub_1" "subtrator_completo" 3 33, 14 4 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "s";
v000001fb9238bd00_0 .net "a", 7 0, L_000001fb92399290;  alias, 1 drivers
v000001fb9238b080_0 .net "b", 7 0, L_000001fb923987f0;  alias, 1 drivers
v000001fb9238b120_0 .net "c", 6 0, L_000001fb923972b0;  1 drivers
v000001fb9238b260_0 .net "s", 8 0, L_000001fb92397490;  alias, 1 drivers
L_000001fb92397cb0 .part L_000001fb92399290, 0, 1;
L_000001fb92398570 .part L_000001fb923987f0, 0, 1;
L_000001fb92396b30 .part L_000001fb92399290, 1, 1;
L_000001fb92398390 .part L_000001fb923987f0, 1, 1;
L_000001fb923970d0 .part L_000001fb923972b0, 0, 1;
L_000001fb92397170 .part L_000001fb92399290, 2, 1;
L_000001fb92398ed0 .part L_000001fb923987f0, 2, 1;
L_000001fb92398c50 .part L_000001fb923972b0, 1, 1;
L_000001fb92397d50 .part L_000001fb92399290, 3, 1;
L_000001fb92399010 .part L_000001fb923987f0, 3, 1;
L_000001fb92397670 .part L_000001fb923972b0, 2, 1;
L_000001fb92397710 .part L_000001fb92399290, 4, 1;
L_000001fb92398070 .part L_000001fb923987f0, 4, 1;
L_000001fb92398cf0 .part L_000001fb923972b0, 3, 1;
L_000001fb92398110 .part L_000001fb92399290, 5, 1;
L_000001fb92398890 .part L_000001fb923987f0, 5, 1;
L_000001fb92398610 .part L_000001fb923972b0, 4, 1;
L_000001fb92397210 .part L_000001fb92399290, 6, 1;
L_000001fb92398930 .part L_000001fb923987f0, 6, 1;
L_000001fb92398750 .part L_000001fb923972b0, 5, 1;
LS_000001fb923972b0_0_0 .concat8 [ 1 1 1 1], v000001fb9238aae0_0, v000001fb923889c0_0, v000001fb923893c0_0, v000001fb9238bb20_0;
LS_000001fb923972b0_0_4 .concat8 [ 1 1 1 0], v000001fb9238ba80_0, v000001fb9238c520_0, v000001fb9238c2a0_0;
L_000001fb923972b0 .concat8 [ 4 3 0 0], LS_000001fb923972b0_0_0, LS_000001fb923972b0_0_4;
L_000001fb92397350 .part L_000001fb92399290, 7, 1;
L_000001fb92398e30 .part L_000001fb923987f0, 7, 1;
L_000001fb923973f0 .part L_000001fb923972b0, 6, 1;
LS_000001fb92397490_0_0 .concat8 [ 1 1 1 1], v000001fb92389140_0, v000001fb92388b00_0, v000001fb9238bee0_0, v000001fb9238b3a0_0;
LS_000001fb92397490_0_4 .concat8 [ 1 1 1 1], v000001fb9238c3e0_0, v000001fb9238c020_0, v000001fb9238c5c0_0, v000001fb9238b4e0_0;
LS_000001fb92397490_0_8 .concat8 [ 1 0 0 0], v000001fb9238b760_0;
L_000001fb92397490 .concat8 [ 4 4 1 0], LS_000001fb92397490_0_0, LS_000001fb92397490_0_4, LS_000001fb92397490_0_8;
S_000001fb9238d690 .scope module, "n1" "meio_subtrator" 14 9, 15 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
v000001fb9238a2c0_0 .net "a", 0 0, L_000001fb92397cb0;  1 drivers
v000001fb9238afe0_0 .net "b", 0 0, L_000001fb92398570;  1 drivers
v000001fb9238aae0_0 .var "c", 0 0;
v000001fb92389140_0 .var "s", 0 0;
E_000001fb9230cdd0 .event anyedge, v000001fb9238afe0_0, v000001fb9238a2c0_0;
S_000001fb9238d820 .scope module, "n2" "subtrator" 14 10, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238a360_0 .net "a", 0 0, L_000001fb92396b30;  1 drivers
v000001fb92388880_0 .net "b", 0 0, L_000001fb92398390;  1 drivers
v000001fb92388920_0 .net "cin", 0 0, L_000001fb923970d0;  1 drivers
v000001fb923889c0_0 .var "cout", 0 0;
v000001fb92388b00_0 .var "s", 0 0;
E_000001fb9230cb90 .event anyedge, v000001fb92388920_0, v000001fb92388880_0, v000001fb9238a360_0;
S_000001fb9238cba0 .scope module, "n3" "subtrator" 14 11, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238a4a0_0 .net "a", 0 0, L_000001fb92397170;  1 drivers
v000001fb923891e0_0 .net "b", 0 0, L_000001fb92398ed0;  1 drivers
v000001fb92389280_0 .net "cin", 0 0, L_000001fb92398c50;  1 drivers
v000001fb923893c0_0 .var "cout", 0 0;
v000001fb9238bee0_0 .var "s", 0 0;
E_000001fb9230cc10 .event anyedge, v000001fb92389280_0, v000001fb923891e0_0, v000001fb9238a4a0_0;
S_000001fb9238c880 .scope module, "n4" "subtrator" 14 12, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238b580_0 .net "a", 0 0, L_000001fb92397d50;  1 drivers
v000001fb9238b620_0 .net "b", 0 0, L_000001fb92399010;  1 drivers
v000001fb9238b6c0_0 .net "cin", 0 0, L_000001fb92397670;  1 drivers
v000001fb9238bb20_0 .var "cout", 0 0;
v000001fb9238b3a0_0 .var "s", 0 0;
E_000001fb9230c410 .event anyedge, v000001fb9238b6c0_0, v000001fb9238b620_0, v000001fb9238b580_0;
S_000001fb9238ca10 .scope module, "n5" "subtrator" 14 13, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238bbc0_0 .net "a", 0 0, L_000001fb92397710;  1 drivers
v000001fb9238b440_0 .net "b", 0 0, L_000001fb92398070;  1 drivers
v000001fb9238b8a0_0 .net "cin", 0 0, L_000001fb92398cf0;  1 drivers
v000001fb9238ba80_0 .var "cout", 0 0;
v000001fb9238c3e0_0 .var "s", 0 0;
E_000001fb9230c710 .event anyedge, v000001fb9238b8a0_0, v000001fb9238b440_0, v000001fb9238bbc0_0;
S_000001fb9238cd30 .scope module, "n6" "subtrator" 14 14, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238b1c0_0 .net "a", 0 0, L_000001fb92398110;  1 drivers
v000001fb9238bf80_0 .net "b", 0 0, L_000001fb92398890;  1 drivers
v000001fb9238c200_0 .net "cin", 0 0, L_000001fb92398610;  1 drivers
v000001fb9238c520_0 .var "cout", 0 0;
v000001fb9238c020_0 .var "s", 0 0;
E_000001fb9230c750 .event anyedge, v000001fb9238c200_0, v000001fb9238bf80_0, v000001fb9238b1c0_0;
S_000001fb9238cec0 .scope module, "n7" "subtrator" 14 15, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238bc60_0 .net "a", 0 0, L_000001fb92397210;  1 drivers
v000001fb9238c0c0_0 .net "b", 0 0, L_000001fb92398930;  1 drivers
v000001fb9238c660_0 .net "cin", 0 0, L_000001fb92398750;  1 drivers
v000001fb9238c2a0_0 .var "cout", 0 0;
v000001fb9238c5c0_0 .var "s", 0 0;
E_000001fb9230cc90 .event anyedge, v000001fb9238c660_0, v000001fb9238c0c0_0, v000001fb9238bc60_0;
S_000001fb9238d050 .scope module, "n8" "subtrator" 14 16, 16 1 0, S_000001fb9238d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001fb9238c700_0 .net "a", 0 0, L_000001fb92397350;  1 drivers
v000001fb9238c160_0 .net "b", 0 0, L_000001fb92398e30;  1 drivers
v000001fb9238c340_0 .net "cin", 0 0, L_000001fb923973f0;  1 drivers
v000001fb9238b760_0 .var "cout", 0 0;
v000001fb9238b4e0_0 .var "s", 0 0;
E_000001fb9230cc50 .event anyedge, v000001fb9238c340_0, v000001fb9238c160_0, v000001fb9238c700_0;
S_000001fb9238d9b0 .scope module, "sub_2" "tristate" 3 34, 5 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v000001fb9238c480_0 .net "a", 7 0, L_000001fb92397850;  1 drivers
v000001fb9238b800_0 .var "b", 7 0;
v000001fb9238b300_0 .net "en", 0 0, L_000001fb92398f70;  1 drivers
E_000001fb9230ccd0 .event anyedge, v000001fb9238b300_0, v000001fb9238c480_0;
S_000001fb9238db40 .scope module, "xor_1" "XOR" 3 46, 17 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_000001fb923e2bd0 .functor XOR 8, L_000001fb92399290, L_000001fb923987f0, C4<00000000>, C4<00000000>;
v000001fb9238b940_0 .net "a", 7 0, L_000001fb92399290;  alias, 1 drivers
v000001fb9238b9e0_0 .net "b", 7 0, L_000001fb923987f0;  alias, 1 drivers
v000001fb9238bda0_0 .net "s", 7 0, L_000001fb923e2bd0;  1 drivers
S_000001fb9238dcd0 .scope module, "xor_2" "tristate" 3 47, 5 1 0, S_000001fb92240c90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
    .port_info 2 /INPUT 1 "en";
v000001fb9238be40_0 .net "a", 7 0, o000001fb9233f438;  alias, 0 drivers
v000001fb92399a10_0 .var "b", 7 0;
v000001fb9239a4b0_0 .net "en", 0 0, L_000001fb923ebc10;  1 drivers
E_000001fb9230c850 .event anyedge, v000001fb9239a4b0_0, v000001fb9238be40_0;
    .scope S_000001fb9223a000;
T_0 ;
    %wait E_000001fb923074d0;
    %load/vec4 v000001fb9232a2b0_0;
    %load/vec4 v000001fb9232a030_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %load/vec4 v000001fb9232ad50_0;
    %inv;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb9232a2b0_0;
    %load/vec4 v000001fb9232a030_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %load/vec4 v000001fb9232ad50_0;
    %inv;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fb9232a2b0_0;
    %load/vec4 v000001fb9232a030_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001fb9232acb0_0;
    %load/vec4 v000001fb92329a90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v000001fb9232ad50_0;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %load/vec4 v000001fb9232a210_0;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %load/vec4 v000001fb9232ad50_0;
    %inv;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %load/vec4 v000001fb9232ad50_0;
    %inv;
    %store/vec4 v000001fb9232a210_0, 0, 1;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v000001fb9232ad50_0;
    %inv;
    %store/vec4 v000001fb9232ad50_0, 0, 1;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fb92241d50;
T_1 ;
    %wait E_000001fb92307510;
    %load/vec4 v000001fb92378660_0;
    %load/vec4 v000001fb92314010_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %load/vec4 v000001fb923792e0_0;
    %inv;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fb92378660_0;
    %load/vec4 v000001fb92314010_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %load/vec4 v000001fb923792e0_0;
    %inv;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fb92378660_0;
    %load/vec4 v000001fb92314010_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001fb92312d50_0;
    %load/vec4 v000001fb923140b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000001fb923792e0_0;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %load/vec4 v000001fb92379380_0;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %load/vec4 v000001fb923792e0_0;
    %inv;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %load/vec4 v000001fb923792e0_0;
    %inv;
    %store/vec4 v000001fb92379380_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v000001fb923792e0_0;
    %inv;
    %store/vec4 v000001fb923792e0_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fb9223acf0;
T_2 ;
    %wait E_000001fb92308e50;
    %load/vec4 v000001fb92379060_0;
    %load/vec4 v000001fb92378200_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %load/vec4 v000001fb92378fc0_0;
    %inv;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fb92379060_0;
    %load/vec4 v000001fb92378200_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %load/vec4 v000001fb92378fc0_0;
    %inv;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fb92379060_0;
    %load/vec4 v000001fb92378200_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001fb92379240_0;
    %load/vec4 v000001fb92378700_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v000001fb92378fc0_0;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %load/vec4 v000001fb923785c0_0;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %load/vec4 v000001fb92378fc0_0;
    %inv;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %load/vec4 v000001fb92378fc0_0;
    %inv;
    %store/vec4 v000001fb923785c0_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v000001fb92378fc0_0;
    %inv;
    %store/vec4 v000001fb92378fc0_0, 0, 1;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb92379e50;
T_3 ;
    %wait E_000001fb92308ad0;
    %load/vec4 v000001fb923780c0_0;
    %load/vec4 v000001fb92378340_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %load/vec4 v000001fb92379100_0;
    %inv;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fb923780c0_0;
    %load/vec4 v000001fb92378340_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %load/vec4 v000001fb92379100_0;
    %inv;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001fb923780c0_0;
    %load/vec4 v000001fb92378340_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001fb923787a0_0;
    %load/vec4 v000001fb923788e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000001fb92379100_0;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %load/vec4 v000001fb923794c0_0;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %load/vec4 v000001fb92379100_0;
    %inv;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %load/vec4 v000001fb92379100_0;
    %inv;
    %store/vec4 v000001fb923794c0_0, 0, 1;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000001fb92379100_0;
    %inv;
    %store/vec4 v000001fb92379100_0, 0, 1;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fb9237a170;
T_4 ;
    %wait E_000001fb92308c10;
    %load/vec4 v000001fb92378de0_0;
    %load/vec4 v000001fb92378b60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %load/vec4 v000001fb92377da0_0;
    %inv;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fb92378de0_0;
    %load/vec4 v000001fb92378b60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %load/vec4 v000001fb92377da0_0;
    %inv;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001fb92378de0_0;
    %load/vec4 v000001fb92378b60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001fb92378c00_0;
    %load/vec4 v000001fb92378ca0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v000001fb92377da0_0;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %load/vec4 v000001fb92378d40_0;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %load/vec4 v000001fb92377da0_0;
    %inv;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %load/vec4 v000001fb92377da0_0;
    %inv;
    %store/vec4 v000001fb92378d40_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v000001fb92377da0_0;
    %inv;
    %store/vec4 v000001fb92377da0_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fb9237a490;
T_5 ;
    %wait E_000001fb923091d0;
    %load/vec4 v000001fb92323e80_0;
    %load/vec4 v000001fb92377f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %load/vec4 v000001fb923238e0_0;
    %inv;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fb92323e80_0;
    %load/vec4 v000001fb92377f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %load/vec4 v000001fb923238e0_0;
    %inv;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001fb92323e80_0;
    %load/vec4 v000001fb92377f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001fb92323700_0;
    %load/vec4 v000001fb923226c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000001fb923238e0_0;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %load/vec4 v000001fb92323480_0;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %load/vec4 v000001fb923238e0_0;
    %inv;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %load/vec4 v000001fb923238e0_0;
    %inv;
    %store/vec4 v000001fb92323480_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000001fb923238e0_0;
    %inv;
    %store/vec4 v000001fb923238e0_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fb9237b180;
T_6 ;
    %wait E_000001fb92309250;
    %load/vec4 v000001fb92322da0_0;
    %load/vec4 v000001fb92323660_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %load/vec4 v000001fb923228a0_0;
    %inv;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fb92322da0_0;
    %load/vec4 v000001fb92323660_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %load/vec4 v000001fb923228a0_0;
    %inv;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001fb92322da0_0;
    %load/vec4 v000001fb92323660_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001fb92322bc0_0;
    %load/vec4 v000001fb923241a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fb923228a0_0;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %load/vec4 v000001fb92322a80_0;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %load/vec4 v000001fb923228a0_0;
    %inv;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %load/vec4 v000001fb923228a0_0;
    %inv;
    %store/vec4 v000001fb92322a80_0, 0, 1;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fb923228a0_0;
    %inv;
    %store/vec4 v000001fb923228a0_0, 0, 1;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fb9237bc70;
T_7 ;
    %wait E_000001fb92309790;
    %load/vec4 v000001fb923242e0_0;
    %load/vec4 v000001fb92324240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %load/vec4 v000001fb92322940_0;
    %inv;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fb923242e0_0;
    %load/vec4 v000001fb92324240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %load/vec4 v000001fb92322940_0;
    %inv;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001fb923242e0_0;
    %load/vec4 v000001fb92324240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001fb923233e0_0;
    %load/vec4 v000001fb92323fc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000001fb92322940_0;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %load/vec4 v000001fb92324060_0;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %load/vec4 v000001fb92322940_0;
    %inv;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %load/vec4 v000001fb92322940_0;
    %inv;
    %store/vec4 v000001fb92324060_0, 0, 1;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000001fb92322940_0;
    %inv;
    %store/vec4 v000001fb92322940_0, 0, 1;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fb9237b4a0;
T_8 ;
    %wait E_000001fb923099d0;
    %load/vec4 v000001fb92322760_0;
    %load/vec4 v000001fb92323d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %load/vec4 v000001fb92323ac0_0;
    %inv;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fb92322760_0;
    %load/vec4 v000001fb92323d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %load/vec4 v000001fb92323ac0_0;
    %inv;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001fb92322760_0;
    %load/vec4 v000001fb92323d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001fb92322580_0;
    %load/vec4 v000001fb92323980_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v000001fb92323ac0_0;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %load/vec4 v000001fb92323a20_0;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %load/vec4 v000001fb92323ac0_0;
    %inv;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %load/vec4 v000001fb92323ac0_0;
    %inv;
    %store/vec4 v000001fb92323a20_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v000001fb92323ac0_0;
    %inv;
    %store/vec4 v000001fb92323ac0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fb9237b950;
T_9 ;
    %wait E_000001fb9230a150;
    %load/vec4 v000001fb9237cd40_0;
    %load/vec4 v000001fb9237dce0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %load/vec4 v000001fb9237ca20_0;
    %inv;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fb9237cd40_0;
    %load/vec4 v000001fb9237dce0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %load/vec4 v000001fb9237ca20_0;
    %inv;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001fb9237cd40_0;
    %load/vec4 v000001fb9237dce0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001fb9237cca0_0;
    %load/vec4 v000001fb9237e1e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v000001fb9237ca20_0;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %load/vec4 v000001fb9237eb40_0;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %load/vec4 v000001fb9237ca20_0;
    %inv;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %load/vec4 v000001fb9237ca20_0;
    %inv;
    %store/vec4 v000001fb9237eb40_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v000001fb9237ca20_0;
    %inv;
    %store/vec4 v000001fb9237ca20_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fb9237c5d0;
T_10 ;
    %wait E_000001fb92309c10;
    %load/vec4 v000001fb9237d920_0;
    %load/vec4 v000001fb9237e280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %load/vec4 v000001fb9237d380_0;
    %inv;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fb9237d920_0;
    %load/vec4 v000001fb9237e280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %load/vec4 v000001fb9237d380_0;
    %inv;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fb9237d920_0;
    %load/vec4 v000001fb9237e280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001fb9237cac0_0;
    %load/vec4 v000001fb9237cc00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v000001fb9237d380_0;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %load/vec4 v000001fb9237d600_0;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %load/vec4 v000001fb9237d380_0;
    %inv;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %load/vec4 v000001fb9237d380_0;
    %inv;
    %store/vec4 v000001fb9237d600_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v000001fb9237d380_0;
    %inv;
    %store/vec4 v000001fb9237d380_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fb9237a820;
T_11 ;
    %wait E_000001fb9230ab90;
    %load/vec4 v000001fb9237d6a0_0;
    %load/vec4 v000001fb9237dec0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %load/vec4 v000001fb9237c8e0_0;
    %inv;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001fb9237d6a0_0;
    %load/vec4 v000001fb9237dec0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %load/vec4 v000001fb9237c8e0_0;
    %inv;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001fb9237d6a0_0;
    %load/vec4 v000001fb9237dec0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001fb9237e460_0;
    %load/vec4 v000001fb9237ee60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v000001fb9237c8e0_0;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %load/vec4 v000001fb9237cde0_0;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %load/vec4 v000001fb9237c8e0_0;
    %inv;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %load/vec4 v000001fb9237c8e0_0;
    %inv;
    %store/vec4 v000001fb9237cde0_0, 0, 1;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v000001fb9237c8e0_0;
    %inv;
    %store/vec4 v000001fb9237c8e0_0, 0, 1;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fb92381fb0;
T_12 ;
    %wait E_000001fb9230b050;
    %load/vec4 v000001fb9237d9c0_0;
    %load/vec4 v000001fb9237c840_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %load/vec4 v000001fb9237dba0_0;
    %inv;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fb9237d9c0_0;
    %load/vec4 v000001fb9237c840_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %load/vec4 v000001fb9237dba0_0;
    %inv;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001fb9237d9c0_0;
    %load/vec4 v000001fb9237c840_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000001fb9237d560_0;
    %load/vec4 v000001fb9237d880_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v000001fb9237dba0_0;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %load/vec4 v000001fb9237cfc0_0;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %load/vec4 v000001fb9237dba0_0;
    %inv;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %load/vec4 v000001fb9237dba0_0;
    %inv;
    %store/vec4 v000001fb9237cfc0_0, 0, 1;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v000001fb9237dba0_0;
    %inv;
    %store/vec4 v000001fb9237dba0_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fb92381970;
T_13 ;
    %wait E_000001fb9230a690;
    %load/vec4 v000001fb9237e820_0;
    %load/vec4 v000001fb9237e140_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %load/vec4 v000001fb9237e960_0;
    %inv;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001fb9237e820_0;
    %load/vec4 v000001fb9237e140_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %load/vec4 v000001fb9237e960_0;
    %inv;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001fb9237e820_0;
    %load/vec4 v000001fb9237e140_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001fb9237e3c0_0;
    %load/vec4 v000001fb9237e6e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v000001fb9237e960_0;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %load/vec4 v000001fb9237e780_0;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %load/vec4 v000001fb9237e960_0;
    %inv;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %load/vec4 v000001fb9237e960_0;
    %inv;
    %store/vec4 v000001fb9237e780_0, 0, 1;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v000001fb9237e960_0;
    %inv;
    %store/vec4 v000001fb9237e960_0, 0, 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001fb923814c0;
T_14 ;
    %wait E_000001fb9230b1d0;
    %load/vec4 v000001fb9237f5e0_0;
    %load/vec4 v000001fb92380620_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %load/vec4 v000001fb92380440_0;
    %inv;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001fb9237f5e0_0;
    %load/vec4 v000001fb92380620_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %load/vec4 v000001fb92380440_0;
    %inv;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001fb9237f5e0_0;
    %load/vec4 v000001fb92380620_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v000001fb9237f7c0_0;
    %load/vec4 v000001fb923803a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v000001fb92380440_0;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %load/vec4 v000001fb9237f860_0;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %load/vec4 v000001fb92380440_0;
    %inv;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %load/vec4 v000001fb92380440_0;
    %inv;
    %store/vec4 v000001fb9237f860_0, 0, 1;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v000001fb92380440_0;
    %inv;
    %store/vec4 v000001fb92380440_0, 0, 1;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001fb923822d0;
T_15 ;
    %wait E_000001fb9230a510;
    %load/vec4 v000001fb9237f0e0_0;
    %load/vec4 v000001fb92380260_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %load/vec4 v000001fb92380300_0;
    %inv;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fb9237f0e0_0;
    %load/vec4 v000001fb92380260_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %load/vec4 v000001fb92380300_0;
    %inv;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001fb9237f0e0_0;
    %load/vec4 v000001fb92380260_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001fb9237f680_0;
    %load/vec4 v000001fb9237f040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v000001fb92380300_0;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %load/vec4 v000001fb9237fa40_0;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.11;
T_15.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %load/vec4 v000001fb92380300_0;
    %inv;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %load/vec4 v000001fb92380300_0;
    %inv;
    %store/vec4 v000001fb9237fa40_0, 0, 1;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v000001fb92380300_0;
    %inv;
    %store/vec4 v000001fb92380300_0, 0, 1;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fb9224d900;
T_16 ;
    %wait E_000001fb92307750;
    %load/vec4 v000001fb9232a530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001fb9232a990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.6 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fb9232a670_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001fb92387fd0;
T_17 ;
    %wait E_000001fb9230cf10;
    %load/vec4 v000001fb9238a040_0;
    %load/vec4 v000001fb9238a180_0;
    %xor;
    %store/vec4 v000001fb923895a0_0, 0, 1;
    %load/vec4 v000001fb9238a040_0;
    %load/vec4 v000001fb9238a180_0;
    %and;
    %store/vec4 v000001fb92389e60_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001fb92388480;
T_18 ;
    %wait E_000001fb9230c650;
    %load/vec4 v000001fb92389f00_0;
    %load/vec4 v000001fb92388d80_0;
    %xor;
    %load/vec4 v000001fb9238a900_0;
    %xor;
    %store/vec4 v000001fb92389640_0, 0, 1;
    %load/vec4 v000001fb92388d80_0;
    %load/vec4 v000001fb9238a900_0;
    %and;
    %load/vec4 v000001fb92389f00_0;
    %load/vec4 v000001fb9238a900_0;
    %and;
    %or;
    %load/vec4 v000001fb92389f00_0;
    %load/vec4 v000001fb92388d80_0;
    %and;
    %or;
    %store/vec4 v000001fb92388ba0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001fb923869f0;
T_19 ;
    %wait E_000001fb9230c990;
    %load/vec4 v000001fb92389fa0_0;
    %load/vec4 v000001fb92389960_0;
    %xor;
    %load/vec4 v000001fb9238ab80_0;
    %xor;
    %store/vec4 v000001fb92389460_0, 0, 1;
    %load/vec4 v000001fb92389960_0;
    %load/vec4 v000001fb9238ab80_0;
    %and;
    %load/vec4 v000001fb92389fa0_0;
    %load/vec4 v000001fb9238ab80_0;
    %and;
    %or;
    %load/vec4 v000001fb92389fa0_0;
    %load/vec4 v000001fb92389960_0;
    %and;
    %or;
    %store/vec4 v000001fb92389c80_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001fb92386b80;
T_20 ;
    %wait E_000001fb9230c690;
    %load/vec4 v000001fb923896e0_0;
    %load/vec4 v000001fb92389a00_0;
    %xor;
    %load/vec4 v000001fb92389820_0;
    %xor;
    %store/vec4 v000001fb9238aea0_0, 0, 1;
    %load/vec4 v000001fb92389a00_0;
    %load/vec4 v000001fb92389820_0;
    %and;
    %load/vec4 v000001fb923896e0_0;
    %load/vec4 v000001fb92389820_0;
    %and;
    %or;
    %load/vec4 v000001fb923896e0_0;
    %load/vec4 v000001fb92389a00_0;
    %and;
    %or;
    %store/vec4 v000001fb9238a680_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001fb9238d1e0;
T_21 ;
    %wait E_000001fb9230ca10;
    %load/vec4 v000001fb92389aa0_0;
    %load/vec4 v000001fb9238acc0_0;
    %xor;
    %load/vec4 v000001fb9238a540_0;
    %xor;
    %store/vec4 v000001fb9238a9a0_0, 0, 1;
    %load/vec4 v000001fb9238acc0_0;
    %load/vec4 v000001fb9238a540_0;
    %and;
    %load/vec4 v000001fb92389aa0_0;
    %load/vec4 v000001fb9238a540_0;
    %and;
    %or;
    %load/vec4 v000001fb92389aa0_0;
    %load/vec4 v000001fb9238acc0_0;
    %and;
    %or;
    %store/vec4 v000001fb9238a400_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001fb9238e4a0;
T_22 ;
    %wait E_000001fb9230c6d0;
    %load/vec4 v000001fb9238ae00_0;
    %load/vec4 v000001fb92389000_0;
    %xor;
    %load/vec4 v000001fb92388e20_0;
    %xor;
    %store/vec4 v000001fb9238a7c0_0, 0, 1;
    %load/vec4 v000001fb92389000_0;
    %load/vec4 v000001fb92388e20_0;
    %and;
    %load/vec4 v000001fb9238ae00_0;
    %load/vec4 v000001fb92388e20_0;
    %and;
    %or;
    %load/vec4 v000001fb9238ae00_0;
    %load/vec4 v000001fb92389000_0;
    %and;
    %or;
    %store/vec4 v000001fb92389780_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001fb9238d370;
T_23 ;
    %wait E_000001fb9230ca90;
    %load/vec4 v000001fb923898c0_0;
    %load/vec4 v000001fb92389b40_0;
    %xor;
    %load/vec4 v000001fb92389be0_0;
    %xor;
    %store/vec4 v000001fb9238a720_0, 0, 1;
    %load/vec4 v000001fb92389b40_0;
    %load/vec4 v000001fb92389be0_0;
    %and;
    %load/vec4 v000001fb923898c0_0;
    %load/vec4 v000001fb92389be0_0;
    %and;
    %or;
    %load/vec4 v000001fb923898c0_0;
    %load/vec4 v000001fb92389b40_0;
    %and;
    %or;
    %store/vec4 v000001fb9238af40_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001fb9238e310;
T_24 ;
    %wait E_000001fb9230cd50;
    %load/vec4 v000001fb92389320_0;
    %load/vec4 v000001fb92388c40_0;
    %xor;
    %load/vec4 v000001fb923890a0_0;
    %xor;
    %store/vec4 v000001fb9238a220_0, 0, 1;
    %load/vec4 v000001fb92388c40_0;
    %load/vec4 v000001fb923890a0_0;
    %and;
    %load/vec4 v000001fb92389320_0;
    %load/vec4 v000001fb923890a0_0;
    %and;
    %or;
    %load/vec4 v000001fb92389320_0;
    %load/vec4 v000001fb92388c40_0;
    %and;
    %or;
    %store/vec4 v000001fb92389d20_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001fb9238e630;
T_25 ;
    %wait E_000001fb9230c590;
    %load/vec4 v000001fb92388ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001fb9238ac20_0;
    %store/vec4 v000001fb9238ad60_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001fb9238ad60_0, 0, 8;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001fb9238d690;
T_26 ;
    %wait E_000001fb9230cdd0;
    %load/vec4 v000001fb9238a2c0_0;
    %load/vec4 v000001fb9238afe0_0;
    %xor;
    %store/vec4 v000001fb92389140_0, 0, 1;
    %load/vec4 v000001fb9238a2c0_0;
    %inv;
    %load/vec4 v000001fb9238afe0_0;
    %and;
    %store/vec4 v000001fb9238aae0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001fb9238d820;
T_27 ;
    %wait E_000001fb9230cb90;
    %load/vec4 v000001fb9238a360_0;
    %load/vec4 v000001fb92388880_0;
    %xor;
    %load/vec4 v000001fb92388920_0;
    %xor;
    %store/vec4 v000001fb92388b00_0, 0, 1;
    %load/vec4 v000001fb9238a360_0;
    %inv;
    %load/vec4 v000001fb92388880_0;
    %and;
    %load/vec4 v000001fb9238a360_0;
    %inv;
    %load/vec4 v000001fb92388920_0;
    %and;
    %or;
    %load/vec4 v000001fb92388880_0;
    %load/vec4 v000001fb92388920_0;
    %and;
    %or;
    %store/vec4 v000001fb923889c0_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001fb9238cba0;
T_28 ;
    %wait E_000001fb9230cc10;
    %load/vec4 v000001fb9238a4a0_0;
    %load/vec4 v000001fb923891e0_0;
    %xor;
    %load/vec4 v000001fb92389280_0;
    %xor;
    %store/vec4 v000001fb9238bee0_0, 0, 1;
    %load/vec4 v000001fb9238a4a0_0;
    %inv;
    %load/vec4 v000001fb923891e0_0;
    %and;
    %load/vec4 v000001fb9238a4a0_0;
    %inv;
    %load/vec4 v000001fb92389280_0;
    %and;
    %or;
    %load/vec4 v000001fb923891e0_0;
    %load/vec4 v000001fb92389280_0;
    %and;
    %or;
    %store/vec4 v000001fb923893c0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001fb9238c880;
T_29 ;
    %wait E_000001fb9230c410;
    %load/vec4 v000001fb9238b580_0;
    %load/vec4 v000001fb9238b620_0;
    %xor;
    %load/vec4 v000001fb9238b6c0_0;
    %xor;
    %store/vec4 v000001fb9238b3a0_0, 0, 1;
    %load/vec4 v000001fb9238b580_0;
    %inv;
    %load/vec4 v000001fb9238b620_0;
    %and;
    %load/vec4 v000001fb9238b580_0;
    %inv;
    %load/vec4 v000001fb9238b6c0_0;
    %and;
    %or;
    %load/vec4 v000001fb9238b620_0;
    %load/vec4 v000001fb9238b6c0_0;
    %and;
    %or;
    %store/vec4 v000001fb9238bb20_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001fb9238ca10;
T_30 ;
    %wait E_000001fb9230c710;
    %load/vec4 v000001fb9238bbc0_0;
    %load/vec4 v000001fb9238b440_0;
    %xor;
    %load/vec4 v000001fb9238b8a0_0;
    %xor;
    %store/vec4 v000001fb9238c3e0_0, 0, 1;
    %load/vec4 v000001fb9238bbc0_0;
    %inv;
    %load/vec4 v000001fb9238b440_0;
    %and;
    %load/vec4 v000001fb9238bbc0_0;
    %inv;
    %load/vec4 v000001fb9238b8a0_0;
    %and;
    %or;
    %load/vec4 v000001fb9238b440_0;
    %load/vec4 v000001fb9238b8a0_0;
    %and;
    %or;
    %store/vec4 v000001fb9238ba80_0, 0, 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001fb9238cd30;
T_31 ;
    %wait E_000001fb9230c750;
    %load/vec4 v000001fb9238b1c0_0;
    %load/vec4 v000001fb9238bf80_0;
    %xor;
    %load/vec4 v000001fb9238c200_0;
    %xor;
    %store/vec4 v000001fb9238c020_0, 0, 1;
    %load/vec4 v000001fb9238b1c0_0;
    %inv;
    %load/vec4 v000001fb9238bf80_0;
    %and;
    %load/vec4 v000001fb9238b1c0_0;
    %inv;
    %load/vec4 v000001fb9238c200_0;
    %and;
    %or;
    %load/vec4 v000001fb9238bf80_0;
    %load/vec4 v000001fb9238c200_0;
    %and;
    %or;
    %store/vec4 v000001fb9238c520_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001fb9238cec0;
T_32 ;
    %wait E_000001fb9230cc90;
    %load/vec4 v000001fb9238bc60_0;
    %load/vec4 v000001fb9238c0c0_0;
    %xor;
    %load/vec4 v000001fb9238c660_0;
    %xor;
    %store/vec4 v000001fb9238c5c0_0, 0, 1;
    %load/vec4 v000001fb9238bc60_0;
    %inv;
    %load/vec4 v000001fb9238c0c0_0;
    %and;
    %load/vec4 v000001fb9238bc60_0;
    %inv;
    %load/vec4 v000001fb9238c660_0;
    %and;
    %or;
    %load/vec4 v000001fb9238c0c0_0;
    %load/vec4 v000001fb9238c660_0;
    %and;
    %or;
    %store/vec4 v000001fb9238c2a0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001fb9238d050;
T_33 ;
    %wait E_000001fb9230cc50;
    %load/vec4 v000001fb9238c700_0;
    %load/vec4 v000001fb9238c160_0;
    %xor;
    %load/vec4 v000001fb9238c340_0;
    %xor;
    %store/vec4 v000001fb9238b4e0_0, 0, 1;
    %load/vec4 v000001fb9238c700_0;
    %inv;
    %load/vec4 v000001fb9238c160_0;
    %and;
    %load/vec4 v000001fb9238c700_0;
    %inv;
    %load/vec4 v000001fb9238c340_0;
    %and;
    %or;
    %load/vec4 v000001fb9238c160_0;
    %load/vec4 v000001fb9238c340_0;
    %and;
    %or;
    %store/vec4 v000001fb9238b760_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001fb9238d9b0;
T_34 ;
    %wait E_000001fb9230ccd0;
    %load/vec4 v000001fb9238b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001fb9238c480_0;
    %store/vec4 v000001fb9238b800_0, 0, 8;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001fb9238b800_0, 0, 8;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001fb9224d770;
T_35 ;
    %wait E_000001fb923077d0;
    %load/vec4 v000001fb92329c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001fb92329810_0;
    %store/vec4 v000001fb9232a3f0_0, 0, 8;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001fb9232a3f0_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001fb92245790;
T_36 ;
    %wait E_000001fb92307810;
    %load/vec4 v000001fb9232aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000001fb9232aa30_0;
    %store/vec4 v000001fb923299f0_0, 0, 8;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001fb923299f0_0, 0, 8;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001fb9238dcd0;
T_37 ;
    %wait E_000001fb9230c850;
    %load/vec4 v000001fb9239a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001fb9238be40_0;
    %store/vec4 v000001fb92399a10_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001fb92399a10_0, 0, 8;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001fb923825f0;
T_38 ;
    %wait E_000001fb9230b7d0;
    %load/vec4 v000001fb923851a0_0;
    %load/vec4 v000001fb9237fd60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %load/vec4 v000001fb923852e0_0;
    %inv;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001fb923851a0_0;
    %load/vec4 v000001fb9237fd60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %load/vec4 v000001fb923852e0_0;
    %inv;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000001fb923851a0_0;
    %load/vec4 v000001fb9237fd60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v000001fb92386500_0;
    %load/vec4 v000001fb92386140_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %jmp T_38.11;
T_38.6 ;
    %load/vec4 v000001fb923852e0_0;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %load/vec4 v000001fb92385740_0;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.11;
T_38.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %load/vec4 v000001fb923852e0_0;
    %inv;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.11;
T_38.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %load/vec4 v000001fb923852e0_0;
    %inv;
    %store/vec4 v000001fb92385740_0, 0, 1;
    %jmp T_38.11;
T_38.9 ;
    %load/vec4 v000001fb923852e0_0;
    %inv;
    %store/vec4 v000001fb923852e0_0, 0, 1;
    %jmp T_38.11;
T_38.11 ;
    %pop/vec4 1;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001fb92380840;
T_39 ;
    %wait E_000001fb9230be10;
    %load/vec4 v000001fb92386460_0;
    %load/vec4 v000001fb92385420_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %load/vec4 v000001fb923856a0_0;
    %inv;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001fb92386460_0;
    %load/vec4 v000001fb92385420_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %load/vec4 v000001fb923856a0_0;
    %inv;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001fb92386460_0;
    %load/vec4 v000001fb92385420_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v000001fb92386640_0;
    %load/vec4 v000001fb923854c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %jmp T_39.11;
T_39.6 ;
    %load/vec4 v000001fb923856a0_0;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %load/vec4 v000001fb92385a60_0;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.11;
T_39.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %load/vec4 v000001fb923856a0_0;
    %inv;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.11;
T_39.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %load/vec4 v000001fb923856a0_0;
    %inv;
    %store/vec4 v000001fb92385a60_0, 0, 1;
    %jmp T_39.11;
T_39.9 ;
    %load/vec4 v000001fb923856a0_0;
    %inv;
    %store/vec4 v000001fb923856a0_0, 0, 1;
    %jmp T_39.11;
T_39.11 ;
    %pop/vec4 1;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001fb923811a0;
T_40 ;
    %wait E_000001fb9230c150;
    %load/vec4 v000001fb92386000_0;
    %load/vec4 v000001fb92385240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %load/vec4 v000001fb923859c0_0;
    %inv;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001fb92386000_0;
    %load/vec4 v000001fb92385240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %load/vec4 v000001fb923859c0_0;
    %inv;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v000001fb92386000_0;
    %load/vec4 v000001fb92385240_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v000001fb92385560_0;
    %load/vec4 v000001fb92385880_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %jmp T_40.11;
T_40.6 ;
    %load/vec4 v000001fb923859c0_0;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %load/vec4 v000001fb92385920_0;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.11;
T_40.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %load/vec4 v000001fb923859c0_0;
    %inv;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.11;
T_40.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %load/vec4 v000001fb923859c0_0;
    %inv;
    %store/vec4 v000001fb92385920_0, 0, 1;
    %jmp T_40.11;
T_40.9 ;
    %load/vec4 v000001fb923859c0_0;
    %inv;
    %store/vec4 v000001fb923859c0_0, 0, 1;
    %jmp T_40.11;
T_40.11 ;
    %pop/vec4 1;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001fb92386ea0;
T_41 ;
    %wait E_000001fb9230b4d0;
    %load/vec4 v000001fb923836c0_0;
    %load/vec4 v000001fb92383c60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %load/vec4 v000001fb923847a0_0;
    %inv;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001fb923836c0_0;
    %load/vec4 v000001fb92383c60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %load/vec4 v000001fb923847a0_0;
    %inv;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v000001fb923836c0_0;
    %load/vec4 v000001fb92383c60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v000001fb923848e0_0;
    %load/vec4 v000001fb92384f20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %jmp T_41.11;
T_41.6 ;
    %load/vec4 v000001fb923847a0_0;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %load/vec4 v000001fb92382e00_0;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.11;
T_41.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %load/vec4 v000001fb923847a0_0;
    %inv;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.11;
T_41.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %load/vec4 v000001fb923847a0_0;
    %inv;
    %store/vec4 v000001fb92382e00_0, 0, 1;
    %jmp T_41.11;
T_41.9 ;
    %load/vec4 v000001fb923847a0_0;
    %inv;
    %store/vec4 v000001fb923847a0_0, 0, 1;
    %jmp T_41.11;
T_41.11 ;
    %pop/vec4 1;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001fb92388160;
T_42 ;
    %wait E_000001fb9230cad0;
    %load/vec4 v000001fb92383620_0;
    %load/vec4 v000001fb92383f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %load/vec4 v000001fb92383800_0;
    %inv;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001fb92383620_0;
    %load/vec4 v000001fb92383f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %load/vec4 v000001fb92383800_0;
    %inv;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v000001fb92383620_0;
    %load/vec4 v000001fb92383f80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v000001fb92384520_0;
    %load/vec4 v000001fb92383940_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %jmp T_42.11;
T_42.6 ;
    %load/vec4 v000001fb92383800_0;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %load/vec4 v000001fb92384fc0_0;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.11;
T_42.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %load/vec4 v000001fb92383800_0;
    %inv;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.11;
T_42.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %load/vec4 v000001fb92383800_0;
    %inv;
    %store/vec4 v000001fb92384fc0_0, 0, 1;
    %jmp T_42.11;
T_42.9 ;
    %load/vec4 v000001fb92383800_0;
    %inv;
    %store/vec4 v000001fb92383800_0, 0, 1;
    %jmp T_42.11;
T_42.11 ;
    %pop/vec4 1;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001fb92387cb0;
T_43 ;
    %wait E_000001fb9230d350;
    %load/vec4 v000001fb923829a0_0;
    %load/vec4 v000001fb923834e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %load/vec4 v000001fb92383080_0;
    %inv;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001fb923829a0_0;
    %load/vec4 v000001fb923834e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %load/vec4 v000001fb92383080_0;
    %inv;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v000001fb923829a0_0;
    %load/vec4 v000001fb923834e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v000001fb923838a0_0;
    %load/vec4 v000001fb92384840_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %jmp T_43.11;
T_43.6 ;
    %load/vec4 v000001fb92383080_0;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %load/vec4 v000001fb92384660_0;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.11;
T_43.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %load/vec4 v000001fb92383080_0;
    %inv;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.11;
T_43.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %load/vec4 v000001fb92383080_0;
    %inv;
    %store/vec4 v000001fb92384660_0, 0, 1;
    %jmp T_43.11;
T_43.9 ;
    %load/vec4 v000001fb92383080_0;
    %inv;
    %store/vec4 v000001fb92383080_0, 0, 1;
    %jmp T_43.11;
T_43.11 ;
    %pop/vec4 1;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001fb92387350;
T_44 ;
    %wait E_000001fb9230c610;
    %load/vec4 v000001fb92384b60_0;
    %load/vec4 v000001fb92383b20_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %load/vec4 v000001fb923842a0_0;
    %inv;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001fb92384b60_0;
    %load/vec4 v000001fb92383b20_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %load/vec4 v000001fb923842a0_0;
    %inv;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000001fb92384b60_0;
    %load/vec4 v000001fb92383b20_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v000001fb92383bc0_0;
    %load/vec4 v000001fb92384ac0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %jmp T_44.11;
T_44.6 ;
    %load/vec4 v000001fb923842a0_0;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %load/vec4 v000001fb92382900_0;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.11;
T_44.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %load/vec4 v000001fb923842a0_0;
    %inv;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.11;
T_44.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %load/vec4 v000001fb923842a0_0;
    %inv;
    %store/vec4 v000001fb92382900_0, 0, 1;
    %jmp T_44.11;
T_44.9 ;
    %load/vec4 v000001fb923842a0_0;
    %inv;
    %store/vec4 v000001fb923842a0_0, 0, 1;
    %jmp T_44.11;
T_44.11 ;
    %pop/vec4 1;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001fb92387990;
T_45 ;
    %wait E_000001fb9230c550;
    %load/vec4 v000001fb92384d40_0;
    %load/vec4 v000001fb92383ee0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %load/vec4 v000001fb92383300_0;
    %inv;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001fb92384d40_0;
    %load/vec4 v000001fb92383ee0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %load/vec4 v000001fb92383300_0;
    %inv;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v000001fb92384d40_0;
    %load/vec4 v000001fb92383ee0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v000001fb92382ae0_0;
    %load/vec4 v000001fb92384160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %jmp T_45.11;
T_45.6 ;
    %load/vec4 v000001fb92383300_0;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %load/vec4 v000001fb92383260_0;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.11;
T_45.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %load/vec4 v000001fb92383300_0;
    %inv;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.11;
T_45.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %load/vec4 v000001fb92383300_0;
    %inv;
    %store/vec4 v000001fb92383260_0, 0, 1;
    %jmp T_45.11;
T_45.9 ;
    %load/vec4 v000001fb92383300_0;
    %inv;
    %store/vec4 v000001fb92383300_0, 0, 1;
    %jmp T_45.11;
T_45.11 ;
    %pop/vec4 1;
T_45.5 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000001fb92240c90;
T_46 ;
    %wait E_000001fb92307e10;
    %load/vec4 v000001fb9239a0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb92399ab0_0, 0, 1;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v000001fb92399fb0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001fb92399ab0_0, 0, 1;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v000001fb9239a050_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001fb92399ab0_0, 0, 1;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001fb922eedc0;
T_47 ;
    %vpi_call 2 13 "$dumpfile", "ULA_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fb922eedc0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb9239a2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb92399970_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fb9239a410_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001fb9239a2d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001fb92399970_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb9239a2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb92399970_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fb9239a410_0, 0, 3;
    %delay 100, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001fb9239a2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001fb92399970_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 31 "$display", "Teste completo" {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_000001fb922eedc0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb923991f0_0, 0, 1;
T_48.0 ;
    %delay 10, 0;
    %load/vec4 v000001fb923991f0_0;
    %inv;
    %store/vec4 v000001fb923991f0_0, 0, 1;
    %jmp T_48.0;
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "ULA_tb.v";
    "./ULA.v";
    "./AND.v";
    "./tristate.v";
    "./decodificador.v";
    "./OR.v";
    "./reg_8_bit.v";
    "./FF_d.v";
    "./FF_JK.v";
    "./somador_completo.v";
    "./meio_somador.v";
    "./somador.v";
    "./subtrator_completo.v";
    "./meio_subtrator.v";
    "./subtrator.v";
    "./XOR.v";
