0.6
2018.3
Dec  7 2018
00:33:28
D:/pj4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/pj4/project_1/project_1.srcs/sources_1/imports/pj4/testbench_2.sv,1652157987,systemVerilog,,,,tb_microphone,,,,,,,,
D:/pj4/project_1/project_1.srcs/sources_1/new/music.sv,1652157942,systemVerilog,,D:/pj4/project_1/project_1.srcs/sources_1/imports/pj4/testbench_2.sv,,microphone,,,,,,,,
