Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 7c3f129f61b64714adfa66a82d6293ac --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_test_behav xil_defaultlib.instruction_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'flush' might have multiple concurrent drivers [/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv:176]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.alucontrolunit
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.branchcomp
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Mux2(WIDTH=32)
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.instruction_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_test_behav
