    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DC
DC__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
DC__0__MASK EQU 0x20
DC__0__PC EQU CYREG_PRT0_PC5
DC__0__PORT EQU 0
DC__0__SHIFT EQU 5
DC__AG EQU CYREG_PRT0_AG
DC__AMUX EQU CYREG_PRT0_AMUX
DC__BIE EQU CYREG_PRT0_BIE
DC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DC__BYP EQU CYREG_PRT0_BYP
DC__CTL EQU CYREG_PRT0_CTL
DC__DM0 EQU CYREG_PRT0_DM0
DC__DM1 EQU CYREG_PRT0_DM1
DC__DM2 EQU CYREG_PRT0_DM2
DC__DR EQU CYREG_PRT0_DR
DC__INP_DIS EQU CYREG_PRT0_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT0_LCD_EN
DC__MASK EQU 0x20
DC__PORT EQU 0
DC__PRT EQU CYREG_PRT0_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DC__PS EQU CYREG_PRT0_PS
DC__SHIFT EQU 5
DC__SLW EQU CYREG_PRT0_SLW

; SS
SS__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
SS__0__MASK EQU 0x10
SS__0__PC EQU CYREG_PRT0_PC4
SS__0__PORT EQU 0
SS__0__SHIFT EQU 4
SS__AG EQU CYREG_PRT0_AG
SS__AMUX EQU CYREG_PRT0_AMUX
SS__BIE EQU CYREG_PRT0_BIE
SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS__BYP EQU CYREG_PRT0_BYP
SS__CTL EQU CYREG_PRT0_CTL
SS__DM0 EQU CYREG_PRT0_DM0
SS__DM1 EQU CYREG_PRT0_DM1
SS__DM2 EQU CYREG_PRT0_DM2
SS__DR EQU CYREG_PRT0_DR
SS__INP_DIS EQU CYREG_PRT0_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT0_LCD_EN
SS__MASK EQU 0x10
SS__PORT EQU 0
SS__PRT EQU CYREG_PRT0_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS__PS EQU CYREG_PRT0_PS
SS__SHIFT EQU 4
SS__SLW EQU CYREG_PRT0_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT0_PC7
LED__0__PORT EQU 0
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT0_AG
LED__AMUX EQU CYREG_PRT0_AMUX
LED__BIE EQU CYREG_PRT0_BIE
LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED__BYP EQU CYREG_PRT0_BYP
LED__CTL EQU CYREG_PRT0_CTL
LED__DM0 EQU CYREG_PRT0_DM0
LED__DM1 EQU CYREG_PRT0_DM1
LED__DM2 EQU CYREG_PRT0_DM2
LED__DR EQU CYREG_PRT0_DR
LED__INP_DIS EQU CYREG_PRT0_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT0_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 0
LED__PRT EQU CYREG_PRT0_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT0_SLW

; RST
RST__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RST__0__MASK EQU 0x40
RST__0__PC EQU CYREG_PRT0_PC6
RST__0__PORT EQU 0
RST__0__SHIFT EQU 6
RST__AG EQU CYREG_PRT0_AG
RST__AMUX EQU CYREG_PRT0_AMUX
RST__BIE EQU CYREG_PRT0_BIE
RST__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RST__BYP EQU CYREG_PRT0_BYP
RST__CTL EQU CYREG_PRT0_CTL
RST__DM0 EQU CYREG_PRT0_DM0
RST__DM1 EQU CYREG_PRT0_DM1
RST__DM2 EQU CYREG_PRT0_DM2
RST__DR EQU CYREG_PRT0_DR
RST__INP_DIS EQU CYREG_PRT0_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RST__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT0_LCD_EN
RST__MASK EQU 0x40
RST__PORT EQU 0
RST__PRT EQU CYREG_PRT0_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RST__PS EQU CYREG_PRT0_PS
RST__SHIFT EQU 6
RST__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT0_PC2
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x04
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 2
MISO__SLW EQU CYREG_PRT0_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT0_PC3
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x08
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 3
MOSI__SLW EQU CYREG_PRT0_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SCLK__0__MASK EQU 0x02
SCLK__0__PC EQU CYREG_PRT0_PC1
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 1
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x02
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 1
SCLK__SLW EQU CYREG_PRT0_SLW

; Buzzer
Buzzer__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Buzzer__0__MASK EQU 0x10
Buzzer__0__PC EQU CYREG_PRT12_PC4
Buzzer__0__PORT EQU 12
Buzzer__0__SHIFT EQU 4
Buzzer__AG EQU CYREG_PRT12_AG
Buzzer__BIE EQU CYREG_PRT12_BIE
Buzzer__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Buzzer__BYP EQU CYREG_PRT12_BYP
Buzzer__DM0 EQU CYREG_PRT12_DM0
Buzzer__DM1 EQU CYREG_PRT12_DM1
Buzzer__DM2 EQU CYREG_PRT12_DM2
Buzzer__DR EQU CYREG_PRT12_DR
Buzzer__INP_DIS EQU CYREG_PRT12_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Buzzer__MASK EQU 0x10
Buzzer__PORT EQU 12
Buzzer__PRT EQU CYREG_PRT12_PRT
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Buzzer__PS EQU CYREG_PRT12_PS
Buzzer__SHIFT EQU 4
Buzzer__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Buzzer__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Buzzer__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Buzzer__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Buzzer__SLW EQU CYREG_PRT12_SLW

; SPIM_1_BSPIM
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB01_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB01_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB01_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB01_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB01_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB01_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST

; SPIM_1_IntClock
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

; Input_Data
Input_Data__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Input_Data__0__MASK EQU 0x01
Input_Data__0__PC EQU CYREG_PRT3_PC0
Input_Data__0__PORT EQU 3
Input_Data__0__SHIFT EQU 0
Input_Data__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Input_Data__1__MASK EQU 0x02
Input_Data__1__PC EQU CYREG_PRT3_PC1
Input_Data__1__PORT EQU 3
Input_Data__1__SHIFT EQU 1
Input_Data__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Input_Data__2__MASK EQU 0x04
Input_Data__2__PC EQU CYREG_PRT3_PC2
Input_Data__2__PORT EQU 3
Input_Data__2__SHIFT EQU 2
Input_Data__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Input_Data__3__MASK EQU 0x08
Input_Data__3__PC EQU CYREG_PRT3_PC3
Input_Data__3__PORT EQU 3
Input_Data__3__SHIFT EQU 3
Input_Data__AG EQU CYREG_PRT3_AG
Input_Data__AMUX EQU CYREG_PRT3_AMUX
Input_Data__BIE EQU CYREG_PRT3_BIE
Input_Data__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Input_Data__BYP EQU CYREG_PRT3_BYP
Input_Data__CTL EQU CYREG_PRT3_CTL
Input_Data__DM0 EQU CYREG_PRT3_DM0
Input_Data__DM1 EQU CYREG_PRT3_DM1
Input_Data__DM2 EQU CYREG_PRT3_DM2
Input_Data__DR EQU CYREG_PRT3_DR
Input_Data__INP_DIS EQU CYREG_PRT3_INP_DIS
Input_Data__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Input_Data__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Input_Data__LCD_EN EQU CYREG_PRT3_LCD_EN
Input_Data__MASK EQU 0x0F
Input_Data__PORT EQU 3
Input_Data__PRT EQU CYREG_PRT3_PRT
Input_Data__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Input_Data__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Input_Data__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Input_Data__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Input_Data__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Input_Data__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Input_Data__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Input_Data__PS EQU CYREG_PRT3_PS
Input_Data__SHIFT EQU 0
Input_Data__SLW EQU CYREG_PRT3_SLW

; TouchScreen_ADC_DEC
TouchScreen_ADC_DEC__COHER EQU CYREG_DEC_COHER
TouchScreen_ADC_DEC__CR EQU CYREG_DEC_CR
TouchScreen_ADC_DEC__DR1 EQU CYREG_DEC_DR1
TouchScreen_ADC_DEC__DR2 EQU CYREG_DEC_DR2
TouchScreen_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
TouchScreen_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
TouchScreen_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
TouchScreen_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
TouchScreen_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
TouchScreen_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
TouchScreen_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
TouchScreen_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
TouchScreen_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
TouchScreen_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
TouchScreen_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
TouchScreen_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
TouchScreen_ADC_DEC__PM_ACT_MSK EQU 0x01
TouchScreen_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
TouchScreen_ADC_DEC__PM_STBY_MSK EQU 0x01
TouchScreen_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
TouchScreen_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
TouchScreen_ADC_DEC__SR EQU CYREG_DEC_SR
TouchScreen_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
TouchScreen_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
TouchScreen_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
TouchScreen_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
TouchScreen_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
TouchScreen_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
TouchScreen_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
TouchScreen_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; TouchScreen_ADC_DSM
TouchScreen_ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
TouchScreen_ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
TouchScreen_ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
TouchScreen_ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
TouchScreen_ADC_DSM__CLK EQU CYREG_DSM0_CLK
TouchScreen_ADC_DSM__CR0 EQU CYREG_DSM0_CR0
TouchScreen_ADC_DSM__CR1 EQU CYREG_DSM0_CR1
TouchScreen_ADC_DSM__CR10 EQU CYREG_DSM0_CR10
TouchScreen_ADC_DSM__CR11 EQU CYREG_DSM0_CR11
TouchScreen_ADC_DSM__CR12 EQU CYREG_DSM0_CR12
TouchScreen_ADC_DSM__CR13 EQU CYREG_DSM0_CR13
TouchScreen_ADC_DSM__CR14 EQU CYREG_DSM0_CR14
TouchScreen_ADC_DSM__CR15 EQU CYREG_DSM0_CR15
TouchScreen_ADC_DSM__CR16 EQU CYREG_DSM0_CR16
TouchScreen_ADC_DSM__CR17 EQU CYREG_DSM0_CR17
TouchScreen_ADC_DSM__CR2 EQU CYREG_DSM0_CR2
TouchScreen_ADC_DSM__CR3 EQU CYREG_DSM0_CR3
TouchScreen_ADC_DSM__CR4 EQU CYREG_DSM0_CR4
TouchScreen_ADC_DSM__CR5 EQU CYREG_DSM0_CR5
TouchScreen_ADC_DSM__CR6 EQU CYREG_DSM0_CR6
TouchScreen_ADC_DSM__CR7 EQU CYREG_DSM0_CR7
TouchScreen_ADC_DSM__CR8 EQU CYREG_DSM0_CR8
TouchScreen_ADC_DSM__CR9 EQU CYREG_DSM0_CR9
TouchScreen_ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
TouchScreen_ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
TouchScreen_ADC_DSM__MISC EQU CYREG_DSM0_MISC
TouchScreen_ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
TouchScreen_ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
TouchScreen_ADC_DSM__REF0 EQU CYREG_DSM0_REF0
TouchScreen_ADC_DSM__REF1 EQU CYREG_DSM0_REF1
TouchScreen_ADC_DSM__REF2 EQU CYREG_DSM0_REF2
TouchScreen_ADC_DSM__REF3 EQU CYREG_DSM0_REF3
TouchScreen_ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
TouchScreen_ADC_DSM__SW0 EQU CYREG_DSM0_SW0
TouchScreen_ADC_DSM__SW2 EQU CYREG_DSM0_SW2
TouchScreen_ADC_DSM__SW3 EQU CYREG_DSM0_SW3
TouchScreen_ADC_DSM__SW4 EQU CYREG_DSM0_SW4
TouchScreen_ADC_DSM__SW6 EQU CYREG_DSM0_SW6
TouchScreen_ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
TouchScreen_ADC_DSM__TST0 EQU CYREG_DSM0_TST0
TouchScreen_ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; TouchScreen_ADC_Ext_CP_Clk
TouchScreen_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
TouchScreen_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
TouchScreen_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
TouchScreen_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
TouchScreen_ADC_Ext_CP_Clk__INDEX EQU 0x00
TouchScreen_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
TouchScreen_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
TouchScreen_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
TouchScreen_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; TouchScreen_ADC_IRQ
TouchScreen_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TouchScreen_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TouchScreen_ADC_IRQ__INTC_MASK EQU 0x20000000
TouchScreen_ADC_IRQ__INTC_NUMBER EQU 29
TouchScreen_ADC_IRQ__INTC_PRIOR_NUM EQU 7
TouchScreen_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
TouchScreen_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TouchScreen_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TouchScreen_ADC_theACLK
TouchScreen_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
TouchScreen_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
TouchScreen_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
TouchScreen_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
TouchScreen_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
TouchScreen_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
TouchScreen_ADC_theACLK__INDEX EQU 0x00
TouchScreen_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
TouchScreen_ADC_theACLK__PM_ACT_MSK EQU 0x01
TouchScreen_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
TouchScreen_ADC_theACLK__PM_STBY_MSK EQU 0x01

; TouchScreen_xm
TouchScreen_xm__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
TouchScreen_xm__0__MASK EQU 0x40
TouchScreen_xm__0__PC EQU CYREG_PRT2_PC6
TouchScreen_xm__0__PORT EQU 2
TouchScreen_xm__0__SHIFT EQU 6
TouchScreen_xm__AG EQU CYREG_PRT2_AG
TouchScreen_xm__AMUX EQU CYREG_PRT2_AMUX
TouchScreen_xm__BIE EQU CYREG_PRT2_BIE
TouchScreen_xm__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TouchScreen_xm__BYP EQU CYREG_PRT2_BYP
TouchScreen_xm__CTL EQU CYREG_PRT2_CTL
TouchScreen_xm__DM0 EQU CYREG_PRT2_DM0
TouchScreen_xm__DM1 EQU CYREG_PRT2_DM1
TouchScreen_xm__DM2 EQU CYREG_PRT2_DM2
TouchScreen_xm__DR EQU CYREG_PRT2_DR
TouchScreen_xm__INP_DIS EQU CYREG_PRT2_INP_DIS
TouchScreen_xm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TouchScreen_xm__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TouchScreen_xm__LCD_EN EQU CYREG_PRT2_LCD_EN
TouchScreen_xm__MASK EQU 0x40
TouchScreen_xm__PORT EQU 2
TouchScreen_xm__PRT EQU CYREG_PRT2_PRT
TouchScreen_xm__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TouchScreen_xm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TouchScreen_xm__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TouchScreen_xm__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TouchScreen_xm__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TouchScreen_xm__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TouchScreen_xm__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TouchScreen_xm__PS EQU CYREG_PRT2_PS
TouchScreen_xm__SHIFT EQU 6
TouchScreen_xm__SLW EQU CYREG_PRT2_SLW

; TouchScreen_xp
TouchScreen_xp__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
TouchScreen_xp__0__MASK EQU 0x04
TouchScreen_xp__0__PC EQU CYREG_PRT2_PC2
TouchScreen_xp__0__PORT EQU 2
TouchScreen_xp__0__SHIFT EQU 2
TouchScreen_xp__AG EQU CYREG_PRT2_AG
TouchScreen_xp__AMUX EQU CYREG_PRT2_AMUX
TouchScreen_xp__BIE EQU CYREG_PRT2_BIE
TouchScreen_xp__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TouchScreen_xp__BYP EQU CYREG_PRT2_BYP
TouchScreen_xp__CTL EQU CYREG_PRT2_CTL
TouchScreen_xp__DM0 EQU CYREG_PRT2_DM0
TouchScreen_xp__DM1 EQU CYREG_PRT2_DM1
TouchScreen_xp__DM2 EQU CYREG_PRT2_DM2
TouchScreen_xp__DR EQU CYREG_PRT2_DR
TouchScreen_xp__INP_DIS EQU CYREG_PRT2_INP_DIS
TouchScreen_xp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TouchScreen_xp__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TouchScreen_xp__LCD_EN EQU CYREG_PRT2_LCD_EN
TouchScreen_xp__MASK EQU 0x04
TouchScreen_xp__PORT EQU 2
TouchScreen_xp__PRT EQU CYREG_PRT2_PRT
TouchScreen_xp__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TouchScreen_xp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TouchScreen_xp__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TouchScreen_xp__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TouchScreen_xp__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TouchScreen_xp__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TouchScreen_xp__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TouchScreen_xp__PS EQU CYREG_PRT2_PS
TouchScreen_xp__SHIFT EQU 2
TouchScreen_xp__SLW EQU CYREG_PRT2_SLW

; TouchScreen_ym
TouchScreen_ym__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
TouchScreen_ym__0__MASK EQU 0x10
TouchScreen_ym__0__PC EQU CYREG_PRT2_PC4
TouchScreen_ym__0__PORT EQU 2
TouchScreen_ym__0__SHIFT EQU 4
TouchScreen_ym__AG EQU CYREG_PRT2_AG
TouchScreen_ym__AMUX EQU CYREG_PRT2_AMUX
TouchScreen_ym__BIE EQU CYREG_PRT2_BIE
TouchScreen_ym__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TouchScreen_ym__BYP EQU CYREG_PRT2_BYP
TouchScreen_ym__CTL EQU CYREG_PRT2_CTL
TouchScreen_ym__DM0 EQU CYREG_PRT2_DM0
TouchScreen_ym__DM1 EQU CYREG_PRT2_DM1
TouchScreen_ym__DM2 EQU CYREG_PRT2_DM2
TouchScreen_ym__DR EQU CYREG_PRT2_DR
TouchScreen_ym__INP_DIS EQU CYREG_PRT2_INP_DIS
TouchScreen_ym__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TouchScreen_ym__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TouchScreen_ym__LCD_EN EQU CYREG_PRT2_LCD_EN
TouchScreen_ym__MASK EQU 0x10
TouchScreen_ym__PORT EQU 2
TouchScreen_ym__PRT EQU CYREG_PRT2_PRT
TouchScreen_ym__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TouchScreen_ym__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TouchScreen_ym__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TouchScreen_ym__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TouchScreen_ym__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TouchScreen_ym__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TouchScreen_ym__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TouchScreen_ym__PS EQU CYREG_PRT2_PS
TouchScreen_ym__SHIFT EQU 4
TouchScreen_ym__SLW EQU CYREG_PRT2_SLW

; TouchScreen_yp
TouchScreen_yp__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
TouchScreen_yp__0__MASK EQU 0x01
TouchScreen_yp__0__PC EQU CYREG_PRT2_PC0
TouchScreen_yp__0__PORT EQU 2
TouchScreen_yp__0__SHIFT EQU 0
TouchScreen_yp__AG EQU CYREG_PRT2_AG
TouchScreen_yp__AMUX EQU CYREG_PRT2_AMUX
TouchScreen_yp__BIE EQU CYREG_PRT2_BIE
TouchScreen_yp__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TouchScreen_yp__BYP EQU CYREG_PRT2_BYP
TouchScreen_yp__CTL EQU CYREG_PRT2_CTL
TouchScreen_yp__DM0 EQU CYREG_PRT2_DM0
TouchScreen_yp__DM1 EQU CYREG_PRT2_DM1
TouchScreen_yp__DM2 EQU CYREG_PRT2_DM2
TouchScreen_yp__DR EQU CYREG_PRT2_DR
TouchScreen_yp__INP_DIS EQU CYREG_PRT2_INP_DIS
TouchScreen_yp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TouchScreen_yp__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TouchScreen_yp__LCD_EN EQU CYREG_PRT2_LCD_EN
TouchScreen_yp__MASK EQU 0x01
TouchScreen_yp__PORT EQU 2
TouchScreen_yp__PRT EQU CYREG_PRT2_PRT
TouchScreen_yp__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TouchScreen_yp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TouchScreen_yp__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TouchScreen_yp__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TouchScreen_yp__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TouchScreen_yp__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TouchScreen_yp__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TouchScreen_yp__PS EQU CYREG_PRT2_PS
TouchScreen_yp__SHIFT EQU 0
TouchScreen_yp__SLW EQU CYREG_PRT2_SLW

; Data_Available
Data_Available__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Data_Available__0__MASK EQU 0x80
Data_Available__0__PC EQU CYREG_PRT3_PC7
Data_Available__0__PORT EQU 3
Data_Available__0__SHIFT EQU 7
Data_Available__AG EQU CYREG_PRT3_AG
Data_Available__AMUX EQU CYREG_PRT3_AMUX
Data_Available__BIE EQU CYREG_PRT3_BIE
Data_Available__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Data_Available__BYP EQU CYREG_PRT3_BYP
Data_Available__CTL EQU CYREG_PRT3_CTL
Data_Available__DM0 EQU CYREG_PRT3_DM0
Data_Available__DM1 EQU CYREG_PRT3_DM1
Data_Available__DM2 EQU CYREG_PRT3_DM2
Data_Available__DR EQU CYREG_PRT3_DR
Data_Available__INP_DIS EQU CYREG_PRT3_INP_DIS
Data_Available__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Data_Available__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Data_Available__LCD_EN EQU CYREG_PRT3_LCD_EN
Data_Available__MASK EQU 0x80
Data_Available__PORT EQU 3
Data_Available__PRT EQU CYREG_PRT3_PRT
Data_Available__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Data_Available__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Data_Available__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Data_Available__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Data_Available__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Data_Available__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Data_Available__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Data_Available__PS EQU CYREG_PRT3_PS
Data_Available__SHIFT EQU 7
Data_Available__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
