[2024-12-07 21:15:19.915741] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-07 21:15:19.915902] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-07 21:15:19.916056] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_1398_temp/
[2024-12-07 21:15:19.916262] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/data_ram.py
[2024-12-07 21:15:19.917758] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/
[2024-12-07 21:15:19.918804] [openram.globals/install_conda]: Creating conda setup...
[2024-12-07 21:15:19.923758] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 21:15:19.923981] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-07 21:15:19.924182] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 21:15:19.941510] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_1398_temp/
[2024-12-07 21:15:20.194046] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 21:15:22.201682] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-07 21:15:22.213042] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-07 21:15:22.227532] [openram.verify/<module>]: Initializing verify...
[2024-12-07 21:15:22.239483] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-07 21:15:22.240420] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 21:15:22.240505] |==============================================================================|
[2024-12-07 21:15:22.240553] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-07 21:15:22.240593] |=========                                                            =========|
[2024-12-07 21:15:22.240631] |=========               VLSI Design and Automation Lab               =========|
[2024-12-07 21:15:22.240669] |=========        Computer Science and Engineering Department         =========|
[2024-12-07 21:15:22.240718] |=========            University of California Santa Cruz             =========|
[2024-12-07 21:15:22.240761] |=========                                                            =========|
[2024-12-07 21:15:22.240803] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-07 21:15:22.240839] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-07 21:15:22.240879] |=========                See LICENSE for license info                =========|
[2024-12-07 21:15:22.240919] |==============================================================================|
[2024-12-07 21:15:22.240977] ** Start: 12/07/2024 21:15:22
[2024-12-07 21:15:22.241024] Technology: freepdk45
[2024-12-07 21:15:22.241066] Total size: 9216 bits
[2024-12-07 21:15:22.241114] Word size: 576
Words: 16
Banks: 1
[2024-12-07 21:15:22.241165] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-07 21:15:22.241210] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-07 21:15:22.241247] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-07 21:15:22.241290] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-07 21:15:22.241332] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-07 21:15:22.241372] Only generating nominal corner timing.
[2024-12-07 21:15:22.241413] Words per row: None
[2024-12-07 21:15:22.241472] Output files are: 
[2024-12-07 21:15:22.241517] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.lvs
[2024-12-07 21:15:22.241571] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.sp
[2024-12-07 21:15:22.241608] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.v
[2024-12-07 21:15:22.241647] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.lib
[2024-12-07 21:15:22.241686] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.py
[2024-12-07 21:15:22.241720] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.html
[2024-12-07 21:15:22.241755] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.log
[2024-12-07 21:15:22.241796] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.lef
[2024-12-07 21:15:22.241832] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.gds
[2024-12-07 21:15:22.257114] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[2024-12-07 21:15:22.257478] [openram.sram_config/recompute_sizes]: Rows: 16 Cols: 576
[2024-12-07 21:15:22.257842] [openram.sram_config/recompute_sizes]: Row addr size: 4 Col addr size: 0 Bank addr size: 4
[2024-12-07 21:15:22.258124] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[2024-12-07 21:15:22.276978] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_capped_replica_bitcell_array 16 x 576
[2024-12-07 21:15:22.277528] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_capped_replica_bitcell_array 16 x 576 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 21:15:22.280170] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_replica_bitcell_array 16 x 576
[2024-12-07 21:15:22.280821] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_replica_bitcell_array 16 x 576 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 21:15:22.282215] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_bitcell_array 16 x 576
[2024-12-07 21:15:22.282990] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_bitcell_array 16 x 576
[2024-12-07 21:16:00.924004] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_replica_column 18 x 1
[2024-12-07 21:16:00.946006] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_replica_column_0 18 x 1
[2024-12-07 21:16:00.953271] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dummy_array 1 x 576
[2024-12-07 21:16:02.372670] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dummy_array_0 1 x 578
[2024-12-07 21:16:03.162924] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dummy_array_1 1 x 578
[2024-12-07 21:16:03.945885] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dummy_array_2 20 x 1
[2024-12-07 21:16:03.953385] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dummy_array_3 20 x 1
[2024-12-07 21:16:05.061280] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-07 21:16:05.071014] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-07 21:16:05.093893] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-07 21:16:05.139077] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_wordline_driver_array
[2024-12-07 21:16:05.140155] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-07 21:16:05.180065] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-07 21:16:05.204472] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_precharge_array
[2024-12-07 21:16:05.546375] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_write_driver_array
[2024-12-07 21:16:06.524009] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_precharge_array_0
[2024-12-07 21:16:06.864491] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_sense_amp_array
[2024-12-07 21:16:08.516534] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_row_addr_dff rows=4 cols=1
[2024-12-07 21:16:08.519599] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_data_dff rows=1 cols=576
[2024-12-07 21:16:08.878234] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-07 21:16:08.879390] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dff_buf
[2024-12-07 21:16:08.886773] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dff_buf_array
[2024-12-07 21:16:08.887506] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_576_16_freepdk45_dff_buf_0
[2024-12-07 21:16:08.890857] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-07 21:16:08.894585] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-07 21:16:08.900074] [openram.modules.pbuf/__init__]: creating pbuf with size of 576
[2024-12-07 21:16:08.969096] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-07 21:16:09.113496] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-07 21:16:09.118146] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-07 21:16:09.121370] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-07 21:16:09.177498] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-07 21:16:09.178412] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-07 21:16:09.194748] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-07 21:16:09.236487] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-07 21:16:09.264722] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-07 21:16:09.288980] ** Submodules: 47.0 seconds
[2024-12-07 21:16:11.658302] ** Placement: 2.4 seconds
[2024-12-07 21:17:53.940037] [openram.base.hierarchy_layout/get_bbox]: Size: 1782.21 x 186.81 with perimeter margin 0
[2024-12-07 21:17:54.042054] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-07 21:17:54.042735] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-07 21:17:54.043330] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-07 21:17:54.043848] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-07 22:07:07.808719] ** Routing: 3056.2 seconds
[2024-12-07 22:07:07.854859] ** Verification: 0.0 seconds
[2024-12-07 22:07:07.854996] ** SRAM creation: 3105.6 seconds
[2024-12-07 22:07:07.855051] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.sp
[2024-12-07 22:07:08.126930] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733609228125033250
[2024-12-07 22:07:08.634151] ** Spice writing: 0.8 seconds
[2024-12-07 22:07:08.634294] DELAY: Writing stimulus...
[2024-12-07 22:07:10.010554] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_576_16_freepdk45.xbank0.bl_1_575
[2024-12-07 22:07:10.034465] ** DELAY: 1.4 seconds
[2024-12-07 22:07:10.309512] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.gds
[2024-12-07 22:07:11.130674] ** GDS: 0.8 seconds
[2024-12-07 22:07:11.130790] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.lef
[2024-12-07 22:07:12.421005] ** LEF: 1.3 seconds
[2024-12-07 22:07:12.421122] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.lvs.sp
[2024-12-07 22:07:12.693072] ** LVS writing: 0.3 seconds
[2024-12-07 22:07:12.693190] LIB: Characterizing... 
[2024-12-07 22:07:12.695573] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-07 22:07:12.696281] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-07 22:07:12.696786] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-07 22:07:12.697199] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-07 22:07:12.697592] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-07 22:07:12.698040] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45_TT_1p0V_25C.lib
[2024-12-07 22:07:12.699817] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-07 22:07:14.046443] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 4.245447304552889 mW
[2024-12-07 22:07:14.047126] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.010133 mW
[2024-12-07 22:07:14.047659] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-07 22:07:14.048448] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.6181351759018542, 0.000716101171875
[2024-12-07 22:07:14.049152] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.6183557110581042, 0.0007381546875
[2024-12-07 22:07:14.049835] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.6192378516831041, 0.00082636875
[2024-12-07 22:07:14.050525] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.6181351759018542, 0.000716101171875
[2024-12-07 22:07:14.051193] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.6183557110581042, 0.0007381546875
[2024-12-07 22:07:14.051856] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.6192378516831041, 0.00082636875
[2024-12-07 22:07:14.052516] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.6181351759018542, 0.000716101171875
[2024-12-07 22:07:14.053189] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.6183557110581042, 0.0007381546875
[2024-12-07 22:07:14.053851] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.6192378516831041, 0.00082636875
[2024-12-07 22:07:14.071108] ** Characterization: 1.4 seconds
[2024-12-07 22:07:14.071292] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.py
[2024-12-07 22:07:14.071345] ** Config: 0.0 seconds
[2024-12-07 22:07:14.074500] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.html
[2024-12-07 22:07:14.077531] ** Datasheet: 0.0 seconds
[2024-12-07 22:07:14.077597] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_576_16_freepdk45/sram_0rw1r1w_576_16_freepdk45.v
[2024-12-07 22:07:14.077769] ** Verilog: 0.0 seconds
[2024-12-07 22:07:14.079592] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_1398_temp/
[2024-12-07 22:07:14.081300] ** End: 3111.8 seconds
