# Missing Rules

| Name             | Description                                                                                                                                                                                                                                                                   |
| ---------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| NW.b             | Min. NWell space or notch (same net). NWell regions separated by less than this value will be merged.                                                                                                                                                                         |
| NW.b1            | Min. PWell width between NWell regions (different net) (A certain distance between NWell and PWell (see section 4.2) on different nets is required to prevent punchthrough due to different potentials.)                                                                      |
| PWB.d            | Overlap of PWell:block and NWell is allowed                                                                                                                                                                                                                                   |
| NBL.b            | Min. nBuLay space or notch (same net)                                                                                                                                                                                                                                         |
| NBL.c            | Min. PWell width between nBuLay regions (different net) (A certain PWell space to NWell and nBuLay on different nets is required to prevent punchthrough due to different potentials. Please note that drawn as well as generated nBuLay regions are considered (see 4.2).)   |
| NBL.d            | Min. PWell width between nBuLay and NWell (different net) (A certain PWell space to NWell and nBuLay on different nets is required to prevent punchthrough due to different potentials. Please note that drawn as well as generated nBuLay regions are considered (see 4.2).) |
| NBL.f            | Min. nBuLay space to unrelated P+Activ                                                                                                                                                                                                                                        |
| AFil.c           | Min. Activ:filler space to Cont, GatPoly                                                                                                                                                                                                                                      |
| AFil.d           | Min. Activ:filler space to NWell, nBuLay                                                                                                                                                                                                                                      |
| AFil.j           | Min. nSD:block and SalBlock enclosure of Activ:filler inside PWell:block                                                                                                                                                                                                      |
| Gat.a1           | Min. GatPoly width for channel length of 1.2 V NFET                                                                                                                                                                                                                           |
| Gat.a2           | Min. GatPoly width for channel length of 1.2 V PFET                                                                                                                                                                                                                           |
| Gat.g            | Min. GatPoly width for 45-degree bent shapes if the bend GatPoly length is > 0.39 µm                                                                                                                                                                                          |
| GFil.e           | Min. GatPoly:filler space to NWell, nBuLay                                                                                                                                                                                                                                    |
| nSDB.d           | Overlap of nSD:block and pSD is allowed                                                                                                                                                                                                                                       |
| M1.g             | Min. 45-degree bent Metal1 width if the bent metal length is > 0.5 µm                                                                                                                                                                                                         |
| M1.i             | Min. space of Metal1 lines of which at least one is bent by 45-degree                                                                                                                                                                                                         |
| M2.g             | Min. 45-degree bent Metal2 width if the bent metal length is > 0.5 µm                                                                                                                                                                                                         |
| M2.i             | Min. space of Metal2 lines of which at least one is bent by 45-degree                                                                                                                                                                                                         |
| M3.g             | Min. 45-degree bent Metal3 width if the bent metal length is > 0.5 µm                                                                                                                                                                                                         |
| M3.i             | Min. space of Metal3 lines of which at least one is bent by 45-degree                                                                                                                                                                                                         |
| M4.g             | Min. 45-degree bent Metal4 width if the bent metal length is > 0.5 µm                                                                                                                                                                                                         |
| M4.i             | Min. space of Metal4 lines of which at least one is bent by 45-degree                                                                                                                                                                                                         |
| M5.g             | Min. 45-degree bent Metal5 width if the bent metal length is > 0.5 µm                                                                                                                                                                                                         |
| M5.i             | Min. space of Metal5 lines of which at least one is bent by 45-degree                                                                                                                                                                                                         |
| npnG2.a          | NPN Substrate-Tie = Activ AND pSD                                                                                                                                                                                                                                             |
| npnG2.f          | NPN Substrate-Ties are allowed to overlap each other                                                                                                                                                                                                                          |
| Sdiod.d          | Min. and max. ContBar width inside nBuLay                                                                                                                                                                                                                                     |
| Sdiod.e          | Min. and max. ContBar length inside nBuLay                                                                                                                                                                                                                                    |
| Pad.eR           | Min. recommended Metal(n), TopMetal1, TopMetal2 exit width                                                                                                                                                                                                                    |
| Pad.fR           | Min. recommended Metal(n), TopMetal1, TopMetal2 exit length                                                                                                                                                                                                                   |
| Pad.i            | dfpad without TopMetal2 not allowed                                                                                                                                                                                                                                           |
| Padb.a           | SBumpPad size                                                                                                                                                                                                                                                                 |
| Padb.b           | Min. SBumpPad space                                                                                                                                                                                                                                                           |
| Padb.c           | Min. TopMetal2 (within dfpad) enclosure of SBumpPad                                                                                                                                                                                                                           |
| Padb.d           | Min. SBumpPad space to EdgeSeal                                                                                                                                                                                                                                               |
| Padb.e           | Min. SBumpPad pitch (Underlying TopMetal2 may have a different shape. This rule is not checked during DRC.)                                                                                                                                                                   |
| Padb.f           | Allowed passivation opening shape (Underlying TopMetal2 may have a different shape. This rule is not checked during DRC.)                                                                                                                                                     |
| Padc.a           | CuPillarPad size                                                                                                                                                                                                                                                              |
| Padc.c           | Min. TopMetal2 (within dfpad) enclosure of CuPillarPad                                                                                                                                                                                                                        |
| Padc.e           | Min. CuPillarPad pitch (Underlying TopMetal2 may have a different shape. This rule is not checked during DRC.)                                                                                                                                                                |
| Padc.f           | Allowed passivation opening shape (Underlying TopMetal2 may have a different shape. This rule is not checked during DRC.)                                                                                                                                                     |
| Seal.b_Activ     | Min. Activ space to EdgeSeal-Activ                                                                                                                                                                                                                                            |
| Seal.b_pSD       | Min. Activ space to EdgeSeal-pSD                                                                                                                                                                                                                                              |
| Seal.b_Metal1    | Min. Activ space to EdgeSeal-Metal1                                                                                                                                                                                                                                           |
| Seal.b_Metal2    | Min. Activ space to EdgeSeal-Metal2                                                                                                                                                                                                                                           |
| Seal.b_Metal3    | Min. Activ space to EdgeSeal-Metal3                                                                                                                                                                                                                                           |
| Seal.b_Metal4    | Min. Activ space to EdgeSeal-Metal4                                                                                                                                                                                                                                           |
| Seal.b_Metal5    | Min. Activ space to EdgeSeal-Metal5                                                                                                                                                                                                                                           |
| Seal.b_TopMetal1 | Min. Activ space to EdgeSeal-TopMetal1                                                                                                                                                                                                                                        |
| Seal.b_TopMetal2 | Min. Activ space to EdgeSeal-TopMetal2                                                                                                                                                                                                                                        |
| Seal.l           | No structures outside sealring boundary allowed                                                                                                                                                                                                                               |
| Seal.n           | Sealring must be enclosed by an unbroken Passiv ring                                                                                                                                                                                                                          |
| MIM.c            | Min. Metal5 enclosure of MIM                                                                                                                                                                                                                                                  |
| MIM.d            | Min. MIM enclosure of TopVia1                                                                                                                                                                                                                                                 |
| MIM.gR           | Max. recommended total MIM area per chip (µm²)                                                                                                                                                                                                                                |
| Ant.a            | Max. ratio of GatPoly over field oxide area to connected Gate area                                                                                                                                                                                                            |
| Ant.b            | Max. ratio of cumulative metal area (from Metal1 to TopMetal2) to connected Gate area (without protection diode)                                                                                                                                                              |
| Ant.c            | Max. ratio of Cont area to connected Gate area                                                                                                                                                                                                                                |
| Ant.d            | Max. ratio of cumulative via area (from Via1 to TopVia2) to connected Gate area (without protection diode)                                                                                                                                                                    |
| Ant.e            | Max. ratio of cumulative metal area (from Metal1 to TopMetal2) to connected Gate area (with protection diode)                                                                                                                                                                 |
| Ant.f            | Max. ratio of cumulative via area (from Via1 to TopVia2) to connected Gate area (with protection diode)                                                                                                                                                                       |
| Ant.g            | Size of protection diode (µm²) (PDarea (µm²) = 0.02 x (Vn_area / (GatPoly over Activ)_area))                                                                                                                                                                                  |
| Ant.h            | dantenna in NWell not allowed                                                                                                                                                                                                                                                 |
| Ant.i            | dpantenna in PWell not allowed                                                                                                                                                                                                                                                |
| Slt.e1           | No slits required on MIM                                                                                                                                                                                                                                                      |
| Slt.e2           | No slits required inside IND                                                                                                                                                                                                                                                  |
| Slt.i.M1         | Min. Metal1:slit density for any Metal1 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                                   |
| Slt.i.M2         | Min. Metal2:slit density for any Metal2 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                                   |
| Slt.i.M3         | Min. Metal3:slit density for any Metal3 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                                   |
| Slt.i.M4         | Min. Metal4:slit density for any Metal4 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                                   |
| Slt.i.M5         | Min. Metal5:slit density for any Metal5 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                                   |
| Slt.i.TM1        | Min. TopMetal1:slit density for any TopMetal1 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                             |
| Slt.i.TM2        | Min. TopMetal2:slit density for any TopMetal2 plate bigger than 35 µm x 35 µm [%]                                                                                                                                                                                             |
