<?xml version="1.0" encoding="UTF-8"?>
<module id="DMPAC" HW_revision="1" XML_version="1" description="Depth and Motion Perception Accelerator (DMPAC)" hidden="false">
	<register id="aggr_revision" acronym="aggr_revision"  width="32" offset="0x0" description="Revision parameters"   >
		<bitfield id="revmin" rwaccess="RO" description="Minor version" end="0" begin="5" width="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom version" end="6" begin="7" width="2" page="0" />
		<bitfield id="revmaj" rwaccess="RO" description="Major version" end="8" begin="10" width="3" page="0" />
		<bitfield id="revrtl" rwaccess="RO" description="RTL version" end="11" begin="15" width="5" page="0" />
		<bitfield id="module_id" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="bu" end="28" begin="29" width="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ecc_vector" acronym="ecc_vector"  width="32" offset="0x8" description="ECC Vector Register"   >
		<bitfield id="ecc_vector" rwaccess="RW" description="Value written to select the corresponding ECC RAM for control or status" end="0" begin="10" width="11" page="0" />
		<bitfield id="rd_svbus" rwaccess="RW" description="Write 1 to trigger a read on the serial VBUS" end="15" begin="15" width="1" page="0" />
		<bitfield id="rd_svbus_address" rwaccess="RW" description="Read address" end="16" begin="23" width="8" page="0" />
		<bitfield id="rd_svbus_done" rwaccess="RW" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." end="24" begin="24" width="1" page="0" />
	</register>
	<register id="misc_status" acronym="misc_status"  width="32" offset="0xC" description="Misc Status"   >
		<bitfield id="num_rams" rwaccess="RO" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" begin="10" width="11" page="0" />
	</register>
	<register id="reserved_svbus" acronym="reserved_svbus"  width="32" offset="0x10" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets."   >
		<bitfield id="data" rwaccess="RW" description="Serial VBUS register data" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="sec_eoi_reg" acronym="sec_eoi_reg"  width="32" offset="0x3C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="sec_status_reg0" acronym="sec_status_reg0"  width="32" offset="0x40" description="Interrupt Status Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="sec_enable_set_reg0" acronym="sec_enable_set_reg0"  width="32" offset="0x80" description="Interrupt Enable Set Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="sec_enable_clr_reg0" acronym="sec_enable_clr_reg0"  width="32" offset="0xC0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="ded_eoi_reg" acronym="ded_eoi_reg"  width="32" offset="0x13C" description="EOI Register"   >
		<bitfield id="eoi_wr" rwaccess="RW" description="EOI Register" end="0" begin="0" width="1" page="0" />
	</register>
	<register id="ded_status_reg0" acronym="ded_status_reg0"  width="32" offset="0x140" description="Interrupt Status Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_pend" rwaccess="RW" description="Interrupt Pending Status for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="ded_enable_set_reg0" acronym="ded_enable_set_reg0"  width="32" offset="0x180" description="Interrupt Enable Set Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_enable_set" rwaccess="RW" description="Interrupt Enable Set Register for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="ded_enable_clr_reg0" acronym="ded_enable_clr_reg0"  width="32" offset="0x1C0" description="Interrupt Enable Clear Register 0"   >
		<bitfield id="tpram_dru_response_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for tpram_dru_response_buffer0_ecc_pend" end="0" begin="0" width="1" page="0" />
		<bitfield id="dru_queue_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer0_ecc_pend" end="1" begin="1" width="1" page="0" />
		<bitfield id="dru_state_buffer0_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_state_buffer0_ecc_pend" end="2" begin="2" width="1" page="0" />
		<bitfield id="dru_queue_buffer1_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer1_ecc_pend" end="3" begin="3" width="1" page="0" />
		<bitfield id="dru_queue_buffer2_ecc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_queue_buffer2_ecc_pend" end="4" begin="4" width="1" page="0" />
		<bitfield id="dru_eng_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_eng_edc_pend" end="5" begin="5" width="1" page="0" />
		<bitfield id="dru_psi_edc_enable_clr" rwaccess="RW" description="Interrupt Enable Clear Register for dru_psi_edc_pend" end="6" begin="6" width="1" page="0" />
	</register>
	<register id="aggr_enable_set" acronym="aggr_enable_set"  width="32" offset="0x200" description="AGGR interrupt enable set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable set for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable set for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_enable_clr" acronym="aggr_enable_clr"  width="32" offset="0x204" description="AGGR interrupt enable clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt enable clear for parity errors" end="0" begin="0" width="1" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt enable clear for svbus timeout errors" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="aggr_status_set" acronym="aggr_status_set"  width="32" offset="0x208" description="AGGR interrupt status set Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status set for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status set for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="aggr_status_clr" acronym="aggr_status_clr"  width="32" offset="0x20C" description="AGGR interrupt status clear Register"   >
		<bitfield id="parity" rwaccess="RW" description="interrupt status clear for parity errors" end="0" begin="1" width="2" page="0" />
		<bitfield id="timeout" rwaccess="RW" description="interrupt status clear for svbus timeout errors" end="2" begin="3" width="2" page="0" />
	</register>
	<register id="PID" acronym="PID"  width="32" offset="0x0" description="DMPAC PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-custom." end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="10" width="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="ENABLE" acronym="ENABLE"  width="32" offset="0x18" description="DMPAC Enable"   >
		<bitfield id="DMPAC_EN" rwaccess="RW" description="DMPAC Enable" end="0" begin="0" width="1" page="0" />
		<bitfield id="DOF_EN" rwaccess="RW" description="Optical Flow Enable" end="1" begin="1" width="1" page="0" />
		<bitfield id="SDE_EN" rwaccess="RW" description="Stereo Enable" end="2" begin="2" width="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="3" begin="31" width="29" page="0" />
	</register>
	<register id="CG_ENABLE_OVERRIDE" acronym="CG_ENABLE_OVERRIDE"  width="32" offset="0x1C" description="Register to override the root clock gating done in DMPAC to reduce power.By default these bits are 0. it should be set to 1 only when we encounter some silicon bug."   >
		<bitfield id="cg_override" rwaccess="RW" description="clock gating override" end="0" begin="0" width="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="31" width="31" page="0" />
	</register>
	<register id="REVISION" acronym="REVISION"  width="32" offset="0x0" description="Revision Register"   >
		<bitfield id="MINREV" rwaccess="RO" description="Minor revision" end="0" begin="5" width="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Custom revision" end="6" begin="7" width="2" page="0" />
		<bitfield id="MAJREV" rwaccess="RO" description="Major revision" end="8" begin="10" width="3" page="0" />
		<bitfield id="RTLVER" rwaccess="RO" description="RTL revisions" end="11" begin="15" width="5" page="0" />
		<bitfield id="FUNCTION" rwaccess="RO" description="Module ID" end="16" begin="27" width="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU" end="28" begin="29" width="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Scheme" end="30" begin="31" width="2" page="0" />
	</register>
	<register id="eoi_reg" acronym="eoi_reg"  width="32" offset="0x10" description="End of Interrupt Register"   >
		<bitfield id="eoi_vector" rwaccess="RW" description="End of Interrupt Vector" end="0" begin="7" width="8" page="0" />
	</register>
	<register id="intr_vector_reg" acronym="intr_vector_reg"  width="32" offset="0x14" description="Interrupt Vector Register"   >
		<bitfield id="intr_vector" rwaccess="RO" description="Interrupt Vector Register" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_0" acronym="enable_reg_level_dmpac_out_0_0"  width="32" offset="0x100" description="Enable Register 0"   >
		<bitfield id="enable_level_dmpac_out_0_en_dof_row_done" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_frame_done" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_read_error" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_write_error" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_mp0_rd_status_error" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_blk_done" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_frame_done" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_read_error" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_write_error" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_fr_done_evt" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_sl2_rd_err" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_fr_done_evt" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_sl2_rd_err" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_sl2_wr_err" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_1" acronym="enable_reg_level_dmpac_out_0_1"  width="32" offset="0x104" description="Enable Register 1"   >
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_0_p" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_0_l" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_1_p" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_1_l" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_7" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_8" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_2" acronym="enable_reg_level_dmpac_out_0_2"  width="32" offset="0x108" description="Enable Register 2"   >
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_7" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_8" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_3" acronym="enable_reg_level_dmpac_out_0_3"  width="32" offset="0x10C" description="Enable Register 3"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_2" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_3" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_4" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_5" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_6" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_7" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_8" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_9" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_10" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_11" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_12" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_13" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_14" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_15" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_16" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_17" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_18" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_19" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_20" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_21" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_22" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_23" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_24" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_25" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_26" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_27" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_28" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_29" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_30" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_31" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_4" acronym="enable_reg_level_dmpac_out_0_4"  width="32" offset="0x110" description="Enable Register 4"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_2" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_3" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_4" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_5" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_6" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_7" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_8" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_9" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_10" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_11" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_12" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_13" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_14" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_15" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_16" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_17" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_18" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_19" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_20" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_21" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_22" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_23" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_24" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_25" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_26" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_27" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_28" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_29" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_30" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_31" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_5" acronym="enable_reg_level_dmpac_out_0_5"  width="32" offset="0x114" description="Enable Register 5"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_0" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_1" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_2" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_3" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_4" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_5" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_6" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_7" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_8" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_9" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_10" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_11" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_12" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_13" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_14" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_15" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_16" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_17" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_18" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_19" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_20" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_21" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_22" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_23" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_24" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_25" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_26" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_27" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_28" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_29" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_30" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_31" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_0_6" acronym="enable_reg_level_dmpac_out_0_6"  width="32" offset="0x118" description="Enable Register 6"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_prot_err" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_0" acronym="enable_reg_level_dmpac_out_1_0"  width="32" offset="0x11C" description="Enable Register 7"   >
		<bitfield id="enable_level_dmpac_out_1_en_dof_row_done" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_frame_done" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_read_error" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_write_error" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_mp0_rd_status_error" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_blk_done" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_frame_done" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_read_error" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_write_error" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_fr_done_evt" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_sl2_rd_err" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_sl2_wr_err" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_fr_done_evt" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_sl2_rd_err" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_sl2_wr_err" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_1" acronym="enable_reg_level_dmpac_out_1_1"  width="32" offset="0x120" description="Enable Register 8"   >
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_2" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_3" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_dec_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_dec_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_0_p" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_0_l" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_1_p" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_1_l" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_7" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_8" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_2" acronym="enable_reg_level_dmpac_out_1_2"  width="32" offset="0x124" description="Enable Register 9"   >
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_7" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_8" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_3" acronym="enable_reg_level_dmpac_out_1_3"  width="32" offset="0x128" description="Enable Register 10"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_2" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_3" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_4" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_5" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_6" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_7" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_8" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_9" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_10" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_11" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_12" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_13" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_14" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_15" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_16" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_17" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_18" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_19" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_20" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_21" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_22" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_23" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_24" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_25" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_26" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_27" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_28" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_29" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_30" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_31" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_4" acronym="enable_reg_level_dmpac_out_1_4"  width="32" offset="0x12C" description="Enable Register 11"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_2" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_3" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_4" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_5" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_6" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_7" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_8" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_9" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_10" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_11" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_12" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_13" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_14" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_15" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_16" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_17" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_18" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_19" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_20" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_21" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_22" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_23" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_24" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_25" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_26" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_27" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_28" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_29" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_30" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_31" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_5" acronym="enable_reg_level_dmpac_out_1_5"  width="32" offset="0x130" description="Enable Register 12"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_0" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_1" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_2" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_3" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_4" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_5" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_6" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_7" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_8" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_9" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_10" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_11" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_12" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_13" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_14" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_15" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_16" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_17" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_18" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_19" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_20" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_21" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_22" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_23" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_24" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_25" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_26" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_27" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_28" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_29" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_30" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_31" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_level_dmpac_out_1_6" acronym="enable_reg_level_dmpac_out_1_6"  width="32" offset="0x134" description="Enable Register 13"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_prot_err" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_ctm_pulse" rwaccess="RW" description="Enable Set for level_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_0" acronym="enable_reg_pulse_dmpac_out_0_0"  width="32" offset="0x138" description="Enable Register 14"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_row_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_frame_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_read_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_write_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_mp0_rd_status_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_blk_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_frame_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_read_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_write_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_1" acronym="enable_reg_pulse_dmpac_out_0_1"  width="32" offset="0x13C" description="Enable Register 15"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_0_p" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_0_l" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_1_p" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_1_l" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_2" acronym="enable_reg_pulse_dmpac_out_0_2"  width="32" offset="0x140" description="Enable Register 16"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_3" acronym="enable_reg_pulse_dmpac_out_0_3"  width="32" offset="0x144" description="Enable Register 17"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_4" acronym="enable_reg_pulse_dmpac_out_0_4"  width="32" offset="0x148" description="Enable Register 18"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_5" acronym="enable_reg_pulse_dmpac_out_0_5"  width="32" offset="0x14C" description="Enable Register 19"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_0_6" acronym="enable_reg_pulse_dmpac_out_0_6"  width="32" offset="0x150" description="Enable Register 20"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_prot_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_0" acronym="enable_reg_pulse_dmpac_out_1_0"  width="32" offset="0x154" description="Enable Register 21"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_row_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_frame_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_read_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_write_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_mp0_rd_status_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_blk_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_frame_done" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_read_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_write_error" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_fr_done_evt" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_sl2_rd_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_sl2_wr_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_1" acronym="enable_reg_pulse_dmpac_out_1_1"  width="32" offset="0x158" description="Enable Register 22"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_dec_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_dec_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_0_p" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_0_l" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_1_p" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_1_l" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_2" acronym="enable_reg_pulse_dmpac_out_1_2"  width="32" offset="0x15C" description="Enable Register 23"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_3" acronym="enable_reg_pulse_dmpac_out_1_3"  width="32" offset="0x160" description="Enable Register 24"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_4" acronym="enable_reg_pulse_dmpac_out_1_4"  width="32" offset="0x164" description="Enable Register 25"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_5" acronym="enable_reg_pulse_dmpac_out_1_5"  width="32" offset="0x168" description="Enable Register 26"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_0" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_1" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_2" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_3" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_4" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_5" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_6" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_7" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_8" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_9" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_10" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_11" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_12" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_13" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_14" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_15" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_16" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_17" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_18" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_19" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_20" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_21" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_22" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_23" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_24" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_25" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_26" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_27" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_28" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_29" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_30" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_31" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_reg_pulse_dmpac_out_1_6" acronym="enable_reg_pulse_dmpac_out_1_6"  width="32" offset="0x16C" description="Enable Register 27"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_prot_err" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_ctm_pulse" rwaccess="RW" description="Enable Set for pulse_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_0" acronym="enable_clr_reg_level_dmpac_out_0_0"  width="32" offset="0x300" description="Enable Clear Register 0"   >
		<bitfield id="enable_level_dmpac_out_0_en_dof_row_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_frame_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_read_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_write_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_blk_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_frame_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_read_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_sde_write_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_1" acronym="enable_clr_reg_level_dmpac_out_0_1"  width="32" offset="0x304" description="Enable Clear Register 1"   >
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_0_p_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_0_l_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_1_p_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_spare_pend_1_l_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_tdone_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_2" acronym="enable_clr_reg_level_dmpac_out_0_2"  width="32" offset="0x308" description="Enable Clear Register 2"   >
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_watchdogtimer_err_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_3" acronym="enable_clr_reg_level_dmpac_out_0_3"  width="32" offset="0x30C" description="Enable Clear Register 3"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_error_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_4" acronym="enable_clr_reg_level_dmpac_out_0_4"  width="32" offset="0x310" description="Enable Clear Register 4"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_complete_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_5" acronym="enable_clr_reg_level_dmpac_out_0_5"  width="32" offset="0x314" description="Enable Clear Register 5"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_dru_local_out_event_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_0_6" acronym="enable_clr_reg_level_dmpac_out_0_6"  width="32" offset="0x318" description="Enable Clear Register 6"   >
		<bitfield id="enable_level_dmpac_out_0_en_dru_prot_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_0_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_0" acronym="enable_clr_reg_level_dmpac_out_1_0"  width="32" offset="0x31C" description="Enable Clear Register 7"   >
		<bitfield id="enable_level_dmpac_out_1_en_dof_row_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_frame_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_read_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_write_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_blk_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_frame_done_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_read_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_sde_write_error_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_1" acronym="enable_clr_reg_level_dmpac_out_1_1"  width="32" offset="0x320" description="Enable Clear Register 8"   >
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_0_p_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_0_l_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_1_p_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_spare_pend_1_l_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_tdone_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_2" acronym="enable_clr_reg_level_dmpac_out_1_2"  width="32" offset="0x324" description="Enable Clear Register 9"   >
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_watchdogtimer_err_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_3" acronym="enable_clr_reg_level_dmpac_out_1_3"  width="32" offset="0x328" description="Enable Clear Register 10"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_error_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_4" acronym="enable_clr_reg_level_dmpac_out_1_4"  width="32" offset="0x32C" description="Enable Clear Register 11"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_complete_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_5" acronym="enable_clr_reg_level_dmpac_out_1_5"  width="32" offset="0x330" description="Enable Clear Register 12"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_0_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_1_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_2_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_3_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_4_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_5_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_6_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_7_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_8_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_9_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_10_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_11_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_12_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_13_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_14_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_15_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_16_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_17_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_18_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_19_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_20_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_21_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_22_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_23_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_24_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_25_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_26_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_27_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_28_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_29_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_30_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_dru_local_out_event_31_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_level_dmpac_out_1_6" acronym="enable_clr_reg_level_dmpac_out_1_6"  width="32" offset="0x334" description="Enable Clear Register 13"   >
		<bitfield id="enable_level_dmpac_out_1_en_dru_prot_err_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_level_dmpac_out_1_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for level_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_0" acronym="enable_clr_reg_pulse_dmpac_out_0_0"  width="32" offset="0x338" description="Enable Clear Register 14"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_row_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_read_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_write_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_blk_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_read_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_sde_write_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_1" acronym="enable_clr_reg_pulse_dmpac_out_0_1"  width="32" offset="0x33C" description="Enable Clear Register 15"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_0_p_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_0_l_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_1_p_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_spare_pend_1_l_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_tdone_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_2" acronym="enable_clr_reg_pulse_dmpac_out_0_2"  width="32" offset="0x340" description="Enable Clear Register 16"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_watchdogtimer_err_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_3" acronym="enable_clr_reg_pulse_dmpac_out_0_3"  width="32" offset="0x344" description="Enable Clear Register 17"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_error_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_4" acronym="enable_clr_reg_pulse_dmpac_out_0_4"  width="32" offset="0x348" description="Enable Clear Register 18"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_5" acronym="enable_clr_reg_pulse_dmpac_out_0_5"  width="32" offset="0x34C" description="Enable Clear Register 19"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_local_out_event_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_0_6" acronym="enable_clr_reg_pulse_dmpac_out_0_6"  width="32" offset="0x350" description="Enable Clear Register 20"   >
		<bitfield id="enable_pulse_dmpac_out_0_en_dru_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_0_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_0" acronym="enable_clr_reg_pulse_dmpac_out_1_0"  width="32" offset="0x354" description="Enable Clear Register 21"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_row_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_read_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_write_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_blk_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_frame_done_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_read_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_sde_write_error_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_fr_done_evt_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_1" acronym="enable_clr_reg_pulse_dmpac_out_1_1"  width="32" offset="0x358" description="Enable Clear Register 22"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_pipe_done_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_dec_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_dec_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_0_p_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_0_l_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_1_p_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_spare_pend_1_l_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_tdone_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_2" acronym="enable_clr_reg_pulse_dmpac_out_1_2"  width="32" offset="0x35C" description="Enable Clear Register 23"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_watchdogtimer_err_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_3" acronym="enable_clr_reg_pulse_dmpac_out_1_3"  width="32" offset="0x360" description="Enable Clear Register 24"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_error_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_4" acronym="enable_clr_reg_pulse_dmpac_out_1_4"  width="32" offset="0x364" description="Enable Clear Register 25"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_complete_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_5" acronym="enable_clr_reg_pulse_dmpac_out_1_5"  width="32" offset="0x368" description="Enable Clear Register 26"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_0_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_1_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_2_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_3_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_4_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_5_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_6_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_7_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_8_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_9_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_10_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_11_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_12_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_13_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_14_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_15_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_16_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_17_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_18_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_19_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_20_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_21_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_22_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_23_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_24_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_25_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_26_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_27_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_28_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_29_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_30_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_local_out_event_31_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="enable_clr_reg_pulse_dmpac_out_1_6" acronym="enable_clr_reg_pulse_dmpac_out_1_6"  width="32" offset="0x36C" description="Enable Clear Register 27"   >
		<bitfield id="enable_pulse_dmpac_out_1_en_dru_prot_err_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="enable_pulse_dmpac_out_1_en_ctm_pulse_clr" rwaccess="RW" description="Enable Clear for pulse_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_0" acronym="status_reg_level_dmpac_out_0_0"  width="32" offset="0x500" description="Status Register 0"   >
		<bitfield id="status_level_dmpac_out_0_dof_row_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_read_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_write_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_mp0_rd_status_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_blk_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_read_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_write_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_1" acronym="status_reg_level_dmpac_out_0_1"  width="32" offset="0x504" description="Status Register 1"   >
		<bitfield id="status_level_dmpac_out_0_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_pend_0_p" rwaccess="RO" description="Status for level_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_pend_0_l" rwaccess="RO" description="Status for level_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_pend_1_p" rwaccess="RO" description="Status for level_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_pend_1_l" rwaccess="RO" description="Status for level_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_2" acronym="status_reg_level_dmpac_out_0_2"  width="32" offset="0x508" description="Status Register 2"   >
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_3" acronym="status_reg_level_dmpac_out_0_3"  width="32" offset="0x50C" description="Status Register 3"   >
		<bitfield id="status_level_dmpac_out_0_dru_error_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_4" acronym="status_reg_level_dmpac_out_0_4"  width="32" offset="0x510" description="Status Register 4"   >
		<bitfield id="status_level_dmpac_out_0_dru_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_5" acronym="status_reg_level_dmpac_out_0_5"  width="32" offset="0x514" description="Status Register 5"   >
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_0_6" acronym="status_reg_level_dmpac_out_0_6"  width="32" offset="0x518" description="Status Register 6"   >
		<bitfield id="status_level_dmpac_out_0_dru_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_0" acronym="status_reg_level_dmpac_out_1_0"  width="32" offset="0x51C" description="Status Register 7"   >
		<bitfield id="status_level_dmpac_out_1_dof_row_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_read_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_write_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_mp0_rd_status_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_blk_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_frame_done" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_read_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_write_error" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_1" acronym="status_reg_level_dmpac_out_1_1"  width="32" offset="0x520" description="Status Register 8"   >
		<bitfield id="status_level_dmpac_out_1_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_pend_0_p" rwaccess="RO" description="Status for level_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_pend_0_l" rwaccess="RO" description="Status for level_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_pend_1_p" rwaccess="RO" description="Status for level_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_pend_1_l" rwaccess="RO" description="Status for level_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_2" acronym="status_reg_level_dmpac_out_1_2"  width="32" offset="0x524" description="Status Register 9"   >
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_3" acronym="status_reg_level_dmpac_out_1_3"  width="32" offset="0x528" description="Status Register 10"   >
		<bitfield id="status_level_dmpac_out_1_dru_error_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_4" acronym="status_reg_level_dmpac_out_1_4"  width="32" offset="0x52C" description="Status Register 11"   >
		<bitfield id="status_level_dmpac_out_1_dru_complete_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_5" acronym="status_reg_level_dmpac_out_1_5"  width="32" offset="0x530" description="Status Register 12"   >
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_0" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_1" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_2" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_3" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_4" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_5" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_6" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_7" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_8" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_9" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_10" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_11" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_12" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_13" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_14" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_15" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_16" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_17" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_18" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_19" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_20" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_21" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_22" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_23" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_24" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_25" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_26" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_27" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_28" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_29" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_30" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_31" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_level_dmpac_out_1_6" acronym="status_reg_level_dmpac_out_1_6"  width="32" offset="0x534" description="Status Register 13"   >
		<bitfield id="status_level_dmpac_out_1_dru_prot_err" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for level_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_0" acronym="status_reg_pulse_dmpac_out_0_0"  width="32" offset="0x538" description="Status Register 14"   >
		<bitfield id="status_pulse_dmpac_out_0_dof_row_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_read_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_write_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_mp0_rd_status_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_blk_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_read_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_write_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_1" acronym="status_reg_pulse_dmpac_out_0_1"  width="32" offset="0x53C" description="Status Register 15"   >
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_pend_0_p" rwaccess="RO" description="Status for pulse_dmpac_out_0_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_pend_0_l" rwaccess="RO" description="Status for pulse_dmpac_out_0_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_pend_1_p" rwaccess="RO" description="Status for pulse_dmpac_out_0_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_pend_1_l" rwaccess="RO" description="Status for pulse_dmpac_out_0_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_2" acronym="status_reg_pulse_dmpac_out_0_2"  width="32" offset="0x540" description="Status Register 16"   >
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_3" acronym="status_reg_pulse_dmpac_out_0_3"  width="32" offset="0x544" description="Status Register 17"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_error_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_4" acronym="status_reg_pulse_dmpac_out_0_4"  width="32" offset="0x548" description="Status Register 18"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_5" acronym="status_reg_pulse_dmpac_out_0_5"  width="32" offset="0x54C" description="Status Register 19"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_0_6" acronym="status_reg_pulse_dmpac_out_0_6"  width="32" offset="0x550" description="Status Register 20"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_0" acronym="status_reg_pulse_dmpac_out_1_0"  width="32" offset="0x554" description="Status Register 21"   >
		<bitfield id="status_pulse_dmpac_out_1_dof_row_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_read_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_write_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_mp0_rd_status_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_blk_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_frame_done" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_read_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_write_error" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_fr_done_evt" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_sl2_rd_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_sl2_wr_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_1" acronym="status_reg_pulse_dmpac_out_1_1"  width="32" offset="0x558" description="Status Register 22"   >
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_dec_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_dec_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_pend_0_p" rwaccess="RO" description="Status for pulse_dmpac_out_1_en_spare_pend_0_p" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_pend_0_l" rwaccess="RO" description="Status for pulse_dmpac_out_1_en_spare_pend_0_l" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_pend_1_p" rwaccess="RO" description="Status for pulse_dmpac_out_1_en_spare_pend_1_p" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_pend_1_l" rwaccess="RO" description="Status for pulse_dmpac_out_1_en_spare_pend_1_l" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_2" acronym="status_reg_pulse_dmpac_out_1_2"  width="32" offset="0x55C" description="Status Register 23"   >
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_3" acronym="status_reg_pulse_dmpac_out_1_3"  width="32" offset="0x560" description="Status Register 24"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_error_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_4" acronym="status_reg_pulse_dmpac_out_1_4"  width="32" offset="0x564" description="Status Register 25"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_5" acronym="status_reg_pulse_dmpac_out_1_5"  width="32" offset="0x568" description="Status Register 26"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_0" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_1" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_2" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_3" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_4" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_5" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_6" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_7" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_8" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_9" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_10" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_11" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_12" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_13" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_14" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_15" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_16" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_17" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_18" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_19" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_20" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_21" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_22" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_23" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_24" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_25" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_26" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_27" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_28" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_29" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_30" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_31" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_reg_pulse_dmpac_out_1_6" acronym="status_reg_pulse_dmpac_out_1_6"  width="32" offset="0x56C" description="Status Register 27"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_prot_err" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_ctm_pulse" rwaccess="RW" description="Status ,write 1 to set, for pulse_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_0" acronym="status_clr_reg_level_dmpac_out_0_0"  width="32" offset="0x700" description="Status Clear Register 0"   >
		<bitfield id="status_level_dmpac_out_0_dof_row_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_blk_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_sde_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_1" acronym="status_clr_reg_level_dmpac_out_0_1"  width="32" offset="0x704" description="Status Clear Register 1"   >
		<bitfield id="status_level_dmpac_out_0_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_tdone_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_2" acronym="status_clr_reg_level_dmpac_out_0_2"  width="32" offset="0x708" description="Status Clear Register 2"   >
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_watchdogtimer_err_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_3" acronym="status_clr_reg_level_dmpac_out_0_3"  width="32" offset="0x70C" description="Status Clear Register 3"   >
		<bitfield id="status_level_dmpac_out_0_dru_error_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_error_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_4" acronym="status_clr_reg_level_dmpac_out_0_4"  width="32" offset="0x710" description="Status Clear Register 4"   >
		<bitfield id="status_level_dmpac_out_0_dru_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_5" acronym="status_clr_reg_level_dmpac_out_0_5"  width="32" offset="0x714" description="Status Clear Register 5"   >
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_dru_local_out_event_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_0_6" acronym="status_clr_reg_level_dmpac_out_0_6"  width="32" offset="0x718" description="Status Clear Register 6"   >
		<bitfield id="status_level_dmpac_out_0_dru_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_0_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_0" acronym="status_clr_reg_level_dmpac_out_1_0"  width="32" offset="0x71C" description="Status Clear Register 7"   >
		<bitfield id="status_level_dmpac_out_1_dof_row_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_blk_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_sde_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_1" acronym="status_clr_reg_level_dmpac_out_1_1"  width="32" offset="0x720" description="Status Clear Register 8"   >
		<bitfield id="status_level_dmpac_out_1_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_tdone_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_2" acronym="status_clr_reg_level_dmpac_out_1_2"  width="32" offset="0x724" description="Status Clear Register 9"   >
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_watchdogtimer_err_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_3" acronym="status_clr_reg_level_dmpac_out_1_3"  width="32" offset="0x728" description="Status Clear Register 10"   >
		<bitfield id="status_level_dmpac_out_1_dru_error_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_error_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_4" acronym="status_clr_reg_level_dmpac_out_1_4"  width="32" offset="0x72C" description="Status Clear Register 11"   >
		<bitfield id="status_level_dmpac_out_1_dru_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_5" acronym="status_clr_reg_level_dmpac_out_1_5"  width="32" offset="0x730" description="Status Clear Register 12"   >
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_dru_local_out_event_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_level_dmpac_out_1_6" acronym="status_clr_reg_level_dmpac_out_1_6"  width="32" offset="0x734" description="Status Clear Register 13"   >
		<bitfield id="status_level_dmpac_out_1_dru_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_level_dmpac_out_1_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for level_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_0" acronym="status_clr_reg_pulse_dmpac_out_0_0"  width="32" offset="0x738" description="Status Clear Register 14"   >
		<bitfield id="status_pulse_dmpac_out_0_dof_row_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_blk_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_sde_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_1" acronym="status_clr_reg_pulse_dmpac_out_0_1"  width="32" offset="0x73C" description="Status Clear Register 15"   >
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_tdone_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_2" acronym="status_clr_reg_pulse_dmpac_out_0_2"  width="32" offset="0x740" description="Status Clear Register 16"   >
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_watchdogtimer_err_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_3" acronym="status_clr_reg_pulse_dmpac_out_0_3"  width="32" offset="0x744" description="Status Clear Register 17"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_error_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_error_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_4" acronym="status_clr_reg_pulse_dmpac_out_0_4"  width="32" offset="0x748" description="Status Clear Register 18"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_5" acronym="status_clr_reg_pulse_dmpac_out_0_5"  width="32" offset="0x74C" description="Status Clear Register 19"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_dru_local_out_event_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_0_6" acronym="status_clr_reg_pulse_dmpac_out_0_6"  width="32" offset="0x750" description="Status Clear Register 20"   >
		<bitfield id="status_pulse_dmpac_out_0_dru_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_0_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_0_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_0" acronym="status_clr_reg_pulse_dmpac_out_1_0"  width="32" offset="0x754" description="Status Clear Register 21"   >
		<bitfield id="status_pulse_dmpac_out_1_dof_row_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_row_done" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_frame_done" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_read_error" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_write_error" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dof_mp0_rd_status_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dof_mp0_rd_status_error" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_blk_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_blk_done" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_frame_done_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_frame_done" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_read_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_read_error" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_sde_write_error_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_sde_write_error" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_fr_done_evt" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_sl2_rd_err" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_0_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_0_sl2_wr_err" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_fr_done_evt_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_fr_done_evt" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_sl2_rd_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_sl2_rd_err" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_foco_1_sl2_wr_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_foco_1_sl2_wr_err" end="25" begin="25" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_1" acronym="status_clr_reg_pulse_dmpac_out_1_1"  width="32" offset="0x758" description="Status Clear Register 22"   >
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_pipe_done_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_pipe_done_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_dec_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_spare_dec_0" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_spare_dec_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_spare_dec_1" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_0" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_1" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_7" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_tdone_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_tdone_8" end="27" begin="27" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_2" acronym="status_clr_reg_pulse_dmpac_out_1_2"  width="32" offset="0x75C" description="Status Clear Register 23"   >
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_7" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_watchdogtimer_err_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_watchdogtimer_err_8" end="3" begin="3" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_3" acronym="status_clr_reg_pulse_dmpac_out_1_3"  width="32" offset="0x760" description="Status Clear Register 24"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_error_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_error_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_error_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_4" acronym="status_clr_reg_pulse_dmpac_out_1_4"  width="32" offset="0x764" description="Status Clear Register 25"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_complete_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_complete_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_5" acronym="status_clr_reg_pulse_dmpac_out_1_5"  width="32" offset="0x768" description="Status Clear Register 26"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_0_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_0" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_1_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_1" end="1" begin="1" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_2_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_2" end="2" begin="2" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_3_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_3" end="3" begin="3" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_4_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_4" end="4" begin="4" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_5_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_5" end="5" begin="5" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_6_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_6" end="6" begin="6" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_7_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_7" end="7" begin="7" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_8_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_8" end="8" begin="8" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_9_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_9" end="9" begin="9" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_10_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_10" end="10" begin="10" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_11_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_11" end="11" begin="11" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_12_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_12" end="12" begin="12" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_13_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_13" end="13" begin="13" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_14_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_14" end="14" begin="14" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_15_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_15" end="15" begin="15" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_16_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_16" end="16" begin="16" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_17_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_17" end="17" begin="17" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_18_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_18" end="18" begin="18" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_19_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_19" end="19" begin="19" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_20_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_20" end="20" begin="20" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_21_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_21" end="21" begin="21" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_22_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_22" end="22" begin="22" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_23_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_23" end="23" begin="23" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_24_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_24" end="24" begin="24" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_25_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_25" end="25" begin="25" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_26_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_26" end="26" begin="26" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_27_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_27" end="27" begin="27" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_28_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_28" end="28" begin="28" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_29_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_29" end="29" begin="29" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_30_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_30" end="30" begin="30" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_dru_local_out_event_31_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_local_out_event_31" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="status_clr_reg_pulse_dmpac_out_1_6" acronym="status_clr_reg_pulse_dmpac_out_1_6"  width="32" offset="0x76C" description="Status Clear Register 27"   >
		<bitfield id="status_pulse_dmpac_out_1_dru_prot_err_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_dru_prot_err" end="0" begin="0" width="1" page="0" />
		<bitfield id="status_pulse_dmpac_out_1_ctm_pulse_clr" rwaccess="RW" description="Status ,write 1 to clear, for pulse_dmpac_out_1_en_ctm_pulse" end="1" begin="1" width="1" page="0" />
	</register>
	<register id="intr_vector_reg_level_dmpac_out_0" acronym="intr_vector_reg_level_dmpac_out_0"  width="32" offset="0xA80" description="Interrupt Vector for level_dmpac_out_0"   >
		<bitfield id="intr_vector_level_dmpac_out_0" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_level_dmpac_out_1" acronym="intr_vector_reg_level_dmpac_out_1"  width="32" offset="0xA84" description="Interrupt Vector for level_dmpac_out_1"   >
		<bitfield id="intr_vector_level_dmpac_out_1" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_dmpac_out_0" acronym="intr_vector_reg_pulse_dmpac_out_0"  width="32" offset="0xA88" description="Interrupt Vector for pulse_dmpac_out_0"   >
		<bitfield id="intr_vector_pulse_dmpac_out_0" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="intr_vector_reg_pulse_dmpac_out_1" acronym="intr_vector_reg_pulse_dmpac_out_1"  width="32" offset="0xA8C" description="Interrupt Vector for pulse_dmpac_out_1"   >
		<bitfield id="intr_vector_pulse_dmpac_out_1" rwaccess="RO" description="Interrupt Vector" end="0" begin="31" width="32" page="0" />
	</register>
	<register id="pipeline_control_0" acronym="pipeline_control_0"  width="32" offset="0x0" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 0 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_1" acronym="pipeline_control_1"  width="32" offset="0x4" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 1 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_2" acronym="pipeline_control_2"  width="32" offset="0x8" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 2 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_3" acronym="pipeline_control_3"  width="32" offset="0xC" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 3 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_4" acronym="pipeline_control_4"  width="32" offset="0x10" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 4 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_5" acronym="pipeline_control_5"  width="32" offset="0x14" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 5 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="pipeline_control_6" acronym="pipeline_control_6"  width="32" offset="0x18" description="Enable pipeline to activate all connected scheduler "   >
		<bitfield id="pipe_en" rwaccess="RW" description="Pipeline 6 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " end="0" begin="0" width="1" page="0" />
	</register>
	<register id="HWA0_scheduler_control" acronym="HWA0_scheduler_control"  width="32" offset="0x50" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA0 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA0 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA0 Scheduler resources must not be read during halted state.  '1'-> HWA0 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA0_HOP" acronym="HWA0_HOP"  width="32" offset="0x54" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA0_WDTimer" acronym="HWA0_WDTimer"  width="32" offset="0x58" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA0 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA0 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA0_BW_limiter" acronym="HWA0_BW_limiter"  width="32" offset="0x5C" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA0 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA0_cons0_control" acronym="HWA0_cons0_control"  width="32" offset="0x60" description="Controlling consumer socket 0 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons1_control" acronym="HWA0_cons1_control"  width="32" offset="0x64" description="Controlling consumer socket 1 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons2_control" acronym="HWA0_cons2_control"  width="32" offset="0x68" description="Controlling consumer socket 2 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons3_control" acronym="HWA0_cons3_control"  width="32" offset="0x6C" description="Controlling consumer socket 3 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons4_control" acronym="HWA0_cons4_control"  width="32" offset="0x70" description="Controlling consumer socket 4 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_cons5_control" acronym="HWA0_cons5_control"  width="32" offset="0x74" description="Controlling consumer socket 5 for HWA0"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 5 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA0 cons socket 5 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA0_prod0_control" acronym="HWA0_prod0_control"  width="32" offset="0x78" description="Controlling producer socket0 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod0_buf_control" acronym="HWA0_prod0_buf_control"  width="32" offset="0x7C" description="Controlling producer socket0 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod0_count" acronym="HWA0_prod0_count"  width="32" offset="0x80" description=" Defining count values for pre/post load for generating pend by HWA0 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_pa0_control" acronym="HWA0_pa0_control"  width="32" offset="0x84" description=" control register to manage pattern adapter on HWA0 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA0_pa0_prodcount" acronym="HWA0_pa0_prodcount"  width="32" offset="0x88" description=" count values for HWA0 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA0_prod1_control" acronym="HWA0_prod1_control"  width="32" offset="0x8C" description="Controlling producer socket1 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod1_buf_control" acronym="HWA0_prod1_buf_control"  width="32" offset="0x90" description="Controlling producer socket1 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod1_count" acronym="HWA0_prod1_count"  width="32" offset="0x94" description=" Defining count values for pre/post load for generating pend by HWA0 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_pa1_control" acronym="HWA0_pa1_control"  width="32" offset="0x98" description=" control register to manage pattern adapter on HWA0 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA0_pa1_prodcount" acronym="HWA0_pa1_prodcount"  width="32" offset="0x9C" description=" count values for HWA0 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA0_prod2_control" acronym="HWA0_prod2_control"  width="32" offset="0xA0" description="Controlling producer socket2 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod2_buf_control" acronym="HWA0_prod2_buf_control"  width="32" offset="0xA4" description="Controlling producer socket2 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod2_count" acronym="HWA0_prod2_count"  width="32" offset="0xA8" description=" Defining count values for pre/post load for generating pend by HWA0 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod3_control" acronym="HWA0_prod3_control"  width="32" offset="0xB4" description="Controlling producer socket3 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod3_buf_control" acronym="HWA0_prod3_buf_control"  width="32" offset="0xB8" description="Controlling producer socket3 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod3_count" acronym="HWA0_prod3_count"  width="32" offset="0xBC" description=" Defining count values for pre/post load for generating pend by HWA0 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod4_control" acronym="HWA0_prod4_control"  width="32" offset="0xC8" description="Controlling producer socket4 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod4_buf_control" acronym="HWA0_prod4_buf_control"  width="32" offset="0xCC" description="Controlling producer socket4 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod4_count" acronym="HWA0_prod4_count"  width="32" offset="0xD0" description=" Defining count values for pre/post load for generating pend by HWA0 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod5_control" acronym="HWA0_prod5_control"  width="32" offset="0xDC" description="Controlling producer socket5 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA0_prod5_buf_control" acronym="HWA0_prod5_buf_control"  width="32" offset="0xE0" description="Controlling producer socket5 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod5_count" acronym="HWA0_prod5_count"  width="32" offset="0xE4" description=" Defining count values for pre/post load for generating pend by HWA0 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA0_prod6_control" acronym="HWA0_prod6_control"  width="32" offset="0xF0" description="Controlling producer socket6 for HWA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA0 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6 " end="24" begin="26" width="3" page="0" />
	</register>
	<register id="HWA0_prod6_buf_control" acronym="HWA0_prod6_buf_control"  width="32" offset="0xF4" description="Controlling producer socket6 buffer for HWA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA0_prod6_count" acronym="HWA0_prod6_count"  width="32" offset="0xF8" description=" Defining count values for pre/post load for generating pend by HWA0 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_scheduler_control" acronym="HWA1_scheduler_control"  width="32" offset="0x104" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA1 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA1 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA1 Scheduler resources must not be read during halted state.  '1'-> HWA1 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA1_HOP" acronym="HWA1_HOP"  width="32" offset="0x108" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA1_WDTimer" acronym="HWA1_WDTimer"  width="32" offset="0x10C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA1 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA1 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA1_BW_limiter" acronym="HWA1_BW_limiter"  width="32" offset="0x110" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA1 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA1_cons0_control" acronym="HWA1_cons0_control"  width="32" offset="0x114" description="Controlling consumer socket 0 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons1_control" acronym="HWA1_cons1_control"  width="32" offset="0x118" description="Controlling consumer socket 1 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons2_control" acronym="HWA1_cons2_control"  width="32" offset="0x11C" description="Controlling consumer socket 2 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons3_control" acronym="HWA1_cons3_control"  width="32" offset="0x120" description="Controlling consumer socket 3 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons4_control" acronym="HWA1_cons4_control"  width="32" offset="0x124" description="Controlling consumer socket 4 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_cons5_control" acronym="HWA1_cons5_control"  width="32" offset="0x128" description="Controlling consumer socket 5 for HWA1"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 5 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA1 cons socket 5 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA1_prod0_control" acronym="HWA1_prod0_control"  width="32" offset="0x12C" description="Controlling producer socket0 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod0_buf_control" acronym="HWA1_prod0_buf_control"  width="32" offset="0x130" description="Controlling producer socket0 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod0_count" acronym="HWA1_prod0_count"  width="32" offset="0x134" description=" Defining count values for pre/post load for generating pend by HWA1 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_pa0_control" acronym="HWA1_pa0_control"  width="32" offset="0x138" description=" control register to manage pattern adapter on HWA1 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA1_pa0_prodcount" acronym="HWA1_pa0_prodcount"  width="32" offset="0x13C" description=" count values for HWA1 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA1_prod1_control" acronym="HWA1_prod1_control"  width="32" offset="0x140" description="Controlling producer socket1 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod1_buf_control" acronym="HWA1_prod1_buf_control"  width="32" offset="0x144" description="Controlling producer socket1 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod1_count" acronym="HWA1_prod1_count"  width="32" offset="0x148" description=" Defining count values for pre/post load for generating pend by HWA1 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_pa1_control" acronym="HWA1_pa1_control"  width="32" offset="0x14C" description=" control register to manage pattern adapter on HWA1 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA1_pa1_prodcount" acronym="HWA1_pa1_prodcount"  width="32" offset="0x150" description=" count values for HWA1 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA1_prod2_control" acronym="HWA1_prod2_control"  width="32" offset="0x154" description="Controlling producer socket2 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod2_buf_control" acronym="HWA1_prod2_buf_control"  width="32" offset="0x158" description="Controlling producer socket2 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod2_count" acronym="HWA1_prod2_count"  width="32" offset="0x15C" description=" Defining count values for pre/post load for generating pend by HWA1 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod3_control" acronym="HWA1_prod3_control"  width="32" offset="0x168" description="Controlling producer socket3 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod3_buf_control" acronym="HWA1_prod3_buf_control"  width="32" offset="0x16C" description="Controlling producer socket3 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod3_count" acronym="HWA1_prod3_count"  width="32" offset="0x170" description=" Defining count values for pre/post load for generating pend by HWA1 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod4_control" acronym="HWA1_prod4_control"  width="32" offset="0x17C" description="Controlling producer socket4 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod4_buf_control" acronym="HWA1_prod4_buf_control"  width="32" offset="0x180" description="Controlling producer socket4 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod4_count" acronym="HWA1_prod4_count"  width="32" offset="0x184" description=" Defining count values for pre/post load for generating pend by HWA1 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod5_control" acronym="HWA1_prod5_control"  width="32" offset="0x190" description="Controlling producer socket5 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA1_prod5_buf_control" acronym="HWA1_prod5_buf_control"  width="32" offset="0x194" description="Controlling producer socket5 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod5_count" acronym="HWA1_prod5_count"  width="32" offset="0x198" description=" Defining count values for pre/post load for generating pend by HWA1 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA1_prod6_control" acronym="HWA1_prod6_control"  width="32" offset="0x1A4" description="Controlling producer socket6 for HWA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA1 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6 " end="24" begin="26" width="3" page="0" />
	</register>
	<register id="HWA1_prod6_buf_control" acronym="HWA1_prod6_buf_control"  width="32" offset="0x1A8" description="Controlling producer socket6 buffer for HWA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA1_prod6_count" acronym="HWA1_prod6_count"  width="32" offset="0x1AC" description=" Defining count values for pre/post load for generating pend by HWA1 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_scheduler_control" acronym="HWA2_scheduler_control"  width="32" offset="0x1B8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA2 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA2 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA2 Scheduler resources must not be read during halted state.  '1'-> HWA2 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="eor_en" rwaccess="RW" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " end="22" begin="22" width="1" page="0" />
	</register>
	<register id="HWA2_HOP" acronym="HWA2_HOP"  width="32" offset="0x1BC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA2_WDTimer" acronym="HWA2_WDTimer"  width="32" offset="0x1C0" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA2 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA2 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA2_BW_limiter" acronym="HWA2_BW_limiter"  width="32" offset="0x1C4" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA2 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA2_cons0_control" acronym="HWA2_cons0_control"  width="32" offset="0x1C8" description="Controlling consumer socket 0 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_cons1_control" acronym="HWA2_cons1_control"  width="32" offset="0x1CC" description="Controlling consumer socket 1 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_cons2_control" acronym="HWA2_cons2_control"  width="32" offset="0x1D0" description="Controlling consumer socket 2 for HWA2"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA2 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA2_prod0_control" acronym="HWA2_prod0_control"  width="32" offset="0x1D4" description="Controlling producer socket0 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod0_buf_control" acronym="HWA2_prod0_buf_control"  width="32" offset="0x1D8" description="Controlling producer socket0 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod0_count" acronym="HWA2_prod0_count"  width="32" offset="0x1DC" description=" Defining count values for pre/post load for generating pend by HWA2 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa0_control" acronym="HWA2_pa0_control"  width="32" offset="0x1E0" description=" control register to manage pattern adapter on HWA2 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa0_prodcount" acronym="HWA2_pa0_prodcount"  width="32" offset="0x1E4" description=" count values for HWA2 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod1_control" acronym="HWA2_prod1_control"  width="32" offset="0x1E8" description="Controlling producer socket1 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod1_buf_control" acronym="HWA2_prod1_buf_control"  width="32" offset="0x1EC" description="Controlling producer socket1 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod1_count" acronym="HWA2_prod1_count"  width="32" offset="0x1F0" description=" Defining count values for pre/post load for generating pend by HWA2 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa1_control" acronym="HWA2_pa1_control"  width="32" offset="0x1F4" description=" control register to manage pattern adapter on HWA2 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa1_prodcount" acronym="HWA2_pa1_prodcount"  width="32" offset="0x1F8" description=" count values for HWA2 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod2_control" acronym="HWA2_prod2_control"  width="32" offset="0x1FC" description="Controlling producer socket2 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod2_buf_control" acronym="HWA2_prod2_buf_control"  width="32" offset="0x200" description="Controlling producer socket2 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod2_count" acronym="HWA2_prod2_count"  width="32" offset="0x204" description=" Defining count values for pre/post load for generating pend by HWA2 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa2_control" acronym="HWA2_pa2_control"  width="32" offset="0x208" description=" control register to manage pattern adapter on HWA2 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa2_prodcount" acronym="HWA2_pa2_prodcount"  width="32" offset="0x20C" description=" count values for HWA2 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod3_control" acronym="HWA2_prod3_control"  width="32" offset="0x210" description="Controlling producer socket3 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA2_prod3_buf_control" acronym="HWA2_prod3_buf_control"  width="32" offset="0x214" description="Controlling producer socket3 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod3_count" acronym="HWA2_prod3_count"  width="32" offset="0x218" description=" Defining count values for pre/post load for generating pend by HWA2 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa3_control" acronym="HWA2_pa3_control"  width="32" offset="0x21C" description=" control register to manage pattern adapter on HWA2 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa3_prodcount" acronym="HWA2_pa3_prodcount"  width="32" offset="0x220" description=" count values for HWA2 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod4_control" acronym="HWA2_prod4_control"  width="32" offset="0x224" description="Controlling producer socket4 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod4_buf_control" acronym="HWA2_prod4_buf_control"  width="32" offset="0x228" description="Controlling producer socket4 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod4_count" acronym="HWA2_prod4_count"  width="32" offset="0x22C" description=" Defining count values for pre/post load for generating pend by HWA2 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa4_control" acronym="HWA2_pa4_control"  width="32" offset="0x230" description=" control register to manage pattern adapter on HWA2 prod socket4 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa4_prodcount" acronym="HWA2_pa4_prodcount"  width="32" offset="0x234" description=" count values for HWA2 prod socket4 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod5_control" acronym="HWA2_prod5_control"  width="32" offset="0x238" description="Controlling producer socket5 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod5_buf_control" acronym="HWA2_prod5_buf_control"  width="32" offset="0x23C" description="Controlling producer socket5 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod5_count" acronym="HWA2_prod5_count"  width="32" offset="0x240" description=" Defining count values for pre/post load for generating pend by HWA2 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa5_control" acronym="HWA2_pa5_control"  width="32" offset="0x244" description=" control register to manage pattern adapter on HWA2 prod socket5 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa5_prodcount" acronym="HWA2_pa5_prodcount"  width="32" offset="0x248" description=" count values for HWA2 prod socket5 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod6_control" acronym="HWA2_prod6_control"  width="32" offset="0x24C" description="Controlling producer socket6 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod6_buf_control" acronym="HWA2_prod6_buf_control"  width="32" offset="0x250" description="Controlling producer socket6 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod6_count" acronym="HWA2_prod6_count"  width="32" offset="0x254" description=" Defining count values for pre/post load for generating pend by HWA2 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA2_pa6_control" acronym="HWA2_pa6_control"  width="32" offset="0x258" description=" control register to manage pattern adapter on HWA2 prod socket6 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA2_pa6_prodcount" acronym="HWA2_pa6_prodcount"  width="32" offset="0x25C" description=" count values for HWA2 prod socket6 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA2_prod7_control" acronym="HWA2_prod7_control"  width="32" offset="0x260" description="Controlling producer socket7 for HWA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA2 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA2_prod7_buf_control" acronym="HWA2_prod7_buf_control"  width="32" offset="0x264" description="Controlling producer socket7 buffer for HWA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA2_prod7_count" acronym="HWA2_prod7_count"  width="32" offset="0x268" description=" Defining count values for pre/post load for generating pend by HWA2 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_scheduler_control" acronym="HWA3_scheduler_control"  width="32" offset="0x274" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA3 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA3 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA3 Scheduler resources must not be read during halted state.  '1'-> HWA3 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="eor_en" rwaccess="RW" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " end="22" begin="22" width="1" page="0" />
	</register>
	<register id="HWA3_HOP" acronym="HWA3_HOP"  width="32" offset="0x278" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA3_WDTimer" acronym="HWA3_WDTimer"  width="32" offset="0x27C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA3 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA3 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA3_BW_limiter" acronym="HWA3_BW_limiter"  width="32" offset="0x280" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA3 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA3_cons0_control" acronym="HWA3_cons0_control"  width="32" offset="0x284" description="Controlling consumer socket 0 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_cons1_control" acronym="HWA3_cons1_control"  width="32" offset="0x288" description="Controlling consumer socket 1 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_cons2_control" acronym="HWA3_cons2_control"  width="32" offset="0x28C" description="Controlling consumer socket 2 for HWA3"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA3 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA3_prod0_control" acronym="HWA3_prod0_control"  width="32" offset="0x290" description="Controlling producer socket0 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod0_buf_control" acronym="HWA3_prod0_buf_control"  width="32" offset="0x294" description="Controlling producer socket0 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod0_count" acronym="HWA3_prod0_count"  width="32" offset="0x298" description=" Defining count values for pre/post load for generating pend by HWA3 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa0_control" acronym="HWA3_pa0_control"  width="32" offset="0x29C" description=" control register to manage pattern adapter on HWA3 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa0_prodcount" acronym="HWA3_pa0_prodcount"  width="32" offset="0x2A0" description=" count values for HWA3 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod1_control" acronym="HWA3_prod1_control"  width="32" offset="0x2A4" description="Controlling producer socket1 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod1_buf_control" acronym="HWA3_prod1_buf_control"  width="32" offset="0x2A8" description="Controlling producer socket1 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod1_count" acronym="HWA3_prod1_count"  width="32" offset="0x2AC" description=" Defining count values for pre/post load for generating pend by HWA3 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa1_control" acronym="HWA3_pa1_control"  width="32" offset="0x2B0" description=" control register to manage pattern adapter on HWA3 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa1_prodcount" acronym="HWA3_pa1_prodcount"  width="32" offset="0x2B4" description=" count values for HWA3 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod2_control" acronym="HWA3_prod2_control"  width="32" offset="0x2B8" description="Controlling producer socket2 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod2_buf_control" acronym="HWA3_prod2_buf_control"  width="32" offset="0x2BC" description="Controlling producer socket2 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod2_count" acronym="HWA3_prod2_count"  width="32" offset="0x2C0" description=" Defining count values for pre/post load for generating pend by HWA3 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa2_control" acronym="HWA3_pa2_control"  width="32" offset="0x2C4" description=" control register to manage pattern adapter on HWA3 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa2_prodcount" acronym="HWA3_pa2_prodcount"  width="32" offset="0x2C8" description=" count values for HWA3 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod3_control" acronym="HWA3_prod3_control"  width="32" offset="0x2CC" description="Controlling producer socket3 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="partial_bpr_count" rwaccess="RW" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " end="18" begin="21" width="4" page="0" />
		<bitfield id="partial_bpr_trigmode" rwaccess="RW" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" end="22" begin="23" width="2" page="0" />
	</register>
	<register id="HWA3_prod3_buf_control" acronym="HWA3_prod3_buf_control"  width="32" offset="0x2D0" description="Controlling producer socket3 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod3_count" acronym="HWA3_prod3_count"  width="32" offset="0x2D4" description=" Defining count values for pre/post load for generating pend by HWA3 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa3_control" acronym="HWA3_pa3_control"  width="32" offset="0x2D8" description=" control register to manage pattern adapter on HWA3 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa3_prodcount" acronym="HWA3_pa3_prodcount"  width="32" offset="0x2DC" description=" count values for HWA3 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod4_control" acronym="HWA3_prod4_control"  width="32" offset="0x2E0" description="Controlling producer socket4 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod4_buf_control" acronym="HWA3_prod4_buf_control"  width="32" offset="0x2E4" description="Controlling producer socket4 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod4_count" acronym="HWA3_prod4_count"  width="32" offset="0x2E8" description=" Defining count values for pre/post load for generating pend by HWA3 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa4_control" acronym="HWA3_pa4_control"  width="32" offset="0x2EC" description=" control register to manage pattern adapter on HWA3 prod socket4 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa4_prodcount" acronym="HWA3_pa4_prodcount"  width="32" offset="0x2F0" description=" count values for HWA3 prod socket4 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod5_control" acronym="HWA3_prod5_control"  width="32" offset="0x2F4" description="Controlling producer socket5 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod5_buf_control" acronym="HWA3_prod5_buf_control"  width="32" offset="0x2F8" description="Controlling producer socket5 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod5_count" acronym="HWA3_prod5_count"  width="32" offset="0x2FC" description=" Defining count values for pre/post load for generating pend by HWA3 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa5_control" acronym="HWA3_pa5_control"  width="32" offset="0x300" description=" control register to manage pattern adapter on HWA3 prod socket5 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa5_prodcount" acronym="HWA3_pa5_prodcount"  width="32" offset="0x304" description=" count values for HWA3 prod socket5 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod6_control" acronym="HWA3_prod6_control"  width="32" offset="0x308" description="Controlling producer socket6 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod6_buf_control" acronym="HWA3_prod6_buf_control"  width="32" offset="0x30C" description="Controlling producer socket6 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod6_count" acronym="HWA3_prod6_count"  width="32" offset="0x310" description=" Defining count values for pre/post load for generating pend by HWA3 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA3_pa6_control" acronym="HWA3_pa6_control"  width="32" offset="0x314" description=" control register to manage pattern adapter on HWA3 prod socket6 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA3_pa6_prodcount" acronym="HWA3_pa6_prodcount"  width="32" offset="0x318" description=" count values for HWA3 prod socket6 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA3_prod7_control" acronym="HWA3_prod7_control"  width="32" offset="0x31C" description="Controlling producer socket7 for HWA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA3 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7." end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA3_prod7_buf_control" acronym="HWA3_prod7_buf_control"  width="32" offset="0x320" description="Controlling producer socket7 buffer for HWA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA3_prod7_count" acronym="HWA3_prod7_count"  width="32" offset="0x324" description=" Defining count values for pre/post load for generating pend by HWA3 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_scheduler_control" acronym="HWA4_scheduler_control"  width="32" offset="0x330" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA4 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA4 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA4 Scheduler resources must not be read during halted state.  '1'-> HWA4 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA4_HOP" acronym="HWA4_HOP"  width="32" offset="0x334" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA4_WDTimer" acronym="HWA4_WDTimer"  width="32" offset="0x338" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA4 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA4 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA4_BW_limiter" acronym="HWA4_BW_limiter"  width="32" offset="0x33C" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA4 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA4_cons0_control" acronym="HWA4_cons0_control"  width="32" offset="0x340" description="Controlling consumer socket 0 for HWA4"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA4 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA4_cons1_control" acronym="HWA4_cons1_control"  width="32" offset="0x344" description="Controlling consumer socket 1 for HWA4"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA4 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA4_prod0_control" acronym="HWA4_prod0_control"  width="32" offset="0x348" description="Controlling producer socket0 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod0_buf_control" acronym="HWA4_prod0_buf_control"  width="32" offset="0x34C" description="Controlling producer socket0 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod0_count" acronym="HWA4_prod0_count"  width="32" offset="0x350" description=" Defining count values for pre/post load for generating pend by HWA4 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod1_control" acronym="HWA4_prod1_control"  width="32" offset="0x35C" description="Controlling producer socket1 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod1_buf_control" acronym="HWA4_prod1_buf_control"  width="32" offset="0x360" description="Controlling producer socket1 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod1_count" acronym="HWA4_prod1_count"  width="32" offset="0x364" description=" Defining count values for pre/post load for generating pend by HWA4 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod2_control" acronym="HWA4_prod2_control"  width="32" offset="0x370" description="Controlling producer socket2 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod2_buf_control" acronym="HWA4_prod2_buf_control"  width="32" offset="0x374" description="Controlling producer socket2 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod2_count" acronym="HWA4_prod2_count"  width="32" offset="0x378" description=" Defining count values for pre/post load for generating pend by HWA4 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod3_control" acronym="HWA4_prod3_control"  width="32" offset="0x384" description="Controlling producer socket3 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod3_buf_control" acronym="HWA4_prod3_buf_control"  width="32" offset="0x388" description="Controlling producer socket3 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod3_count" acronym="HWA4_prod3_count"  width="32" offset="0x38C" description=" Defining count values for pre/post load for generating pend by HWA4 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod4_control" acronym="HWA4_prod4_control"  width="32" offset="0x398" description="Controlling producer socket4 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod4_buf_control" acronym="HWA4_prod4_buf_control"  width="32" offset="0x39C" description="Controlling producer socket4 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod4_count" acronym="HWA4_prod4_count"  width="32" offset="0x3A0" description=" Defining count values for pre/post load for generating pend by HWA4 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod5_control" acronym="HWA4_prod5_control"  width="32" offset="0x3AC" description="Controlling producer socket5 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod5_buf_control" acronym="HWA4_prod5_buf_control"  width="32" offset="0x3B0" description="Controlling producer socket5 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod5_count" acronym="HWA4_prod5_count"  width="32" offset="0x3B4" description=" Defining count values for pre/post load for generating pend by HWA4 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod6_control" acronym="HWA4_prod6_control"  width="32" offset="0x3C0" description="Controlling producer socket6 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod6_buf_control" acronym="HWA4_prod6_buf_control"  width="32" offset="0x3C4" description="Controlling producer socket6 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod6_count" acronym="HWA4_prod6_count"  width="32" offset="0x3C8" description=" Defining count values for pre/post load for generating pend by HWA4 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod7_control" acronym="HWA4_prod7_control"  width="32" offset="0x3D4" description="Controlling producer socket7 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod7_buf_control" acronym="HWA4_prod7_buf_control"  width="32" offset="0x3D8" description="Controlling producer socket7 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod7_count" acronym="HWA4_prod7_count"  width="32" offset="0x3DC" description=" Defining count values for pre/post load for generating pend by HWA4 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod8_control" acronym="HWA4_prod8_control"  width="32" offset="0x3E8" description="Controlling producer socket8 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 8. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod8_buf_control" acronym="HWA4_prod8_buf_control"  width="32" offset="0x3EC" description="Controlling producer socket8 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod8_count" acronym="HWA4_prod8_count"  width="32" offset="0x3F0" description=" Defining count values for pre/post load for generating pend by HWA4 prod8"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod9_control" acronym="HWA4_prod9_control"  width="32" offset="0x3FC" description="Controlling producer socket9 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 9. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA4_prod9_buf_control" acronym="HWA4_prod9_buf_control"  width="32" offset="0x400" description="Controlling producer socket9 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod9_count" acronym="HWA4_prod9_count"  width="32" offset="0x404" description=" Defining count values for pre/post load for generating pend by HWA4 prod9"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA4_prod10_control" acronym="HWA4_prod10_control"  width="32" offset="0x410" description="Controlling producer socket10 for HWA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA4 prod socket 10. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10 " end="24" begin="27" width="4" page="0" />
	</register>
	<register id="HWA4_prod10_buf_control" acronym="HWA4_prod10_buf_control"  width="32" offset="0x414" description="Controlling producer socket10 buffer for HWA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA4_prod10_count" acronym="HWA4_prod10_count"  width="32" offset="0x418" description=" Defining count values for pre/post load for generating pend by HWA4 prod10"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_scheduler_control" acronym="HWA5_scheduler_control"  width="32" offset="0x424" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA5 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA5 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA5 Scheduler resources must not be read during halted state.  '1'-> HWA5 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA5_HOP" acronym="HWA5_HOP"  width="32" offset="0x428" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA5_WDTimer" acronym="HWA5_WDTimer"  width="32" offset="0x42C" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA5 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA5 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA5_BW_limiter" acronym="HWA5_BW_limiter"  width="32" offset="0x430" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA5 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA5_cons0_control" acronym="HWA5_cons0_control"  width="32" offset="0x434" description="Controlling consumer socket 0 for HWA5"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA5 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA5_cons1_control" acronym="HWA5_cons1_control"  width="32" offset="0x438" description="Controlling consumer socket 1 for HWA5"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA5 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA5_prod0_control" acronym="HWA5_prod0_control"  width="32" offset="0x43C" description="Controlling producer socket0 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod0_buf_control" acronym="HWA5_prod0_buf_control"  width="32" offset="0x440" description="Controlling producer socket0 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod0_count" acronym="HWA5_prod0_count"  width="32" offset="0x444" description=" Defining count values for pre/post load for generating pend by HWA5 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod1_control" acronym="HWA5_prod1_control"  width="32" offset="0x450" description="Controlling producer socket1 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod1_buf_control" acronym="HWA5_prod1_buf_control"  width="32" offset="0x454" description="Controlling producer socket1 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod1_count" acronym="HWA5_prod1_count"  width="32" offset="0x458" description=" Defining count values for pre/post load for generating pend by HWA5 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod2_control" acronym="HWA5_prod2_control"  width="32" offset="0x464" description="Controlling producer socket2 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod2_buf_control" acronym="HWA5_prod2_buf_control"  width="32" offset="0x468" description="Controlling producer socket2 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod2_count" acronym="HWA5_prod2_count"  width="32" offset="0x46C" description=" Defining count values for pre/post load for generating pend by HWA5 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod3_control" acronym="HWA5_prod3_control"  width="32" offset="0x478" description="Controlling producer socket3 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod3_buf_control" acronym="HWA5_prod3_buf_control"  width="32" offset="0x47C" description="Controlling producer socket3 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod3_count" acronym="HWA5_prod3_count"  width="32" offset="0x480" description=" Defining count values for pre/post load for generating pend by HWA5 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod4_control" acronym="HWA5_prod4_control"  width="32" offset="0x48C" description="Controlling producer socket4 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod4_buf_control" acronym="HWA5_prod4_buf_control"  width="32" offset="0x490" description="Controlling producer socket4 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod4_count" acronym="HWA5_prod4_count"  width="32" offset="0x494" description=" Defining count values for pre/post load for generating pend by HWA5 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod5_control" acronym="HWA5_prod5_control"  width="32" offset="0x4A0" description="Controlling producer socket5 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 5. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod5_buf_control" acronym="HWA5_prod5_buf_control"  width="32" offset="0x4A4" description="Controlling producer socket5 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod5_count" acronym="HWA5_prod5_count"  width="32" offset="0x4A8" description=" Defining count values for pre/post load for generating pend by HWA5 prod5"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod6_control" acronym="HWA5_prod6_control"  width="32" offset="0x4B4" description="Controlling producer socket6 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 6. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod6_buf_control" acronym="HWA5_prod6_buf_control"  width="32" offset="0x4B8" description="Controlling producer socket6 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod6_count" acronym="HWA5_prod6_count"  width="32" offset="0x4BC" description=" Defining count values for pre/post load for generating pend by HWA5 prod6"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod7_control" acronym="HWA5_prod7_control"  width="32" offset="0x4C8" description="Controlling producer socket7 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 7. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod7_buf_control" acronym="HWA5_prod7_buf_control"  width="32" offset="0x4CC" description="Controlling producer socket7 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod7_count" acronym="HWA5_prod7_count"  width="32" offset="0x4D0" description=" Defining count values for pre/post load for generating pend by HWA5 prod7"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod8_control" acronym="HWA5_prod8_control"  width="32" offset="0x4DC" description="Controlling producer socket8 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 8. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod8_buf_control" acronym="HWA5_prod8_buf_control"  width="32" offset="0x4E0" description="Controlling producer socket8 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod8_count" acronym="HWA5_prod8_count"  width="32" offset="0x4E4" description=" Defining count values for pre/post load for generating pend by HWA5 prod8"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod9_control" acronym="HWA5_prod9_control"  width="32" offset="0x4F0" description="Controlling producer socket9 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 9. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA5_prod9_buf_control" acronym="HWA5_prod9_buf_control"  width="32" offset="0x4F4" description="Controlling producer socket9 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod9_count" acronym="HWA5_prod9_count"  width="32" offset="0x4F8" description=" Defining count values for pre/post load for generating pend by HWA5 prod9"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA5_prod10_control" acronym="HWA5_prod10_control"  width="32" offset="0x504" description="Controlling producer socket10 for HWA5"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA5 prod socket 10. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10 " end="24" begin="27" width="4" page="0" />
	</register>
	<register id="HWA5_prod10_buf_control" acronym="HWA5_prod10_buf_control"  width="32" offset="0x508" description="Controlling producer socket10 buffer for HWA5"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA5_prod10_count" acronym="HWA5_prod10_count"  width="32" offset="0x50C" description=" Defining count values for pre/post load for generating pend by HWA5 prod10"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA6_scheduler_control" acronym="HWA6_scheduler_control"  width="32" offset="0x518" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA6 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA6 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA6 Scheduler resources must not be read during halted state.  '1'-> HWA6 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA6_HOP" acronym="HWA6_HOP"  width="32" offset="0x51C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA6_WDTimer" acronym="HWA6_WDTimer"  width="32" offset="0x520" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA6 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA6 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA6_BW_limiter" acronym="HWA6_BW_limiter"  width="32" offset="0x524" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA6 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA6_cons0_control" acronym="HWA6_cons0_control"  width="32" offset="0x528" description="Controlling consumer socket 0 for HWA6"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA6 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA6_cons1_control" acronym="HWA6_cons1_control"  width="32" offset="0x52C" description="Controlling consumer socket 1 for HWA6"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA6 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA6_prod0_control" acronym="HWA6_prod0_control"  width="32" offset="0x530" description="Controlling producer socket0 for HWA6"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA6 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA6_prod0_buf_control" acronym="HWA6_prod0_buf_control"  width="32" offset="0x534" description="Controlling producer socket0 buffer for HWA6"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA6_prod0_count" acronym="HWA6_prod0_count"  width="32" offset="0x538" description=" Defining count values for pre/post load for generating pend by HWA6 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA6_prod1_control" acronym="HWA6_prod1_control"  width="32" offset="0x544" description="Controlling producer socket1 for HWA6"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA6 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA6_prod1_buf_control" acronym="HWA6_prod1_buf_control"  width="32" offset="0x548" description="Controlling producer socket1 buffer for HWA6"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA6_prod1_count" acronym="HWA6_prod1_count"  width="32" offset="0x54C" description=" Defining count values for pre/post load for generating pend by HWA6 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_scheduler_control" acronym="HWA7_scheduler_control"  width="32" offset="0x558" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA7 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA7 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA7 Scheduler resources must not be read during halted state.  '1'-> HWA7 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA7_HOP" acronym="HWA7_HOP"  width="32" offset="0x55C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA7_WDTimer" acronym="HWA7_WDTimer"  width="32" offset="0x560" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA7 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA7 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA7_BW_limiter" acronym="HWA7_BW_limiter"  width="32" offset="0x564" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA7 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA7_cons0_control" acronym="HWA7_cons0_control"  width="32" offset="0x568" description="Controlling consumer socket 0 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons1_control" acronym="HWA7_cons1_control"  width="32" offset="0x56C" description="Controlling consumer socket 1 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons2_control" acronym="HWA7_cons2_control"  width="32" offset="0x570" description="Controlling consumer socket 2 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons3_control" acronym="HWA7_cons3_control"  width="32" offset="0x574" description="Controlling consumer socket 3 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_cons4_control" acronym="HWA7_cons4_control"  width="32" offset="0x578" description="Controlling consumer socket 4 for HWA7"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA7 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA7_prod0_control" acronym="HWA7_prod0_control"  width="32" offset="0x57C" description="Controlling producer socket0 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod0_buf_control" acronym="HWA7_prod0_buf_control"  width="32" offset="0x580" description="Controlling producer socket0 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod0_count" acronym="HWA7_prod0_count"  width="32" offset="0x584" description=" Defining count values for pre/post load for generating pend by HWA7 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa0_control" acronym="HWA7_pa0_control"  width="32" offset="0x588" description=" control register to manage pattern adapter on HWA7 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa0_prodcount" acronym="HWA7_pa0_prodcount"  width="32" offset="0x58C" description=" count values for HWA7 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod1_control" acronym="HWA7_prod1_control"  width="32" offset="0x590" description="Controlling producer socket1 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod1_buf_control" acronym="HWA7_prod1_buf_control"  width="32" offset="0x594" description="Controlling producer socket1 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod1_count" acronym="HWA7_prod1_count"  width="32" offset="0x598" description=" Defining count values for pre/post load for generating pend by HWA7 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa1_control" acronym="HWA7_pa1_control"  width="32" offset="0x59C" description=" control register to manage pattern adapter on HWA7 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa1_prodcount" acronym="HWA7_pa1_prodcount"  width="32" offset="0x5A0" description=" count values for HWA7 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod2_control" acronym="HWA7_prod2_control"  width="32" offset="0x5A4" description="Controlling producer socket2 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod2_buf_control" acronym="HWA7_prod2_buf_control"  width="32" offset="0x5A8" description="Controlling producer socket2 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod2_count" acronym="HWA7_prod2_count"  width="32" offset="0x5AC" description=" Defining count values for pre/post load for generating pend by HWA7 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa2_control" acronym="HWA7_pa2_control"  width="32" offset="0x5B0" description=" control register to manage pattern adapter on HWA7 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa2_prodcount" acronym="HWA7_pa2_prodcount"  width="32" offset="0x5B4" description=" count values for HWA7 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod3_control" acronym="HWA7_prod3_control"  width="32" offset="0x5B8" description="Controlling producer socket3 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA7_prod3_buf_control" acronym="HWA7_prod3_buf_control"  width="32" offset="0x5BC" description="Controlling producer socket3 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod3_count" acronym="HWA7_prod3_count"  width="32" offset="0x5C0" description=" Defining count values for pre/post load for generating pend by HWA7 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA7_pa3_control" acronym="HWA7_pa3_control"  width="32" offset="0x5C4" description=" control register to manage pattern adapter on HWA7 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA7_pa3_prodcount" acronym="HWA7_pa3_prodcount"  width="32" offset="0x5C8" description=" count values for HWA7 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA7_prod4_control" acronym="HWA7_prod4_control"  width="32" offset="0x5CC" description="Controlling producer socket4 for HWA7"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA7 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4 " end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA7_prod4_buf_control" acronym="HWA7_prod4_buf_control"  width="32" offset="0x5D0" description="Controlling producer socket4 buffer for HWA7"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA7_prod4_count" acronym="HWA7_prod4_count"  width="32" offset="0x5D4" description=" Defining count values for pre/post load for generating pend by HWA7 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_scheduler_control" acronym="HWA8_scheduler_control"  width="32" offset="0x5E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA8 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA8 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA8 Scheduler resources must not be read during halted state.  '1'-> HWA8 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
	</register>
	<register id="HWA8_HOP" acronym="HWA8_HOP"  width="32" offset="0x5E4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further start. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA8_WDTimer" acronym="HWA8_WDTimer"  width="32" offset="0x5E8" description=" Watchdog timer control register"   >
		<bitfield id="wdtimer_en" rwaccess="RW" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" end="0" begin="0" width="1" page="0" />
		<bitfield id="wdtimer_status" rwaccess="RO" description="HWA8 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" end="1" begin="1" width="1" page="0" />
		<bitfield id="wdtimer_mode" rwaccess="RW" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" end="2" begin="2" width="1" page="0" />
		<bitfield id="wdtimer_count" rwaccess="RO" description="Current value of HWA8 Scheduler watchdog timer count" end="8" begin="24" width="17" page="0" />
	</register>
	<register id="HWA8_BW_limiter" acronym="HWA8_BW_limiter"  width="32" offset="0x5EC" description="Scheduler BW Control Register. Processing unit level BW control. Use DMA to eliminate peak system BW within processing units line/Block"   >
		<bitfield id="BW_limiter_en" rwaccess="RW" description="'1' -> Enable BW limiter function for HWA8 sch, '0' --> Disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="BW_token_count" rwaccess="RW" description=" Max Token count to create average BW " end="1" begin="4" width="4" page="0" />
		<bitfield id="BW_cycle_count" rwaccess="RW" description=" Average Cycle count between successive Task Start " end="8" begin="22" width="15" page="0" />
	</register>
	<register id="HWA8_cons0_control" acronym="HWA8_cons0_control"  width="32" offset="0x5F0" description="Controlling consumer socket 0 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 0 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons1_control" acronym="HWA8_cons1_control"  width="32" offset="0x5F4" description="Controlling consumer socket 1 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons2_control" acronym="HWA8_cons2_control"  width="32" offset="0x5F8" description="Controlling consumer socket 2 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 2 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 2 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons3_control" acronym="HWA8_cons3_control"  width="32" offset="0x5FC" description="Controlling consumer socket 3 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 3 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 3 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_cons4_control" acronym="HWA8_cons4_control"  width="32" offset="0x600" description="Controlling consumer socket 4 for HWA8"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 4 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA8 cons socket 4 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA8_prod0_control" acronym="HWA8_prod0_control"  width="32" offset="0x604" description="Controlling producer socket0 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod0_buf_control" acronym="HWA8_prod0_buf_control"  width="32" offset="0x608" description="Controlling producer socket0 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod0_count" acronym="HWA8_prod0_count"  width="32" offset="0x60C" description=" Defining count values for pre/post load for generating pend by HWA8 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa0_control" acronym="HWA8_pa0_control"  width="32" offset="0x610" description=" control register to manage pattern adapter on HWA8 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa0_prodcount" acronym="HWA8_pa0_prodcount"  width="32" offset="0x614" description=" count values for HWA8 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod1_control" acronym="HWA8_prod1_control"  width="32" offset="0x618" description="Controlling producer socket1 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod1_buf_control" acronym="HWA8_prod1_buf_control"  width="32" offset="0x61C" description="Controlling producer socket1 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod1_count" acronym="HWA8_prod1_count"  width="32" offset="0x620" description=" Defining count values for pre/post load for generating pend by HWA8 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa1_control" acronym="HWA8_pa1_control"  width="32" offset="0x624" description=" control register to manage pattern adapter on HWA8 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa1_prodcount" acronym="HWA8_pa1_prodcount"  width="32" offset="0x628" description=" count values for HWA8 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod2_control" acronym="HWA8_prod2_control"  width="32" offset="0x62C" description="Controlling producer socket2 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod2_buf_control" acronym="HWA8_prod2_buf_control"  width="32" offset="0x630" description="Controlling producer socket2 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod2_count" acronym="HWA8_prod2_count"  width="32" offset="0x634" description=" Defining count values for pre/post load for generating pend by HWA8 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa2_control" acronym="HWA8_pa2_control"  width="32" offset="0x638" description=" control register to manage pattern adapter on HWA8 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa2_prodcount" acronym="HWA8_pa2_prodcount"  width="32" offset="0x63C" description=" count values for HWA8 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod3_control" acronym="HWA8_prod3_control"  width="32" offset="0x640" description="Controlling producer socket3 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA8_prod3_buf_control" acronym="HWA8_prod3_buf_control"  width="32" offset="0x644" description="Controlling producer socket3 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod3_count" acronym="HWA8_prod3_count"  width="32" offset="0x648" description=" Defining count values for pre/post load for generating pend by HWA8 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA8_pa3_control" acronym="HWA8_pa3_control"  width="32" offset="0x64C" description=" control register to manage pattern adapter on HWA8 prod socket3 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA8_pa3_prodcount" acronym="HWA8_pa3_prodcount"  width="32" offset="0x650" description=" count values for HWA8 prod socket3 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA8_prod4_control" acronym="HWA8_prod4_control"  width="32" offset="0x654" description="Controlling producer socket4 for HWA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA8 prod socket 4. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="mask_select" rwaccess="RW" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4 " end="24" begin="25" width="2" page="0" />
	</register>
	<register id="HWA8_prod4_buf_control" acronym="HWA8_prod4_buf_control"  width="32" offset="0x658" description="Controlling producer socket4 buffer for HWA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA8_prod4_count" acronym="HWA8_prod4_count"  width="32" offset="0x65C" description=" Defining count values for pre/post load for generating pend by HWA8 prod4"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_scheduler_control" acronym="HWA12_scheduler_control"  width="32" offset="0x668" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA12 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA12 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA12 Scheduler resources must not be read during halted state.  '1'-> HWA12 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA12" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA12_HOP" acronym="HWA12_HOP"  width="32" offset="0x66C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA12_cons0_control" acronym="HWA12_cons0_control"  width="32" offset="0x678" description="Controlling consumer socket 0 for HWA12"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA12 cons socket 0 " end="1" begin="9" width="9" page="0" />
		<bitfield id="set_pend" rwaccess="WO" description=" writing '1' sets pend on consumer socket  " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_prod" rwaccess="RW" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA12_cons1_control" acronym="HWA12_cons1_control"  width="32" offset="0x67C" description="Controlling consumer socket 1 for HWA12"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA12 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA12_prod0_control" acronym="HWA12_prod0_control"  width="32" offset="0x680" description="Controlling producer socket0 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="prod_dec" rwaccess="WO" description=" writing '1' decrement prod count value " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_cons" rwaccess="RW" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA12_prod0_buf_control" acronym="HWA12_prod0_buf_control"  width="32" offset="0x684" description="Controlling producer socket0 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod0_count" acronym="HWA12_prod0_count"  width="32" offset="0x688" description=" Defining count values for pre/post load for generating pend by HWA12 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa0_control" acronym="HWA12_pa0_control"  width="32" offset="0x68C" description=" control register to manage pattern adapter on HWA12 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa0_prodcount" acronym="HWA12_pa0_prodcount"  width="32" offset="0x690" description=" count values for HWA12 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod1_control" acronym="HWA12_prod1_control"  width="32" offset="0x694" description="Controlling producer socket1 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod1_buf_control" acronym="HWA12_prod1_buf_control"  width="32" offset="0x698" description="Controlling producer socket1 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod1_count" acronym="HWA12_prod1_count"  width="32" offset="0x69C" description=" Defining count values for pre/post load for generating pend by HWA12 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa1_control" acronym="HWA12_pa1_control"  width="32" offset="0x6A0" description=" control register to manage pattern adapter on HWA12 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa1_prodcount" acronym="HWA12_pa1_prodcount"  width="32" offset="0x6A4" description=" count values for HWA12 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod2_control" acronym="HWA12_prod2_control"  width="32" offset="0x6A8" description="Controlling producer socket2 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod2_buf_control" acronym="HWA12_prod2_buf_control"  width="32" offset="0x6AC" description="Controlling producer socket2 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod2_count" acronym="HWA12_prod2_count"  width="32" offset="0x6B0" description=" Defining count values for pre/post load for generating pend by HWA12 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA12_pa2_control" acronym="HWA12_pa2_control"  width="32" offset="0x6B4" description=" control register to manage pattern adapter on HWA12 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="0" width="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" width="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="2" width="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="12" width="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="22" width="10" page="0" />
	</register>
	<register id="HWA12_pa2_prodcount" acronym="HWA12_pa2_prodcount"  width="32" offset="0x6B8" description=" count values for HWA12 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="5" width="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="15" width="10" page="0" />
	</register>
	<register id="HWA12_prod3_control" acronym="HWA12_prod3_control"  width="32" offset="0x6BC" description="Controlling producer socket3 for HWA12"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA12 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
	</register>
	<register id="HWA12_prod3_buf_control" acronym="HWA12_prod3_buf_control"  width="32" offset="0x6C0" description="Controlling producer socket3 buffer for HWA12"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA12_prod3_count" acronym="HWA12_prod3_count"  width="32" offset="0x6C4" description=" Defining count values for pre/post load for generating pend by HWA12 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="28" width="13" page="0" />
	</register>
	<register id="HWA13_scheduler_control" acronym="HWA13_scheduler_control"  width="32" offset="0x6D0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="0" width="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA13 Scheduler" end="1" begin="3" width="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="5" width="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="6" width="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA13 Scheduler" end="7" begin="10" width="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA13 Scheduler resources must not be read during halted state.  '1'-> HWA13 Scheduler resources are readable during halted state" end="12" begin="12" width="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA13" end="13" begin="20" width="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="23" width="1" page="0" />
	</register>
	<register id="HWA13_HOP" acronym="HWA13_HOP"  width="32" offset="0x6D4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="0" width="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" width="13" page="0" />
	</register>
	<register id="HWA13_cons0_control" acronym="HWA13_cons0_control"  width="32" offset="0x6E0" description="Controlling consumer socket 0 for HWA13"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA13 cons socket 0 " end="1" begin="9" width="9" page="0" />
		<bitfield id="set_pend" rwaccess="WO" description=" writing '1' sets pend on consumer socket  " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_prod" rwaccess="RW" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA13_cons1_control" acronym="HWA13_cons1_control"  width="32" offset="0x6E4" description="Controlling consumer socket 1 for HWA13"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA13 cons socket 1 " end="1" begin="9" width="9" page="0" />
	</register>
	<register id="HWA13_prod0_control" acronym="HWA13_prod0_control"  width="32" offset="0x6E8" description="Controlling producer socket0 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="0" width="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" width="8" page="0" />
		<bitfield id="prod_dec" rwaccess="WO" description=" writing '1' decrement prod count value " end="30" begin="30" width="1" page="0" />
		<bitfield id="ehwa_cons" rwaccess="RW" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" end="31" begin="31" width="1" page="0" />
	</register>
	<register id="HWA13_prod0_buf_control" acronym="HWA13_prod0_buf_control"  width="32" offset="0x6EC" description="Controlling producer socket0 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="12" width="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="20" width="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="26" width="6" page="0" />
	</register>
	<register id="HWA13_prod0_count" acronym="HWA13_prod0_count"  width="32" offset="0x6F0" description=" Defining count values for pre/post load for generating pend by HWA13 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="7" width="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="15" width="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA13_pa0_control" acronym="HWA13_pa0_control"  width="32" offset="0x6F4" description=" control register to manage pattern adapter on HWA13 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA13_pa0_prodcount" acronym="HWA13_pa0_prodcount"  width="32" offset="0x6F8" description=" count values for HWA13 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA13_prod1_control" acronym="HWA13_prod1_control"  width="32" offset="0x6FC" description="Controlling producer socket1 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA13_prod1_buf_control" acronym="HWA13_prod1_buf_control"  width="32" offset="0x700" description="Controlling producer socket1 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA13_prod1_count" acronym="HWA13_prod1_count"  width="32" offset="0x704" description=" Defining count values for pre/post load for generating pend by HWA13 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA13_pa1_control" acronym="HWA13_pa1_control"  width="32" offset="0x708" description=" control register to manage pattern adapter on HWA13 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA13_pa1_prodcount" acronym="HWA13_pa1_prodcount"  width="32" offset="0x70C" description=" count values for HWA13 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA13_prod2_control" acronym="HWA13_prod2_control"  width="32" offset="0x710" description="Controlling producer socket2 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA13_prod2_buf_control" acronym="HWA13_prod2_buf_control"  width="32" offset="0x714" description="Controlling producer socket2 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA13_prod2_count" acronym="HWA13_prod2_count"  width="32" offset="0x718" description=" Defining count values for pre/post load for generating pend by HWA13 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA13_pa2_control" acronym="HWA13_pa2_control"  width="32" offset="0x71C" description=" control register to manage pattern adapter on HWA13 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA13_pa2_prodcount" acronym="HWA13_pa2_prodcount"  width="32" offset="0x720" description=" count values for HWA13 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA13_prod3_control" acronym="HWA13_prod3_control"  width="32" offset="0x724" description="Controlling producer socket3 for HWA13"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA13 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA13_prod3_buf_control" acronym="HWA13_prod3_buf_control"  width="32" offset="0x728" description="Controlling producer socket3 buffer for HWA13"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA13_prod3_count" acronym="HWA13_prod3_count"  width="32" offset="0x72C" description=" Defining count values for pre/post load for generating pend by HWA13 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA14_scheduler_control" acronym="HWA14_scheduler_control"  width="32" offset="0x738" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA14 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA14 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA14 Scheduler resources must not be read during halted state.  '1'-> HWA14 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA14" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA14_HOP" acronym="HWA14_HOP"  width="32" offset="0x73C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA14_cons0_control" acronym="HWA14_cons0_control"  width="32" offset="0x748" description="Controlling consumer socket 0 for HWA14"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA14 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA14_cons1_control" acronym="HWA14_cons1_control"  width="32" offset="0x74C" description="Controlling consumer socket 1 for HWA14"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA14 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA14_prod0_control" acronym="HWA14_prod0_control"  width="32" offset="0x750" description="Controlling producer socket0 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA14_prod0_buf_control" acronym="HWA14_prod0_buf_control"  width="32" offset="0x754" description="Controlling producer socket0 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA14_prod0_count" acronym="HWA14_prod0_count"  width="32" offset="0x758" description=" Defining count values for pre/post load for generating pend by HWA14 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA14_pa0_control" acronym="HWA14_pa0_control"  width="32" offset="0x75C" description=" control register to manage pattern adapter on HWA14 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA14_pa0_prodcount" acronym="HWA14_pa0_prodcount"  width="32" offset="0x760" description=" count values for HWA14 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA14_prod1_control" acronym="HWA14_prod1_control"  width="32" offset="0x764" description="Controlling producer socket1 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA14_prod1_buf_control" acronym="HWA14_prod1_buf_control"  width="32" offset="0x768" description="Controlling producer socket1 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA14_prod1_count" acronym="HWA14_prod1_count"  width="32" offset="0x76C" description=" Defining count values for pre/post load for generating pend by HWA14 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA14_pa1_control" acronym="HWA14_pa1_control"  width="32" offset="0x770" description=" control register to manage pattern adapter on HWA14 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA14_pa1_prodcount" acronym="HWA14_pa1_prodcount"  width="32" offset="0x774" description=" count values for HWA14 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA14_prod2_control" acronym="HWA14_prod2_control"  width="32" offset="0x778" description="Controlling producer socket2 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA14_prod2_buf_control" acronym="HWA14_prod2_buf_control"  width="32" offset="0x77C" description="Controlling producer socket2 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA14_prod2_count" acronym="HWA14_prod2_count"  width="32" offset="0x780" description=" Defining count values for pre/post load for generating pend by HWA14 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA14_pa2_control" acronym="HWA14_pa2_control"  width="32" offset="0x784" description=" control register to manage pattern adapter on HWA14 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA14_pa2_prodcount" acronym="HWA14_pa2_prodcount"  width="32" offset="0x788" description=" count values for HWA14 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA14_prod3_control" acronym="HWA14_prod3_control"  width="32" offset="0x78C" description="Controlling producer socket3 for HWA14"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA14 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA14_prod3_buf_control" acronym="HWA14_prod3_buf_control"  width="32" offset="0x790" description="Controlling producer socket3 buffer for HWA14"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA14_prod3_count" acronym="HWA14_prod3_count"  width="32" offset="0x794" description=" Defining count values for pre/post load for generating pend by HWA14 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA15_scheduler_control" acronym="HWA15_scheduler_control"  width="32" offset="0x7A0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA15 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA15 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA15 Scheduler resources must not be read during halted state.  '1'-> HWA15 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA15" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA15_HOP" acronym="HWA15_HOP"  width="32" offset="0x7A4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA15_cons0_control" acronym="HWA15_cons0_control"  width="32" offset="0x7B0" description="Controlling consumer socket 0 for HWA15"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA15 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA15_cons1_control" acronym="HWA15_cons1_control"  width="32" offset="0x7B4" description="Controlling consumer socket 1 for HWA15"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA15 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA15_prod0_control" acronym="HWA15_prod0_control"  width="32" offset="0x7B8" description="Controlling producer socket0 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA15_prod0_buf_control" acronym="HWA15_prod0_buf_control"  width="32" offset="0x7BC" description="Controlling producer socket0 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA15_prod0_count" acronym="HWA15_prod0_count"  width="32" offset="0x7C0" description=" Defining count values for pre/post load for generating pend by HWA15 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA15_pa0_control" acronym="HWA15_pa0_control"  width="32" offset="0x7C4" description=" control register to manage pattern adapter on HWA15 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA15_pa0_prodcount" acronym="HWA15_pa0_prodcount"  width="32" offset="0x7C8" description=" count values for HWA15 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA15_prod1_control" acronym="HWA15_prod1_control"  width="32" offset="0x7CC" description="Controlling producer socket1 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA15_prod1_buf_control" acronym="HWA15_prod1_buf_control"  width="32" offset="0x7D0" description="Controlling producer socket1 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA15_prod1_count" acronym="HWA15_prod1_count"  width="32" offset="0x7D4" description=" Defining count values for pre/post load for generating pend by HWA15 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA15_pa1_control" acronym="HWA15_pa1_control"  width="32" offset="0x7D8" description=" control register to manage pattern adapter on HWA15 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA15_pa1_prodcount" acronym="HWA15_pa1_prodcount"  width="32" offset="0x7DC" description=" count values for HWA15 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA15_prod2_control" acronym="HWA15_prod2_control"  width="32" offset="0x7E0" description="Controlling producer socket2 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA15_prod2_buf_control" acronym="HWA15_prod2_buf_control"  width="32" offset="0x7E4" description="Controlling producer socket2 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA15_prod2_count" acronym="HWA15_prod2_count"  width="32" offset="0x7E8" description=" Defining count values for pre/post load for generating pend by HWA15 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA15_pa2_control" acronym="HWA15_pa2_control"  width="32" offset="0x7EC" description=" control register to manage pattern adapter on HWA15 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA15_pa2_prodcount" acronym="HWA15_pa2_prodcount"  width="32" offset="0x7F0" description=" count values for HWA15 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA15_prod3_control" acronym="HWA15_prod3_control"  width="32" offset="0x7F4" description="Controlling producer socket3 for HWA15"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA15 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA15_prod3_buf_control" acronym="HWA15_prod3_buf_control"  width="32" offset="0x7F8" description="Controlling producer socket3 buffer for HWA15"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA15_prod3_count" acronym="HWA15_prod3_count"  width="32" offset="0x7FC" description=" Defining count values for pre/post load for generating pend by HWA15 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA16_scheduler_control" acronym="HWA16_scheduler_control"  width="32" offset="0x808" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA16 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA16 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA16 Scheduler resources must not be read during halted state.  '1'-> HWA16 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA16" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA16_HOP" acronym="HWA16_HOP"  width="32" offset="0x80C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA16_cons0_control" acronym="HWA16_cons0_control"  width="32" offset="0x818" description="Controlling consumer socket 0 for HWA16"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA16 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA16_cons1_control" acronym="HWA16_cons1_control"  width="32" offset="0x81C" description="Controlling consumer socket 1 for HWA16"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA16 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA16_prod0_control" acronym="HWA16_prod0_control"  width="32" offset="0x820" description="Controlling producer socket0 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA16_prod0_buf_control" acronym="HWA16_prod0_buf_control"  width="32" offset="0x824" description="Controlling producer socket0 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA16_prod0_count" acronym="HWA16_prod0_count"  width="32" offset="0x828" description=" Defining count values for pre/post load for generating pend by HWA16 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA16_pa0_control" acronym="HWA16_pa0_control"  width="32" offset="0x82C" description=" control register to manage pattern adapter on HWA16 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA16_pa0_prodcount" acronym="HWA16_pa0_prodcount"  width="32" offset="0x830" description=" count values for HWA16 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA16_prod1_control" acronym="HWA16_prod1_control"  width="32" offset="0x834" description="Controlling producer socket1 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA16_prod1_buf_control" acronym="HWA16_prod1_buf_control"  width="32" offset="0x838" description="Controlling producer socket1 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA16_prod1_count" acronym="HWA16_prod1_count"  width="32" offset="0x83C" description=" Defining count values for pre/post load for generating pend by HWA16 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA16_pa1_control" acronym="HWA16_pa1_control"  width="32" offset="0x840" description=" control register to manage pattern adapter on HWA16 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA16_pa1_prodcount" acronym="HWA16_pa1_prodcount"  width="32" offset="0x844" description=" count values for HWA16 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA16_prod2_control" acronym="HWA16_prod2_control"  width="32" offset="0x848" description="Controlling producer socket2 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA16_prod2_buf_control" acronym="HWA16_prod2_buf_control"  width="32" offset="0x84C" description="Controlling producer socket2 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA16_prod2_count" acronym="HWA16_prod2_count"  width="32" offset="0x850" description=" Defining count values for pre/post load for generating pend by HWA16 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA16_pa2_control" acronym="HWA16_pa2_control"  width="32" offset="0x854" description=" control register to manage pattern adapter on HWA16 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA16_pa2_prodcount" acronym="HWA16_pa2_prodcount"  width="32" offset="0x858" description=" count values for HWA16 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA16_prod3_control" acronym="HWA16_prod3_control"  width="32" offset="0x85C" description="Controlling producer socket3 for HWA16"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA16 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA16_prod3_buf_control" acronym="HWA16_prod3_buf_control"  width="32" offset="0x860" description="Controlling producer socket3 buffer for HWA16"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA16_prod3_count" acronym="HWA16_prod3_count"  width="32" offset="0x864" description=" Defining count values for pre/post load for generating pend by HWA16 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA17_scheduler_control" acronym="HWA17_scheduler_control"  width="32" offset="0x870" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA17 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA17 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA17 Scheduler resources must not be read during halted state.  '1'-> HWA17 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA17" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA17_HOP" acronym="HWA17_HOP"  width="32" offset="0x874" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA17_cons0_control" acronym="HWA17_cons0_control"  width="32" offset="0x880" description="Controlling consumer socket 0 for HWA17"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA17 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA17_cons1_control" acronym="HWA17_cons1_control"  width="32" offset="0x884" description="Controlling consumer socket 1 for HWA17"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA17 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA17_prod0_control" acronym="HWA17_prod0_control"  width="32" offset="0x888" description="Controlling producer socket0 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA17_prod0_buf_control" acronym="HWA17_prod0_buf_control"  width="32" offset="0x88C" description="Controlling producer socket0 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA17_prod0_count" acronym="HWA17_prod0_count"  width="32" offset="0x890" description=" Defining count values for pre/post load for generating pend by HWA17 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA17_pa0_control" acronym="HWA17_pa0_control"  width="32" offset="0x894" description=" control register to manage pattern adapter on HWA17 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA17_pa0_prodcount" acronym="HWA17_pa0_prodcount"  width="32" offset="0x898" description=" count values for HWA17 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA17_prod1_control" acronym="HWA17_prod1_control"  width="32" offset="0x89C" description="Controlling producer socket1 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA17_prod1_buf_control" acronym="HWA17_prod1_buf_control"  width="32" offset="0x8A0" description="Controlling producer socket1 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA17_prod1_count" acronym="HWA17_prod1_count"  width="32" offset="0x8A4" description=" Defining count values for pre/post load for generating pend by HWA17 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA17_pa1_control" acronym="HWA17_pa1_control"  width="32" offset="0x8A8" description=" control register to manage pattern adapter on HWA17 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA17_pa1_prodcount" acronym="HWA17_pa1_prodcount"  width="32" offset="0x8AC" description=" count values for HWA17 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA17_prod2_control" acronym="HWA17_prod2_control"  width="32" offset="0x8B0" description="Controlling producer socket2 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA17_prod2_buf_control" acronym="HWA17_prod2_buf_control"  width="32" offset="0x8B4" description="Controlling producer socket2 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA17_prod2_count" acronym="HWA17_prod2_count"  width="32" offset="0x8B8" description=" Defining count values for pre/post load for generating pend by HWA17 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA17_pa2_control" acronym="HWA17_pa2_control"  width="32" offset="0x8BC" description=" control register to manage pattern adapter on HWA17 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA17_pa2_prodcount" acronym="HWA17_pa2_prodcount"  width="32" offset="0x8C0" description=" count values for HWA17 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA17_prod3_control" acronym="HWA17_prod3_control"  width="32" offset="0x8C4" description="Controlling producer socket3 for HWA17"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA17 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA17_prod3_buf_control" acronym="HWA17_prod3_buf_control"  width="32" offset="0x8C8" description="Controlling producer socket3 buffer for HWA17"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA17_prod3_count" acronym="HWA17_prod3_count"  width="32" offset="0x8CC" description=" Defining count values for pre/post load for generating pend by HWA17 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA18_scheduler_control" acronym="HWA18_scheduler_control"  width="32" offset="0x8D8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA18 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA18 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA18 Scheduler resources must not be read during halted state.  '1'-> HWA18 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA18" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA18_HOP" acronym="HWA18_HOP"  width="32" offset="0x8DC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA18_cons0_control" acronym="HWA18_cons0_control"  width="32" offset="0x8E8" description="Controlling consumer socket 0 for HWA18"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA18 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA18_cons1_control" acronym="HWA18_cons1_control"  width="32" offset="0x8EC" description="Controlling consumer socket 1 for HWA18"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA18 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA18_prod0_control" acronym="HWA18_prod0_control"  width="32" offset="0x8F0" description="Controlling producer socket0 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA18_prod0_buf_control" acronym="HWA18_prod0_buf_control"  width="32" offset="0x8F4" description="Controlling producer socket0 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA18_prod0_count" acronym="HWA18_prod0_count"  width="32" offset="0x8F8" description=" Defining count values for pre/post load for generating pend by HWA18 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA18_pa0_control" acronym="HWA18_pa0_control"  width="32" offset="0x8FC" description=" control register to manage pattern adapter on HWA18 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA18_pa0_prodcount" acronym="HWA18_pa0_prodcount"  width="32" offset="0x900" description=" count values for HWA18 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA18_prod1_control" acronym="HWA18_prod1_control"  width="32" offset="0x904" description="Controlling producer socket1 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA18_prod1_buf_control" acronym="HWA18_prod1_buf_control"  width="32" offset="0x908" description="Controlling producer socket1 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA18_prod1_count" acronym="HWA18_prod1_count"  width="32" offset="0x90C" description=" Defining count values for pre/post load for generating pend by HWA18 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA18_pa1_control" acronym="HWA18_pa1_control"  width="32" offset="0x910" description=" control register to manage pattern adapter on HWA18 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA18_pa1_prodcount" acronym="HWA18_pa1_prodcount"  width="32" offset="0x914" description=" count values for HWA18 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA18_prod2_control" acronym="HWA18_prod2_control"  width="32" offset="0x918" description="Controlling producer socket2 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA18_prod2_buf_control" acronym="HWA18_prod2_buf_control"  width="32" offset="0x91C" description="Controlling producer socket2 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA18_prod2_count" acronym="HWA18_prod2_count"  width="32" offset="0x920" description=" Defining count values for pre/post load for generating pend by HWA18 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA18_pa2_control" acronym="HWA18_pa2_control"  width="32" offset="0x924" description=" control register to manage pattern adapter on HWA18 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA18_pa2_prodcount" acronym="HWA18_pa2_prodcount"  width="32" offset="0x928" description=" count values for HWA18 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA18_prod3_control" acronym="HWA18_prod3_control"  width="32" offset="0x92C" description="Controlling producer socket3 for HWA18"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA18 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA18_prod3_buf_control" acronym="HWA18_prod3_buf_control"  width="32" offset="0x930" description="Controlling producer socket3 buffer for HWA18"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA18_prod3_count" acronym="HWA18_prod3_count"  width="32" offset="0x934" description=" Defining count values for pre/post load for generating pend by HWA18 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA19_scheduler_control" acronym="HWA19_scheduler_control"  width="32" offset="0x940" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of HWA19 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of HWA19 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> HWA19 Scheduler resources must not be read during halted state.  '1'-> HWA19 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for HWA19" end="13" begin="8" page="0" />
		<bitfield id="start_loop_back" rwaccess="RW" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" end="23" begin="1" page="0" />
	</register>
	<register id="HWA19_HOP" acronym="HWA19_HOP"  width="32" offset="0x944" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="HWA19_cons0_control" acronym="HWA19_cons0_control"  width="32" offset="0x950" description="Controlling consumer socket 0 for HWA19"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA19 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA19_cons1_control" acronym="HWA19_cons1_control"  width="32" offset="0x954" description="Controlling consumer socket 1 for HWA19"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 1 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for HWA19 cons socket 1 " end="1" begin="9" page="0" />
	</register>
	<register id="HWA19_prod0_control" acronym="HWA19_prod0_control"  width="32" offset="0x958" description="Controlling producer socket0 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA19_prod0_buf_control" acronym="HWA19_prod0_buf_control"  width="32" offset="0x95C" description="Controlling producer socket0 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA19_prod0_count" acronym="HWA19_prod0_count"  width="32" offset="0x960" description=" Defining count values for pre/post load for generating pend by HWA19 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA19_pa0_control" acronym="HWA19_pa0_control"  width="32" offset="0x964" description=" control register to manage pattern adapter on HWA19 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA19_pa0_prodcount" acronym="HWA19_pa0_prodcount"  width="32" offset="0x968" description=" count values for HWA19 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA19_prod1_control" acronym="HWA19_prod1_control"  width="32" offset="0x96C" description="Controlling producer socket1 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 1. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA19_prod1_buf_control" acronym="HWA19_prod1_buf_control"  width="32" offset="0x970" description="Controlling producer socket1 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA19_prod1_count" acronym="HWA19_prod1_count"  width="32" offset="0x974" description=" Defining count values for pre/post load for generating pend by HWA19 prod1"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA19_pa1_control" acronym="HWA19_pa1_control"  width="32" offset="0x978" description=" control register to manage pattern adapter on HWA19 prod socket1 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA19_pa1_prodcount" acronym="HWA19_pa1_prodcount"  width="32" offset="0x97C" description=" count values for HWA19 prod socket1 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA19_prod2_control" acronym="HWA19_prod2_control"  width="32" offset="0x980" description="Controlling producer socket2 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 2. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA19_prod2_buf_control" acronym="HWA19_prod2_buf_control"  width="32" offset="0x984" description="Controlling producer socket2 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA19_prod2_count" acronym="HWA19_prod2_count"  width="32" offset="0x988" description=" Defining count values for pre/post load for generating pend by HWA19 prod2"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="HWA19_pa2_control" acronym="HWA19_pa2_control"  width="32" offset="0x98C" description=" control register to manage pattern adapter on HWA19 prod socket2 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="HWA19_pa2_prodcount" acronym="HWA19_pa2_prodcount"  width="32" offset="0x990" description=" count values for HWA19 prod socket2 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="HWA19_prod3_control" acronym="HWA19_prod3_control"  width="32" offset="0x994" description="Controlling producer socket3 for HWA19"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for HWA19 prod socket 3. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="HWA19_prod3_buf_control" acronym="HWA19_prod3_buf_control"  width="32" offset="0x998" description="Controlling producer socket3 buffer for HWA19"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="HWA19_prod3_count" acronym="HWA19_prod3_count"  width="32" offset="0x99C" description=" Defining count values for pre/post load for generating pend by HWA19 prod3"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA0_scheduler_control" acronym="DMA0_scheduler_control"  width="32" offset="0x9A8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA0 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA0 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA0 Scheduler resources must not be read during halted state.  '1'-> DMA0 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA0" end="13" begin="8" page="0" />
	</register>
	<register id="DMA0_HOP" acronym="DMA0_HOP"  width="32" offset="0x9AC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA0_prod0_control" acronym="DMA0_prod0_control"  width="32" offset="0x9B8" description="Controlling producer socket0 for DMA0"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA0 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA0_prod0_buf_control" acronym="DMA0_prod0_buf_control"  width="32" offset="0x9BC" description="Controlling producer socket0 buffer for DMA0"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA0_prod0_count" acronym="DMA0_prod0_count"  width="32" offset="0x9C0" description=" Defining count values for pre/post load for generating pend by DMA0 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA1_scheduler_control" acronym="DMA1_scheduler_control"  width="32" offset="0x9C4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA1 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA1 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA1 Scheduler resources must not be read during halted state.  '1'-> DMA1 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA1" end="13" begin="8" page="0" />
	</register>
	<register id="DMA1_HOP" acronym="DMA1_HOP"  width="32" offset="0x9C8" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA1_prod0_control" acronym="DMA1_prod0_control"  width="32" offset="0x9D4" description="Controlling producer socket0 for DMA1"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA1 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA1_prod0_buf_control" acronym="DMA1_prod0_buf_control"  width="32" offset="0x9D8" description="Controlling producer socket0 buffer for DMA1"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA1_prod0_count" acronym="DMA1_prod0_count"  width="32" offset="0x9DC" description=" Defining count values for pre/post load for generating pend by DMA1 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA2_scheduler_control" acronym="DMA2_scheduler_control"  width="32" offset="0x9E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA2 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA2 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA2 Scheduler resources must not be read during halted state.  '1'-> DMA2 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA2" end="13" begin="8" page="0" />
	</register>
	<register id="DMA2_HOP" acronym="DMA2_HOP"  width="32" offset="0x9E4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA2_prod0_control" acronym="DMA2_prod0_control"  width="32" offset="0x9F0" description="Controlling producer socket0 for DMA2"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA2 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA2_prod0_buf_control" acronym="DMA2_prod0_buf_control"  width="32" offset="0x9F4" description="Controlling producer socket0 buffer for DMA2"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA2_prod0_count" acronym="DMA2_prod0_count"  width="32" offset="0x9F8" description=" Defining count values for pre/post load for generating pend by DMA2 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA3_scheduler_control" acronym="DMA3_scheduler_control"  width="32" offset="0x9FC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA3 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA3 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA3 Scheduler resources must not be read during halted state.  '1'-> DMA3 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA3" end="13" begin="8" page="0" />
	</register>
	<register id="DMA3_HOP" acronym="DMA3_HOP"  width="32" offset="0xA00" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA3_prod0_control" acronym="DMA3_prod0_control"  width="32" offset="0xA0C" description="Controlling producer socket0 for DMA3"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA3 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA3_prod0_buf_control" acronym="DMA3_prod0_buf_control"  width="32" offset="0xA10" description="Controlling producer socket0 buffer for DMA3"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA3_prod0_count" acronym="DMA3_prod0_count"  width="32" offset="0xA14" description=" Defining count values for pre/post load for generating pend by DMA3 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA4_scheduler_control" acronym="DMA4_scheduler_control"  width="32" offset="0xA18" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA4 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA4 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA4 Scheduler resources must not be read during halted state.  '1'-> DMA4 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA4" end="13" begin="8" page="0" />
	</register>
	<register id="DMA4_HOP" acronym="DMA4_HOP"  width="32" offset="0xA1C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA4_prod0_control" acronym="DMA4_prod0_control"  width="32" offset="0xA28" description="Controlling producer socket0 for DMA4"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA4 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA4_prod0_buf_control" acronym="DMA4_prod0_buf_control"  width="32" offset="0xA2C" description="Controlling producer socket0 buffer for DMA4"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA4_prod0_count" acronym="DMA4_prod0_count"  width="32" offset="0xA30" description=" Defining count values for pre/post load for generating pend by DMA4 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA8_scheduler_control" acronym="DMA8_scheduler_control"  width="32" offset="0xA88" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA8 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA8 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA8 Scheduler resources must not be read during halted state.  '1'-> DMA8 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA8" end="13" begin="8" page="0" />
	</register>
	<register id="DMA8_HOP" acronym="DMA8_HOP"  width="32" offset="0xA8C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA8_prod0_control" acronym="DMA8_prod0_control"  width="32" offset="0xA98" description="Controlling producer socket0 for DMA8"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA8 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA8_prod0_buf_control" acronym="DMA8_prod0_buf_control"  width="32" offset="0xA9C" description="Controlling producer socket0 buffer for DMA8"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA8_prod0_count" acronym="DMA8_prod0_count"  width="32" offset="0xAA0" description=" Defining count values for pre/post load for generating pend by DMA8 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA8_pa0_control" acronym="DMA8_pa0_control"  width="32" offset="0xAA4" description=" control register to manage pattern adapter on DMA8 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="DMA8_pa0_prodcount" acronym="DMA8_pa0_prodcount"  width="32" offset="0xAA8" description=" count values for HWA8 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="DMA9_scheduler_control" acronym="DMA9_scheduler_control"  width="32" offset="0xAAC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA9 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA9 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA9 Scheduler resources must not be read during halted state.  '1'-> DMA9 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA9" end="13" begin="8" page="0" />
	</register>
	<register id="DMA9_HOP" acronym="DMA9_HOP"  width="32" offset="0xAB0" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA9_prod0_control" acronym="DMA9_prod0_control"  width="32" offset="0xABC" description="Controlling producer socket0 for DMA9"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA9 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA9_prod0_buf_control" acronym="DMA9_prod0_buf_control"  width="32" offset="0xAC0" description="Controlling producer socket0 buffer for DMA9"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA9_prod0_count" acronym="DMA9_prod0_count"  width="32" offset="0xAC4" description=" Defining count values for pre/post load for generating pend by DMA9 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA9_pa0_control" acronym="DMA9_pa0_control"  width="32" offset="0xAC8" description=" control register to manage pattern adapter on DMA9 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="DMA9_pa0_prodcount" acronym="DMA9_pa0_prodcount"  width="32" offset="0xACC" description=" count values for HWA9 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="DMA10_scheduler_control" acronym="DMA10_scheduler_control"  width="32" offset="0xAD0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA10 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA10 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA10 Scheduler resources must not be read during halted state.  '1'-> DMA10 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA10" end="13" begin="8" page="0" />
	</register>
	<register id="DMA10_HOP" acronym="DMA10_HOP"  width="32" offset="0xAD4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA10_prod0_control" acronym="DMA10_prod0_control"  width="32" offset="0xAE0" description="Controlling producer socket0 for DMA10"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA10 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA10_prod0_buf_control" acronym="DMA10_prod0_buf_control"  width="32" offset="0xAE4" description="Controlling producer socket0 buffer for DMA10"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA10_prod0_count" acronym="DMA10_prod0_count"  width="32" offset="0xAE8" description=" Defining count values for pre/post load for generating pend by DMA10 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA10_pa0_control" acronym="DMA10_pa0_control"  width="32" offset="0xAEC" description=" control register to manage pattern adapter on DMA10 prod socket0 "   >
		<bitfield id="pa_enable" rwaccess="RW" description="'1' -> pa enable, '0' -> disable" end="0" begin="1" page="0" />
		<bitfield id="pa_dec_cntl" rwaccess="RW" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" end="1" begin="1" page="0" />
		<bitfield id="pa_buf_cntl" rwaccess="RW" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" end="2" begin="1" page="0" />
		<bitfield id="pa_cs_maxcount" rwaccess="RW" description=" source count for pattern adaptation (M), M --> N " end="3" begin="10" page="0" />
		<bitfield id="pa_ps_maxcount" rwaccess="RW" description=" destination count for pattern adaptation (N), M --> N " end="13" begin="10" page="0" />
	</register>
	<register id="DMA10_pa0_prodcount" acronym="DMA10_pa0_prodcount"  width="32" offset="0xAF0" description=" count values for HWA10 prod socket0 "   >
		<bitfield id="pa_count_dec" rwaccess="RW" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" end="0" begin="6" page="0" />
		<bitfield id="pa_pscount" rwaccess="RO" description="current count value of pa prod count" end="6" begin="10" page="0" />
	</register>
	<register id="DMA32_scheduler_control" acronym="DMA32_scheduler_control"  width="32" offset="0xD40" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA32 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA32 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA32 Scheduler resources must not be read during halted state.  '1'-> DMA32 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA32" end="13" begin="8" page="0" />
	</register>
	<register id="DMA32_HOP" acronym="DMA32_HOP"  width="32" offset="0xD44" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA32_prod0_control" acronym="DMA32_prod0_control"  width="32" offset="0xD50" description="Controlling producer socket0 for DMA32"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA32 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA32_prod0_buf_control" acronym="DMA32_prod0_buf_control"  width="32" offset="0xD54" description="Controlling producer socket0 buffer for DMA32"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA32_prod0_count" acronym="DMA32_prod0_count"  width="32" offset="0xD58" description=" Defining count values for pre/post load for generating pend by DMA32 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA40_scheduler_control" acronym="DMA40_scheduler_control"  width="32" offset="0xE20" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA40 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA40 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA40 Scheduler resources must not be read during halted state.  '1'-> DMA40 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA40" end="13" begin="8" page="0" />
	</register>
	<register id="DMA40_HOP" acronym="DMA40_HOP"  width="32" offset="0xE24" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA40_prod0_control" acronym="DMA40_prod0_control"  width="32" offset="0xE30" description="Controlling producer socket0 for DMA40"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA40 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA40_prod0_buf_control" acronym="DMA40_prod0_buf_control"  width="32" offset="0xE34" description="Controlling producer socket0 buffer for DMA40"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA40_prod0_count" acronym="DMA40_prod0_count"  width="32" offset="0xE38" description=" Defining count values for pre/post load for generating pend by DMA40 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA48_scheduler_control" acronym="DMA48_scheduler_control"  width="32" offset="0xF00" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA48 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA48 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA48 Scheduler resources must not be read during halted state.  '1'-> DMA48 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA48" end="13" begin="8" page="0" />
	</register>
	<register id="DMA48_HOP" acronym="DMA48_HOP"  width="32" offset="0xF04" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA48_prod0_control" acronym="DMA48_prod0_control"  width="32" offset="0xF10" description="Controlling producer socket0 for DMA48"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA48 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA48_prod0_buf_control" acronym="DMA48_prod0_buf_control"  width="32" offset="0xF14" description="Controlling producer socket0 buffer for DMA48"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA48_prod0_count" acronym="DMA48_prod0_count"  width="32" offset="0xF18" description=" Defining count values for pre/post load for generating pend by DMA48 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA56_scheduler_control" acronym="DMA56_scheduler_control"  width="32" offset="0xFE0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA56 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA56 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA56 Scheduler resources must not be read during halted state.  '1'-> DMA56 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA56" end="13" begin="8" page="0" />
	</register>
	<register id="DMA56_HOP" acronym="DMA56_HOP"  width="32" offset="0xFE4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA56_prod0_control" acronym="DMA56_prod0_control"  width="32" offset="0xFF0" description="Controlling producer socket0 for DMA56"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA56 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA56_prod0_buf_control" acronym="DMA56_prod0_buf_control"  width="32" offset="0xFF4" description="Controlling producer socket0 buffer for DMA56"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA56_prod0_count" acronym="DMA56_prod0_count"  width="32" offset="0xFF8" description=" Defining count values for pre/post load for generating pend by DMA56 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA57_scheduler_control" acronym="DMA57_scheduler_control"  width="32" offset="0xFFC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA57 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA57 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA57 Scheduler resources must not be read during halted state.  '1'-> DMA57 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA57" end="13" begin="8" page="0" />
	</register>
	<register id="DMA57_HOP" acronym="DMA57_HOP"  width="32" offset="0x1000" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA57_prod0_control" acronym="DMA57_prod0_control"  width="32" offset="0x100C" description="Controlling producer socket0 for DMA57"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA57 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA57_prod0_buf_control" acronym="DMA57_prod0_buf_control"  width="32" offset="0x1010" description="Controlling producer socket0 buffer for DMA57"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA57_prod0_count" acronym="DMA57_prod0_count"  width="32" offset="0x1014" description=" Defining count values for pre/post load for generating pend by DMA57 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA58_scheduler_control" acronym="DMA58_scheduler_control"  width="32" offset="0x1018" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA58 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA58 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA58 Scheduler resources must not be read during halted state.  '1'-> DMA58 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA58" end="13" begin="8" page="0" />
	</register>
	<register id="DMA58_HOP" acronym="DMA58_HOP"  width="32" offset="0x101C" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA58_prod0_control" acronym="DMA58_prod0_control"  width="32" offset="0x1028" description="Controlling producer socket0 for DMA58"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA58 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA58_prod0_buf_control" acronym="DMA58_prod0_buf_control"  width="32" offset="0x102C" description="Controlling producer socket0 buffer for DMA58"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA58_prod0_count" acronym="DMA58_prod0_count"  width="32" offset="0x1030" description=" Defining count values for pre/post load for generating pend by DMA58 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA59_scheduler_control" acronym="DMA59_scheduler_control"  width="32" offset="0x1034" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA59 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA59 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA59 Scheduler resources must not be read during halted state.  '1'-> DMA59 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA59" end="13" begin="8" page="0" />
	</register>
	<register id="DMA59_HOP" acronym="DMA59_HOP"  width="32" offset="0x1038" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA59_prod0_control" acronym="DMA59_prod0_control"  width="32" offset="0x1044" description="Controlling producer socket0 for DMA59"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA59 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA59_prod0_buf_control" acronym="DMA59_prod0_buf_control"  width="32" offset="0x1048" description="Controlling producer socket0 buffer for DMA59"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA59_prod0_count" acronym="DMA59_prod0_count"  width="32" offset="0x104C" description=" Defining count values for pre/post load for generating pend by DMA59 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA64_scheduler_control" acronym="DMA64_scheduler_control"  width="32" offset="0x10C0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA64 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA64 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA64 Scheduler resources must not be read during halted state.  '1'-> DMA64 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA64" end="13" begin="8" page="0" />
	</register>
	<register id="DMA64_HOP" acronym="DMA64_HOP"  width="32" offset="0x10C4" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA64_prod0_control" acronym="DMA64_prod0_control"  width="32" offset="0x10D0" description="Controlling producer socket0 for DMA64"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA64 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA64_prod0_buf_control" acronym="DMA64_prod0_buf_control"  width="32" offset="0x10D4" description="Controlling producer socket0 buffer for DMA64"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA64_prod0_count" acronym="DMA64_prod0_count"  width="32" offset="0x10D8" description=" Defining count values for pre/post load for generating pend by DMA64 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA65_scheduler_control" acronym="DMA65_scheduler_control"  width="32" offset="0x10DC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA65 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA65 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA65 Scheduler resources must not be read during halted state.  '1'-> DMA65 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA65" end="13" begin="8" page="0" />
	</register>
	<register id="DMA65_HOP" acronym="DMA65_HOP"  width="32" offset="0x10E0" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA65_prod0_control" acronym="DMA65_prod0_control"  width="32" offset="0x10EC" description="Controlling producer socket0 for DMA65"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA65 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA65_prod0_buf_control" acronym="DMA65_prod0_buf_control"  width="32" offset="0x10F0" description="Controlling producer socket0 buffer for DMA65"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA65_prod0_count" acronym="DMA65_prod0_count"  width="32" offset="0x10F4" description=" Defining count values for pre/post load for generating pend by DMA65 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA66_scheduler_control" acronym="DMA66_scheduler_control"  width="32" offset="0x10F8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA66 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA66 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA66 Scheduler resources must not be read during halted state.  '1'-> DMA66 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA66" end="13" begin="8" page="0" />
	</register>
	<register id="DMA66_HOP" acronym="DMA66_HOP"  width="32" offset="0x10FC" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA66_prod0_control" acronym="DMA66_prod0_control"  width="32" offset="0x1108" description="Controlling producer socket0 for DMA66"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA66 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA66_prod0_buf_control" acronym="DMA66_prod0_buf_control"  width="32" offset="0x110C" description="Controlling producer socket0 buffer for DMA66"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA66_prod0_count" acronym="DMA66_prod0_count"  width="32" offset="0x1110" description=" Defining count values for pre/post load for generating pend by DMA66 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA67_scheduler_control" acronym="DMA67_scheduler_control"  width="32" offset="0x1114" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA67 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA67 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA67 Scheduler resources must not be read during halted state.  '1'-> DMA67 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA67" end="13" begin="8" page="0" />
	</register>
	<register id="DMA67_HOP" acronym="DMA67_HOP"  width="32" offset="0x1118" description="Scheduler HOP Control Register. Help in detecting eop within scheduler. Once configured, it counts task/channel starts and stops issuing further starts. Specifically useful for Head of pipe dma scheduler ."   >
		<bitfield id="hop" rwaccess="RW" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" end="0" begin="1" page="0" />
		<bitfield id="hop_thread_count" rwaccess="RW" description=" Number of Task count for Head of pipe" end="1" begin="13" page="0" />
	</register>
	<register id="DMA67_prod0_control" acronym="DMA67_prod0_control"  width="32" offset="0x1124" description="Controlling producer socket0 for DMA67"   >
		<bitfield id="prod_en" rwaccess="RW" description=" '1' -> Producer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="cons_select" rwaccess="RW" description=" consumer select for DMA67 prod socket 0. Used in decrementing count of producer buffer " end="1" begin="8" page="0" />
	</register>
	<register id="DMA67_prod0_buf_control" acronym="DMA67_prod0_buf_control"  width="32" offset="0x1128" description="Controlling producer socket0 buffer for DMA67"   >
		<bitfield id="depth" rwaccess="RW" description=" Maximum number of producer buffer count" end="0" begin="13" page="0" />
		<bitfield id="threshold" rwaccess="RW" description=" Count threshold to generate pend for consumer" end="13" begin="8" page="0" />
		<bitfield id="count_dec" rwaccess="RW" description=" Count decrement value for prod count" end="21" begin="6" page="0" />
	</register>
	<register id="DMA67_prod0_count" acronym="DMA67_prod0_count"  width="32" offset="0x112C" description=" Defining count values for pre/post load for generating pend by DMA67 prod0"   >
		<bitfield id="count_preload" rwaccess="RW" description="count preload after scheduler start/init" end="0" begin="8" page="0" />
		<bitfield id="count_postload" rwaccess="RW" description="count postload after producer max thread count reached" end="8" begin="8" page="0" />
		<bitfield id="count" rwaccess="RO" description="current count value" end="16" begin="13" page="0" />
	</register>
	<register id="DMA240_scheduler_control" acronym="DMA240_scheduler_control"  width="32" offset="0x21B4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA240 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA240 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA240 Scheduler resources must not be read during halted state.  '1'-> DMA240 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA240" end="13" begin="8" page="0" />
	</register>
	<register id="DMA240_cons0_control" acronym="DMA240_cons0_control"  width="32" offset="0x21C4" description="Controlling consumer socket 0 for DMA240"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA240 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA241_scheduler_control" acronym="DMA241_scheduler_control"  width="32" offset="0x21C8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA241 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA241 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA241 Scheduler resources must not be read during halted state.  '1'-> DMA241 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA241" end="13" begin="8" page="0" />
	</register>
	<register id="DMA241_cons0_control" acronym="DMA241_cons0_control"  width="32" offset="0x21D8" description="Controlling consumer socket 0 for DMA241"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA241 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA242_scheduler_control" acronym="DMA242_scheduler_control"  width="32" offset="0x21DC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA242 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA242 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA242 Scheduler resources must not be read during halted state.  '1'-> DMA242 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA242" end="13" begin="8" page="0" />
	</register>
	<register id="DMA242_cons0_control" acronym="DMA242_cons0_control"  width="32" offset="0x21EC" description="Controlling consumer socket 0 for DMA242"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA242 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA243_scheduler_control" acronym="DMA243_scheduler_control"  width="32" offset="0x21F0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA243 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA243 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA243 Scheduler resources must not be read during halted state.  '1'-> DMA243 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA243" end="13" begin="8" page="0" />
	</register>
	<register id="DMA243_cons0_control" acronym="DMA243_cons0_control"  width="32" offset="0x2200" description="Controlling consumer socket 0 for DMA243"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA243 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA244_scheduler_control" acronym="DMA244_scheduler_control"  width="32" offset="0x2204" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA244 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA244 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA244 Scheduler resources must not be read during halted state.  '1'-> DMA244 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA244" end="13" begin="8" page="0" />
	</register>
	<register id="DMA244_cons0_control" acronym="DMA244_cons0_control"  width="32" offset="0x2214" description="Controlling consumer socket 0 for DMA244"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA244 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA245_scheduler_control" acronym="DMA245_scheduler_control"  width="32" offset="0x2218" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA245 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA245 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA245 Scheduler resources must not be read during halted state.  '1'-> DMA245 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA245" end="13" begin="8" page="0" />
	</register>
	<register id="DMA245_cons0_control" acronym="DMA245_cons0_control"  width="32" offset="0x2228" description="Controlling consumer socket 0 for DMA245"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA245 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA256_scheduler_control" acronym="DMA256_scheduler_control"  width="32" offset="0x222C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA256 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA256 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA256 Scheduler resources must not be read during halted state.  '1'-> DMA256 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA256" end="13" begin="8" page="0" />
	</register>
	<register id="DMA256_cons0_control" acronym="DMA256_cons0_control"  width="32" offset="0x223C" description="Controlling consumer socket 0 for DMA256"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA256 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA257_scheduler_control" acronym="DMA257_scheduler_control"  width="32" offset="0x2240" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA257 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA257 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA257 Scheduler resources must not be read during halted state.  '1'-> DMA257 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA257" end="13" begin="8" page="0" />
	</register>
	<register id="DMA257_cons0_control" acronym="DMA257_cons0_control"  width="32" offset="0x2250" description="Controlling consumer socket 0 for DMA257"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA257 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA258_scheduler_control" acronym="DMA258_scheduler_control"  width="32" offset="0x2254" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA258 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA258 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA258 Scheduler resources must not be read during halted state.  '1'-> DMA258 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA258" end="13" begin="8" page="0" />
	</register>
	<register id="DMA258_cons0_control" acronym="DMA258_cons0_control"  width="32" offset="0x2264" description="Controlling consumer socket 0 for DMA258"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA258 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA259_scheduler_control" acronym="DMA259_scheduler_control"  width="32" offset="0x2268" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA259 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA259 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA259 Scheduler resources must not be read during halted state.  '1'-> DMA259 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA259" end="13" begin="8" page="0" />
	</register>
	<register id="DMA259_cons0_control" acronym="DMA259_cons0_control"  width="32" offset="0x2278" description="Controlling consumer socket 0 for DMA259"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA259 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA260_scheduler_control" acronym="DMA260_scheduler_control"  width="32" offset="0x227C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA260 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA260 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA260 Scheduler resources must not be read during halted state.  '1'-> DMA260 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA260" end="13" begin="8" page="0" />
	</register>
	<register id="DMA260_cons0_control" acronym="DMA260_cons0_control"  width="32" offset="0x228C" description="Controlling consumer socket 0 for DMA260"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA260 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA261_scheduler_control" acronym="DMA261_scheduler_control"  width="32" offset="0x2290" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA261 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA261 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA261 Scheduler resources must not be read during halted state.  '1'-> DMA261 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA261" end="13" begin="8" page="0" />
	</register>
	<register id="DMA261_cons0_control" acronym="DMA261_cons0_control"  width="32" offset="0x22A0" description="Controlling consumer socket 0 for DMA261"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA261 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA272_scheduler_control" acronym="DMA272_scheduler_control"  width="32" offset="0x22A4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA272 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA272 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA272 Scheduler resources must not be read during halted state.  '1'-> DMA272 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA272" end="13" begin="8" page="0" />
	</register>
	<register id="DMA272_cons0_control" acronym="DMA272_cons0_control"  width="32" offset="0x22B4" description="Controlling consumer socket 0 for DMA272"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA272 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA273_scheduler_control" acronym="DMA273_scheduler_control"  width="32" offset="0x22B8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA273 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA273 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA273 Scheduler resources must not be read during halted state.  '1'-> DMA273 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA273" end="13" begin="8" page="0" />
	</register>
	<register id="DMA273_cons0_control" acronym="DMA273_cons0_control"  width="32" offset="0x22C8" description="Controlling consumer socket 0 for DMA273"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA273 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA274_scheduler_control" acronym="DMA274_scheduler_control"  width="32" offset="0x22CC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA274 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA274 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA274 Scheduler resources must not be read during halted state.  '1'-> DMA274 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA274" end="13" begin="8" page="0" />
	</register>
	<register id="DMA274_cons0_control" acronym="DMA274_cons0_control"  width="32" offset="0x22DC" description="Controlling consumer socket 0 for DMA274"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA274 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA275_scheduler_control" acronym="DMA275_scheduler_control"  width="32" offset="0x22E0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA275 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA275 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA275 Scheduler resources must not be read during halted state.  '1'-> DMA275 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA275" end="13" begin="8" page="0" />
	</register>
	<register id="DMA275_cons0_control" acronym="DMA275_cons0_control"  width="32" offset="0x22F0" description="Controlling consumer socket 0 for DMA275"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA275 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA288_scheduler_control" acronym="DMA288_scheduler_control"  width="32" offset="0x22F4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA288 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA288 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA288 Scheduler resources must not be read during halted state.  '1'-> DMA288 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA288" end="13" begin="8" page="0" />
	</register>
	<register id="DMA288_cons0_control" acronym="DMA288_cons0_control"  width="32" offset="0x2304" description="Controlling consumer socket 0 for DMA288"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA288 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA289_scheduler_control" acronym="DMA289_scheduler_control"  width="32" offset="0x2308" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA289 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA289 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA289 Scheduler resources must not be read during halted state.  '1'-> DMA289 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA289" end="13" begin="8" page="0" />
	</register>
	<register id="DMA289_cons0_control" acronym="DMA289_cons0_control"  width="32" offset="0x2318" description="Controlling consumer socket 0 for DMA289"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA289 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA290_scheduler_control" acronym="DMA290_scheduler_control"  width="32" offset="0x231C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA290 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA290 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA290 Scheduler resources must not be read during halted state.  '1'-> DMA290 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA290" end="13" begin="8" page="0" />
	</register>
	<register id="DMA290_cons0_control" acronym="DMA290_cons0_control"  width="32" offset="0x232C" description="Controlling consumer socket 0 for DMA290"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA290 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA291_scheduler_control" acronym="DMA291_scheduler_control"  width="32" offset="0x2330" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA291 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA291 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA291 Scheduler resources must not be read during halted state.  '1'-> DMA291 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA291" end="13" begin="8" page="0" />
	</register>
	<register id="DMA291_cons0_control" acronym="DMA291_cons0_control"  width="32" offset="0x2340" description="Controlling consumer socket 0 for DMA291"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA291 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA304_scheduler_control" acronym="DMA304_scheduler_control"  width="32" offset="0x2344" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA304 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA304 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA304 Scheduler resources must not be read during halted state.  '1'-> DMA304 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA304" end="13" begin="8" page="0" />
	</register>
	<register id="DMA304_cons0_control" acronym="DMA304_cons0_control"  width="32" offset="0x2354" description="Controlling consumer socket 0 for DMA304"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA304 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA305_scheduler_control" acronym="DMA305_scheduler_control"  width="32" offset="0x2358" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA305 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA305 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA305 Scheduler resources must not be read during halted state.  '1'-> DMA305 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA305" end="13" begin="8" page="0" />
	</register>
	<register id="DMA305_cons0_control" acronym="DMA305_cons0_control"  width="32" offset="0x2368" description="Controlling consumer socket 0 for DMA305"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA305 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA306_scheduler_control" acronym="DMA306_scheduler_control"  width="32" offset="0x236C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA306 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA306 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA306 Scheduler resources must not be read during halted state.  '1'-> DMA306 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA306" end="13" begin="8" page="0" />
	</register>
	<register id="DMA306_cons0_control" acronym="DMA306_cons0_control"  width="32" offset="0x237C" description="Controlling consumer socket 0 for DMA306"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA306 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA307_scheduler_control" acronym="DMA307_scheduler_control"  width="32" offset="0x2380" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA307 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA307 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA307 Scheduler resources must not be read during halted state.  '1'-> DMA307 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA307" end="13" begin="8" page="0" />
	</register>
	<register id="DMA307_cons0_control" acronym="DMA307_cons0_control"  width="32" offset="0x2390" description="Controlling consumer socket 0 for DMA307"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA307 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA308_scheduler_control" acronym="DMA308_scheduler_control"  width="32" offset="0x2394" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA308 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA308 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA308 Scheduler resources must not be read during halted state.  '1'-> DMA308 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA308" end="13" begin="8" page="0" />
	</register>
	<register id="DMA308_cons0_control" acronym="DMA308_cons0_control"  width="32" offset="0x23A4" description="Controlling consumer socket 0 for DMA308"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA308 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA309_scheduler_control" acronym="DMA309_scheduler_control"  width="32" offset="0x23A8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA309 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA309 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA309 Scheduler resources must not be read during halted state.  '1'-> DMA309 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA309" end="13" begin="8" page="0" />
	</register>
	<register id="DMA309_cons0_control" acronym="DMA309_cons0_control"  width="32" offset="0x23B8" description="Controlling consumer socket 0 for DMA309"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA309 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA310_scheduler_control" acronym="DMA310_scheduler_control"  width="32" offset="0x23BC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA310 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA310 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA310 Scheduler resources must not be read during halted state.  '1'-> DMA310 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA310" end="13" begin="8" page="0" />
	</register>
	<register id="DMA310_cons0_control" acronym="DMA310_cons0_control"  width="32" offset="0x23CC" description="Controlling consumer socket 0 for DMA310"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA310 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA311_scheduler_control" acronym="DMA311_scheduler_control"  width="32" offset="0x23D0" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA311 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA311 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA311 Scheduler resources must not be read during halted state.  '1'-> DMA311 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA311" end="13" begin="8" page="0" />
	</register>
	<register id="DMA311_cons0_control" acronym="DMA311_cons0_control"  width="32" offset="0x23E0" description="Controlling consumer socket 0 for DMA311"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA311 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA312_scheduler_control" acronym="DMA312_scheduler_control"  width="32" offset="0x23E4" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA312 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA312 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA312 Scheduler resources must not be read during halted state.  '1'-> DMA312 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA312" end="13" begin="8" page="0" />
	</register>
	<register id="DMA312_cons0_control" acronym="DMA312_cons0_control"  width="32" offset="0x23F4" description="Controlling consumer socket 0 for DMA312"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA312 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA313_scheduler_control" acronym="DMA313_scheduler_control"  width="32" offset="0x23F8" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA313 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA313 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA313 Scheduler resources must not be read during halted state.  '1'-> DMA313 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA313" end="13" begin="8" page="0" />
	</register>
	<register id="DMA313_cons0_control" acronym="DMA313_cons0_control"  width="32" offset="0x2408" description="Controlling consumer socket 0 for DMA313"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA313 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA336_scheduler_control" acronym="DMA336_scheduler_control"  width="32" offset="0x240C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA336 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA336 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA336 Scheduler resources must not be read during halted state.  '1'-> DMA336 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA336" end="13" begin="8" page="0" />
	</register>
	<register id="DMA336_cons0_control" acronym="DMA336_cons0_control"  width="32" offset="0x241C" description="Controlling consumer socket 0 for DMA336"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA336 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA352_scheduler_control" acronym="DMA352_scheduler_control"  width="32" offset="0x2420" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA352 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA352 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA352 Scheduler resources must not be read during halted state.  '1'-> DMA352 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA352" end="13" begin="8" page="0" />
	</register>
	<register id="DMA352_cons0_control" acronym="DMA352_cons0_control"  width="32" offset="0x2430" description="Controlling consumer socket 0 for DMA352"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA352 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA353_scheduler_control" acronym="DMA353_scheduler_control"  width="32" offset="0x2434" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA353 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA353 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA353 Scheduler resources must not be read during halted state.  '1'-> DMA353 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA353" end="13" begin="8" page="0" />
	</register>
	<register id="DMA353_cons0_control" acronym="DMA353_cons0_control"  width="32" offset="0x2444" description="Controlling consumer socket 0 for DMA353"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA353 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA354_scheduler_control" acronym="DMA354_scheduler_control"  width="32" offset="0x2448" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA354 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA354 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA354 Scheduler resources must not be read during halted state.  '1'-> DMA354 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA354" end="13" begin="8" page="0" />
	</register>
	<register id="DMA354_cons0_control" acronym="DMA354_cons0_control"  width="32" offset="0x2458" description="Controlling consumer socket 0 for DMA354"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA354 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA355_scheduler_control" acronym="DMA355_scheduler_control"  width="32" offset="0x245C" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA355 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA355 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA355 Scheduler resources must not be read during halted state.  '1'-> DMA355 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA355" end="13" begin="8" page="0" />
	</register>
	<register id="DMA355_cons0_control" acronym="DMA355_cons0_control"  width="32" offset="0x246C" description="Controlling consumer socket 0 for DMA355"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA355 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA368_scheduler_control" acronym="DMA368_scheduler_control"  width="32" offset="0x2470" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA368 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA368 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA368 Scheduler resources must not be read during halted state.  '1'-> DMA368 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA368" end="13" begin="8" page="0" />
	</register>
	<register id="DMA368_cons0_control" acronym="DMA368_cons0_control"  width="32" offset="0x2480" description="Controlling consumer socket 0 for DMA368"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA368 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA369_scheduler_control" acronym="DMA369_scheduler_control"  width="32" offset="0x2484" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA369 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA369 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA369 Scheduler resources must not be read during halted state.  '1'-> DMA369 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA369" end="13" begin="8" page="0" />
	</register>
	<register id="DMA369_cons0_control" acronym="DMA369_cons0_control"  width="32" offset="0x2494" description="Controlling consumer socket 0 for DMA369"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA369 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA370_scheduler_control" acronym="DMA370_scheduler_control"  width="32" offset="0x2498" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA370 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA370 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA370 Scheduler resources must not be read during halted state.  '1'-> DMA370 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA370" end="13" begin="8" page="0" />
	</register>
	<register id="DMA370_cons0_control" acronym="DMA370_cons0_control"  width="32" offset="0x24A8" description="Controlling consumer socket 0 for DMA370"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA370 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="DMA371_scheduler_control" acronym="DMA371_scheduler_control"  width="32" offset="0x24AC" description="Scheduler Control Register "   >
		<bitfield id="sch_en" rwaccess="RW" description="scheduler enable; write '1' to enable scheduler" end="0" begin="1" page="0" />
		<bitfield id="pipeline_num" rwaccess="RW" description="Pipeline Number of DMA371 Scheduler" end="1" begin="3" page="0" />
		<bitfield id="strm_en" rwaccess="RW" description="'1' -> Streaming input enable, '0' No streaming input" end="5" begin="1" page="0" />
		<bitfield id="pause" rwaccess="RW" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " end="6" begin="1" page="0" />
		<bitfield id="state" rwaccess="RO" description="Current state of DMA371 Scheduler" end="7" begin="4" page="0" />
		<bitfield id="debug_rdy" rwaccess="RW" description="'0' -> DMA371 Scheduler resources must not be read during halted state.  '1'-> DMA371 Scheduler resources are readable during halted state" end="12" begin="1" page="0" />
		<bitfield id="dma_channel_no" rwaccess="RW" description="DMA channel number for thread scheduler for DMA371" end="13" begin="8" page="0" />
	</register>
	<register id="DMA371_cons0_control" acronym="DMA371_cons0_control"  width="32" offset="0x24BC" description="Controlling consumer socket 0 for DMA371"   >
		<bitfield id="cons_en" rwaccess="RW" description=" '1' -> Consumer socket 0 enable , '0' Disable " end="0" begin="1" page="0" />
		<bitfield id="prod_select" rwaccess="RW" description=" producer select for DMA371 cons socket 0 " end="1" begin="9" page="0" />
	</register>
	<register id="pipe_dbg_cntl" acronym="pipe_dbg_cntl"  width="32" offset="0x2650" description="Pipeline Debug Control register is used by debug software to control pipeline debug behavior"   >
		<bitfield id="pipe_dbg_dis_0" rwaccess="RW" description="'1' -> Pipeline0 doesn't respond to debug events, '0' Pipeline0 respond to debug events " end="0" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_1" rwaccess="RW" description="'1' -> Pipeline1 doesn't respond to debug events, '0' Pipeline1 respond to debug events " end="1" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_2" rwaccess="RW" description="'1' -> Pipeline2 doesn't respond to debug events, '0' Pipeline2 respond to debug events " end="2" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_3" rwaccess="RW" description="'1' -> Pipeline3 doesn't respond to debug events, '0' Pipeline3 respond to debug events " end="3" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_4" rwaccess="RW" description="'1' -> Pipeline4 doesn't respond to debug events, '0' Pipeline4 respond to debug events " end="4" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_5" rwaccess="RW" description="'1' -> Pipeline5 doesn't respond to debug events, '0' Pipeline5 respond to debug events " end="5" begin="1" page="0" />
		<bitfield id="pipe_dbg_dis_6" rwaccess="RW" description="'1' -> Pipeline6 doesn't respond to debug events, '0' Pipeline5 respond to debug events " end="6" begin="1" page="0" />
		<bitfield id="abort_debug" rwaccess="WO" description="'1' -> Abort Debug activity on debug enabled pipelines, '0' no impact " end="16" begin="1" page="0" />
		<bitfield id="debug_state" rwaccess="RO" description="Current state of Debug activity" end="17" begin="3" page="0" />
	</register>
	<register id="dbg_cap" acronym="dbg_cap"  width="32" offset="0x2654" description="Debug Capability register is used by debug software to determine which optional debug modules are present and how many instances of each module exist."   >
		<bitfield id="REV_MIN" rwaccess="RO" description="Minor Revision" end="0" begin="4" page="0" />
		<bitfield id="REV_MAJ" rwaccess="RO" description="Major Revision" end="4" begin="4" page="0" />
		<bitfield id="NUM_BPS" rwaccess="RO" description="The number of breakpoint modules that exist.  The registers supporting the breakpoint modules must be implemented consecutively in the memory map." end="8" begin="4" page="0" />
		<bitfield id="NUM_WPS" rwaccess="RO" description="The number of watchpoint modules that exist.  The registers supporting the watchpoint modules must be implemented consecutively in the memory map" end="12" begin="4" page="0" />
		<bitfield id="NUM_CNTRS" rwaccess="RO" description="The number of counter modules that exist.  The registers supporting the counter modules must be implemented consecutively in the memory map." end="16" begin="4" page="0" />
		<bitfield id="TRIG_CHNS" rwaccess="RO" description="Number of Trigger Channels Supported.  b00 ------ No channels supported.  b01 ------ One channel supported.  b10 ------ Two channels supported.  Others ---- Reserved." end="20" begin="2" page="0" />
		<bitfield id="TRIG_INPUT" rwaccess="RO" description="b0  -  Trigger Inputs are not supported.  b1  -  Trigger Inputs are supported." end="22" begin="1" page="0" />
		<bitfield id="TRIG_OUTPUT" rwaccess="RO" description="b0 - Trigger Outputs are not supported.  b1  - Trigger Outputs are supported." end="23" begin="1" page="0" />
		<bitfield id="SYS_EXE_REQ" rwaccess="RO" description="Whether HWA Core Execution status and control is supported.  b0 - Not Supported.  b1 - Supported." end="24" begin="1" page="0" />
		<bitfield id="DBQ_RESET_SUP" rwaccess="RO" description="Whether HWA Core reset is supported or not which does not affect debug logic.  b0 - Not Supported.  b1 - Supported." end="25" begin="1" page="0" />
		<bitfield id="DBG_SWBP_SUP" rwaccess="RO" description="Whether HWA Core supports SWBP or not.  b0 - Not Supported.  b1 - Supported." end="26" begin="1" page="0" />
		<bitfield id="DBG_INDIRECT_SUP" rwaccess="RO" description="Indicates if the HWA supports an indirect memory access port.  v2.0 and above.  b0 - Not Supported.  b1 - Indirect port supported." end="27" begin="1" page="0" />
		<bitfield id="DBG_OWN_SUP" rwaccess="RO" description="Indicates if the HWA supports an module ownership.  v2.0 and above.  b0 - Not Supported.  b1 - Ownership supported." end="28" begin="1" page="0" />
		<bitfield id="DBG_WP_DATA_SUP" rwaccess="RO" description="Indicates if the WP resources has corresponding data qualification.  b0 - Not supported.  b1 - Data qualifiers are supported." end="29" begin="1" page="0" />
		<bitfield id="DBG_INT_STEP_SUP" rwaccess="RO" description="Indicates that debug execution control can determine if single step blocks or allows interrupts.  b0 No step/interrupt control b1 Step interrupt control via DBG_INT_STEP_IN" end="30" begin="1" page="0" />
	</register>
	<register id="dbg_cntl" acronym="dbg_cntl"  width="32" offset="0x2658" description="Debug Control register is used by debug software to control all of the basic debug functions."   >
		<bitfield id="dbg_halt" rwaccess="RW" description="Global debug run control.  The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control. Writing '1' when read '0' shall cause a halt on the next possible halt boundary.Writing '0' when read '1' returns the system to the natural execution state.A synchronous run hardware request has the same effect.Reading '1' means that the halted state has been reached or been requested by the manual halt mechanism.Reading '0' means that the target is in its natural execution state.NOTE: 1. The natural execution state means the FSM state entered prior to last entry into Halted state.  2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." end="0" begin="1" page="0" />
		<bitfield id="dbg_restart" rwaccess="RW" description="Debug Restart Status bit.This bit is normally set when the DBG_HALT bit transitions from '1' to '0' when the natural execution state is entered.It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.  Reading '1' means HWA Core exited halted state (at least temporarily).  Reading '0' means HWA Core did not exit halted state.  Writing '1' shall clear the bit if set.  There is no restriction on when it can be cleared.  Writing '0' shall have no effect." end="1" begin="1" page="0" />
		<bitfield id="dbg_single_step_en" rwaccess="RW" description="Single Step Execution enable.  When this bit is set, the accelerator core shall be halted upon execution of   a single instruction.  This is after the accelerator core has left the halted state by clearing the DBG_HALT control bit.  Writing '1' enables halting when the next instruction following exit from halted state is executed.  Writing '0' disables halts via single step.  NOTE: 1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." end="2" begin="1" page="0" />
		<bitfield id="DBG_EMU0_EN" rwaccess="RW" description="EMU0 input trigger enable Writing '1' enables halting on the falling edge of the EMU0 input Writing '0' disables halts via EMU0 input" end="5" begin="1" page="0" />
		<bitfield id="DBG_EXE_STAT" rwaccess="RO" description="The execution status of the module Set to '1' when halted due to debug event Set to '0' when execution resumes" end="7" begin="1" page="0" />
		<bitfield id="DBG_HALT_STEP" rwaccess="RO" description="Execution halted due to single step completion Set to '1' when the single step completes Set to '0' when execution resumes" end="10" begin="1" page="0" />
		<bitfield id="DBG_HALT_USER" rwaccess="RO" description="Execution halted due to register update of DBG_HALT Set to '1' when halt due to DBG_HALT update completes Set to '0' when execution resumes" end="11" begin="1" page="0" />
		<bitfield id="DBG_HALT_EMU0" rwaccess="RO" description="Execution halted due to trigger in on EMU0 input Set to '1' when halt due to EMU0 input completes Set to '0' when execution resumes" end="12" begin="1" page="0" />
		<bitfield id="DBG_EMU0_CNTL" rwaccess="RW" description="EMU0 output control. The cross trigger output control.  The value in this field determines the behavior of the outputs generated on EMU0.  NOTE: The effect of setting any non-zero value is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.  DBG_EMUn_CNTL Output Enable Output Pulse Description 0 De-asserted 0 NA No output.  Input only 1 Stopping  0 Yes Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.  2 HWBP 0 Yes Pulse when any HWBP triggers 3 HWWP 0 Yes Pulse when any HWWP triggers 4 Asserted 1 No Drive pin high 5 Asserted 0 No Drive pin low 6-15 - -  Reserved" end="16" begin="4" page="0" />
		<bitfield id="DBG_RESET_OCC" rwaccess="RW" description="Sticky status bit to reflect reset has been generated" end="26" begin="1" page="0" />
	</register>
	<register id="CTSETID" acronym="CTSETID"  width="32" offset="0x0" description=" CTSET identification register"   >
		<bitfield id="MINOR_REV" rwaccess="RO" description=" Minor Revision. This field changes when features are scaled up or down" end="0" begin="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description=" Indicates a special version for a particular device. 0 if non-custom" end="6" begin="2" page="0" />
		<bitfield id="MAJOR_REV" rwaccess="RO" description=" Major Revision. This field changes when there is a major feature change." end="8" begin="3" page="0" />
		<bitfield id="RTL_VERSION" rwaccess="RO" description=" This field changes on bug fix, and resets to '0' when either Minor Revision or Major Revision field changes" end="11" begin="5" page="0" />
		<bitfield id="FUNCTION" rwaccess="RO" description=" Function : Indicates a Debug IP (0x2nn) and 0x80 is the identifier for CT-SET" end="16" begin="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description=" The value 10b designates this as Processor Business Unit IP" end="28" begin="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description=" Used to distinguish between old Scheme and current" end="30" begin="2" page="0" />
	</register>
	<register id="CTSETSYSCFG" acronym="CTSETSYSCFG"  width="32" offset="0x10" description=" CTSET system configuration register"   >
		<bitfield id="SoftReset" rwaccess="RW" description=" This will reset entire CTSET, except the registers and the CFG interface. This bit is automatically cleared by hardware. Reads always return 0" end="0" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="1" page="0" />
		<bitfield id="IdleMode" rwaccess="RW" description=" Sets the Idle Mode for CTSET (0=Force Idle, 1=No Idle, 2=Smart Idle, 3= Smart Idle wakeup)" end="2" begin="2" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="28" page="0" />
	</register>
	<register id="SETSTR" acronym="SETSTR"  width="32" offset="0x14" description=" CTSET status register"   >
		<bitfield id="ResetDone" rwaccess="RO" description=" Reset status, 0 means reset ongoing, 1 indicates completed" end="0" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="7" page="0" />
		<bitfield id="HWFIFOEmpty" rwaccess="RO" description=" System Event Trace FIFO status, 1 is empty, 0 means captured data not yet exported" end="8" begin="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="9" begin="23" page="0" />
	</register>
	<register id="DBGTIMELOW" acronym="DBGTIMELOW"  width="32" offset="0x18" description="The 32 low order bits of the debug time value supplied on the time input interface"   >
		<bitfield id="DBGTIME" rwaccess="RO" description="debug time" end="0" begin="32" page="0" />
	</register>
	<register id="DBGTIMEHI" acronym="DBGTIMEHI"  width="32" offset="0x1C" description="The 32 high order bits of the debug time value supplied on the time input interface"   >
		<bitfield id="DBGTIME" rwaccess="RO" description="debug time" end="0" begin="32" page="0" />
	</register>
	<register id="CTSETCFG" acronym="CTSETCFG"  width="32" offset="0x24" description=" The 32 low order bits of the debug time value supplied on the time input interface The 32 high order bits of the debug time value supplied on the time input interface. Reading DBGTIMEHI latches the lower 32 bits of debug time value CTSET configuration register"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="1" page="0" />
		<bitfield id="StartCapt" rwaccess="RW" description=" Start capturing system events from external trigger detection" end="1" begin="1" page="0" />
		<bitfield id="StopCapt" rwaccess="RW" description=" Stop capturing system events from external trigger detection" end="2" begin="1" page="0" />
		<bitfield id="MsgMode" rwaccess="RW" description=" Message generated based on event detection, 0 is sampling window, 1 is event detection" end="3" begin="1" page="0" />
		<bitfield id="EventLevel" rwaccess="RW" description=" 0 enables low level event detection, 1 enables high level event detection" end="4" begin="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="5" begin="2" page="0" />
		<bitfield id="SysEventCaptEn" rwaccess="RW" description=" When 1 the System event capture is enabled" end="7" begin="1" page="0" />
		<bitfield id="Reserved2" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="20" page="0" />
		<bitfield id="Claim" rwaccess="RW" description=" Claim control and status. To program any bits other than 31 : 28, CTSET ownership must be claimed using bits 31 : 28." end="28" begin="4" page="0" />
	</register>
	<register id="SETSPLREG" acronym="SETSPLREG"  width="32" offset="0x28" description=" System Event Sampling Window register"   >
		<bitfield id="WindowSize" rwaccess="RW" description=" System events sampling window size expressed as CTSET cycles" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="SETEVTENBL1" acronym="SETEVTENBL1"  width="32" offset="0x30" description=" System event detection enable register 1"   >
		<bitfield id="Event1DetEn" rwaccess="RW" description=" Event(1) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event2DetEn" rwaccess="RW" description=" Event(2) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event3DetEn" rwaccess="RW" description=" Event(3) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event4DetEn" rwaccess="RW" description=" Event(4) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event5DetEn" rwaccess="RW" description=" Event(5) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event6DetEn" rwaccess="RW" description=" Event(6) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event7DetEn" rwaccess="RW" description=" Event(7) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event8DetEn" rwaccess="RW" description=" Event(8) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event9DetEn" rwaccess="RW" description=" Event(9) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event10DetEn" rwaccess="RW" description=" Event(10) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event11DetEn" rwaccess="RW" description=" Event(11) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event12DetEn" rwaccess="RW" description=" Event(12) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event13DetEn" rwaccess="RW" description=" Event(13) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event14DetEn" rwaccess="RW" description=" Event(14) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event15DetEn" rwaccess="RW" description=" Event(15) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event16DetEn" rwaccess="RW" description=" Event(16) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event17DetEn" rwaccess="RW" description=" Event(17) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event18DetEn" rwaccess="RW" description=" Event(18) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event19DetEn" rwaccess="RW" description=" Event(19) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event20DetEn" rwaccess="RW" description=" Event(20) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event21DetEn" rwaccess="RW" description=" Event(21) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event22DetEn" rwaccess="RW" description=" Event(22) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event23DetEn" rwaccess="RW" description=" Event(23) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event24DetEn" rwaccess="RW" description=" Event(24) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event25DetEn" rwaccess="RW" description=" Event(25) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event26DetEn" rwaccess="RW" description=" Event(26) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event27DetEn" rwaccess="RW" description=" Event(27) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event28DetEn" rwaccess="RW" description=" Event(28) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event29DetEn" rwaccess="RW" description=" Event(29) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event30DetEn" rwaccess="RW" description=" Event(30) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event31DetEn" rwaccess="RW" description=" Event(31) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event32DetEn" rwaccess="RW" description=" Event(32) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL2" acronym="SETEVTENBL2"  width="32" offset="0x34" description=" System event detection enable register 2 (if number of events > 32)"   >
		<bitfield id="Event33DetEn" rwaccess="RW" description=" Event(33) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event34DetEn" rwaccess="RW" description=" Event(34) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event35DetEn" rwaccess="RW" description=" Event(35) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event36DetEn" rwaccess="RW" description=" Event(36) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event37DetEn" rwaccess="RW" description=" Event(37) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event38DetEn" rwaccess="RW" description=" Event(38) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event39DetEn" rwaccess="RW" description=" Event(39) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event40DetEn" rwaccess="RW" description=" Event(40) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event41DetEn" rwaccess="RW" description=" Event(41) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event42DetEn" rwaccess="RW" description=" Event(42) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event43DetEn" rwaccess="RW" description=" Event(43) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event44DetEn" rwaccess="RW" description=" Event(44) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event45DetEn" rwaccess="RW" description=" Event(45) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event46DetEn" rwaccess="RW" description=" Event(46) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event47DetEn" rwaccess="RW" description=" Event(47) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event48DetEn" rwaccess="RW" description=" Event(48) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event49DetEn" rwaccess="RW" description=" Event(49) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event50DetEn" rwaccess="RW" description=" Event(50) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event51DetEn" rwaccess="RW" description=" Event(51) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event52DetEn" rwaccess="RW" description=" Event(52) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event53DetEn" rwaccess="RW" description=" Event(53) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event54DetEn" rwaccess="RW" description=" Event(54) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event55DetEn" rwaccess="RW" description=" Event(55) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event56DetEn" rwaccess="RW" description=" Event(56) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event57DetEn" rwaccess="RW" description=" Event(57) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event58DetEn" rwaccess="RW" description=" Event(58) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event59DetEn" rwaccess="RW" description=" Event(59) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event60DetEn" rwaccess="RW" description=" Event(60) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event61DetEn" rwaccess="RW" description=" Event(61) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event62DetEn" rwaccess="RW" description=" Event(62) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event63DetEn" rwaccess="RW" description=" Event(63) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event64DetEn" rwaccess="RW" description=" Event(64) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL3" acronym="SETEVTENBL3"  width="32" offset="0x38" description=" System event detection enable register 3 (if number of events > 64)"   >
		<bitfield id="Event65DetEn" rwaccess="RW" description=" Event(65) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event66DetEn" rwaccess="RW" description=" Event(66) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event67DetEn" rwaccess="RW" description=" Event(67) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event68DetEn" rwaccess="RW" description=" Event(68) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event69DetEn" rwaccess="RW" description=" Event(69) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event70DetEn" rwaccess="RW" description=" Event(70) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event71DetEn" rwaccess="RW" description=" Event(71) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event72DetEn" rwaccess="RW" description=" Event(72) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event73DetEn" rwaccess="RW" description=" Event(73) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event74DetEn" rwaccess="RW" description=" Event(74) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event75DetEn" rwaccess="RW" description=" Event(75) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event76DetEn" rwaccess="RW" description=" Event(76) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event77DetEn" rwaccess="RW" description=" Event(77) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event78DetEn" rwaccess="RW" description=" Event(78) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event79DetEn" rwaccess="RW" description=" Event(79) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event80DetEn" rwaccess="RW" description=" Event(80) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event81DetEn" rwaccess="RW" description=" Event(81) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event82DetEn" rwaccess="RW" description=" Event(82) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event83DetEn" rwaccess="RW" description=" Event(83) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event84DetEn" rwaccess="RW" description=" Event(84) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event85DetEn" rwaccess="RW" description=" Event(85) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event86DetEn" rwaccess="RW" description=" Event(86) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event87DetEn" rwaccess="RW" description=" Event(87) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event88DetEn" rwaccess="RW" description=" Event(88) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event89DetEn" rwaccess="RW" description=" Event(89) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event90DetEn" rwaccess="RW" description=" Event(90) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event91DetEn" rwaccess="RW" description=" Event(91) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event92DetEn" rwaccess="RW" description=" Event(92) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event93DetEn" rwaccess="RW" description=" Event(93) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event94DetEn" rwaccess="RW" description=" Event(94) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event95DetEn" rwaccess="RW" description=" Event(95) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event96DetEn" rwaccess="RW" description=" Event(96) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL4" acronym="SETEVTENBL4"  width="32" offset="0x3C" description=" System event detection enable register 4 (if number of events > 96)"   >
		<bitfield id="Event97DetEn" rwaccess="RW" description=" Event(97) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event98DetEn" rwaccess="RW" description=" Event(98) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event99DetEn" rwaccess="RW" description=" Event(99) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event100DetEn" rwaccess="RW" description=" Event(100) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event101DetEn" rwaccess="RW" description=" Event(101) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event102DetEn" rwaccess="RW" description=" Event(102) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event103DetEn" rwaccess="RW" description=" Event(103) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event104DetEn" rwaccess="RW" description=" Event(104) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event105DetEn" rwaccess="RW" description=" Event(105) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event106DetEn" rwaccess="RW" description=" Event(106) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event107DetEn" rwaccess="RW" description=" Event(107) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event108DetEn" rwaccess="RW" description=" Event(108) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event109DetEn" rwaccess="RW" description=" Event(109) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event110DetEn" rwaccess="RW" description=" Event(110) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event111DetEn" rwaccess="RW" description=" Event(111) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event112DetEn" rwaccess="RW" description=" Event(112) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event113DetEn" rwaccess="RW" description=" Event(113) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event114DetEn" rwaccess="RW" description=" Event(114) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event115DetEn" rwaccess="RW" description=" Event(115) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event116DetEn" rwaccess="RW" description=" Event(116) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event117DetEn" rwaccess="RW" description=" Event(117) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event118DetEn" rwaccess="RW" description=" Event(118) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event119DetEn" rwaccess="RW" description=" Event(119) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event120DetEn" rwaccess="RW" description=" Event(120) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event121DetEn" rwaccess="RW" description=" Event(121) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event122DetEn" rwaccess="RW" description=" Event(122) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event123DetEn" rwaccess="RW" description=" Event(123) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event124DetEn" rwaccess="RW" description=" Event(124) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event125DetEn" rwaccess="RW" description=" Event(125) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event126DetEn" rwaccess="RW" description=" Event(126) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event127DetEn" rwaccess="RW" description=" Event(127) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event128DetEn" rwaccess="RW" description=" Event(128) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL5" acronym="SETEVTENBL5"  width="32" offset="0x40" description=" System event detection enable register 5 (if number of events > 128)"   >
		<bitfield id="Event129DetEn" rwaccess="RW" description=" Event(129) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event130DetEn" rwaccess="RW" description=" Event(130) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event131DetEn" rwaccess="RW" description=" Event(131) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event132DetEn" rwaccess="RW" description=" Event(132) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event133DetEn" rwaccess="RW" description=" Event(133) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event134DetEn" rwaccess="RW" description=" Event(134) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event135DetEn" rwaccess="RW" description=" Event(135) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event136DetEn" rwaccess="RW" description=" Event(136) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event137DetEn" rwaccess="RW" description=" Event(137) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event138DetEn" rwaccess="RW" description=" Event(138) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event139DetEn" rwaccess="RW" description=" Event(139) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event140DetEn" rwaccess="RW" description=" Event(140) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event141DetEn" rwaccess="RW" description=" Event(141) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event142DetEn" rwaccess="RW" description=" Event(142) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event143DetEn" rwaccess="RW" description=" Event(143) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event144DetEn" rwaccess="RW" description=" Event(144) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event145DetEn" rwaccess="RW" description=" Event(145) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event1468DetEn" rwaccess="RW" description=" Event(146) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event147DetEn" rwaccess="RW" description=" Event(147) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event148DetEn" rwaccess="RW" description=" Event(148) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event149DetEn" rwaccess="RW" description=" Event(149) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event150DetEn" rwaccess="RW" description=" Event(150) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event151DetEn" rwaccess="RW" description=" Event(151) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event152DetEn" rwaccess="RW" description=" Event(152) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event153DetEn" rwaccess="RW" description=" Event(153) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event154DetEn" rwaccess="RW" description=" Event(154) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event155DetEn" rwaccess="RW" description=" Event(155) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event156DetEn" rwaccess="RW" description=" Event(156) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event157DetEn" rwaccess="RW" description=" Event(157) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event158DetEn" rwaccess="RW" description=" Event(158) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event159DetEn" rwaccess="RW" description=" Event(159) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event160DetEn" rwaccess="RW" description=" Event(160) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL6" acronym="SETEVTENBL6"  width="32" offset="0x44" description=" System event detection enable register 6 (if number of events > 160)"   >
		<bitfield id="Event161DetEn" rwaccess="RW" description=" Event(161) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event162DetEn" rwaccess="RW" description=" Event(162) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event163DetEn" rwaccess="RW" description=" Event(163) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event164DetEn" rwaccess="RW" description=" Event(164) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event165DetEn" rwaccess="RW" description=" Event(165) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event166DetEn" rwaccess="RW" description=" Event(166) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event167DetEn" rwaccess="RW" description=" Event(167) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event168DetEn" rwaccess="RW" description=" Event(168) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event169DetEn" rwaccess="RW" description=" Event(169) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event170DetEn" rwaccess="RW" description=" Event(170) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event171DetEn" rwaccess="RW" description=" Event(171) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event172DetEn" rwaccess="RW" description=" Event(172) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event173DetEn" rwaccess="RW" description=" Event(173) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event174DetEn" rwaccess="RW" description=" Event(174) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event175DetEn" rwaccess="RW" description=" Event(175) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event176DetEn" rwaccess="RW" description=" Event(176) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event177DetEn" rwaccess="RW" description=" Event(177) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event178DetEn" rwaccess="RW" description=" Event(178) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event179DetEn" rwaccess="RW" description=" Event(179) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event180DetEn" rwaccess="RW" description=" Event(180) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event181DetEn" rwaccess="RW" description=" Event(181) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event182DetEn" rwaccess="RW" description=" Event(182) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event183DetEn" rwaccess="RW" description=" Event(183) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event184DetEn" rwaccess="RW" description=" Event(184) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event185DetEn" rwaccess="RW" description=" Event(185) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event186DetEn" rwaccess="RW" description=" Event(186) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event187DetEn" rwaccess="RW" description=" Event(187) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event188DetEn" rwaccess="RW" description=" Event(188) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event189DetEn" rwaccess="RW" description=" Event(189) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event190DetEn" rwaccess="RW" description=" Event(190) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event191DetEn" rwaccess="RW" description=" Event(191) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event192DetEn" rwaccess="RW" description=" Event(192) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL7" acronym="SETEVTENBL7"  width="32" offset="0x48" description=" System event detection enable register 7 (if number of events > 192)"   >
		<bitfield id="Event193DetEn" rwaccess="RW" description=" Event(193) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event194DetEn" rwaccess="RW" description=" Event(194) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event195DetEn" rwaccess="RW" description=" Event(195) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event196DetEn" rwaccess="RW" description=" Event(196) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event197DetEn" rwaccess="RW" description=" Event(197) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event198DetEn" rwaccess="RW" description=" Event(198) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event199DetEn" rwaccess="RW" description=" Event(199) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event200DetEn" rwaccess="RW" description=" Event(200) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event201DetEn" rwaccess="RW" description=" Event(201) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event202DetEn" rwaccess="RW" description=" Event(202) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event203DetEn" rwaccess="RW" description=" Event(203) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event204DetEn" rwaccess="RW" description=" Event(204) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event205DetEn" rwaccess="RW" description=" Event(205) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event206DetEn" rwaccess="RW" description=" Event(206) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event207DetEn" rwaccess="RW" description=" Event(207) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event208DetEn" rwaccess="RW" description=" Event(208) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event209DetEn" rwaccess="RW" description=" Event(209) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event210DetEn" rwaccess="RW" description=" Event(210) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event211DetEn" rwaccess="RW" description=" Event(211) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event212DetEn" rwaccess="RW" description=" Event(212) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event213DetEn" rwaccess="RW" description=" Event(213) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event214DetEn" rwaccess="RW" description=" Event(214) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event215DetEn" rwaccess="RW" description=" Event(215) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event216DetEn" rwaccess="RW" description=" Event(216) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event217DetEn" rwaccess="RW" description=" Event(217) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event218DetEn" rwaccess="RW" description=" Event(218) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event219DetEn" rwaccess="RW" description=" Event(219) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event220DetEn" rwaccess="RW" description=" Event(220) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event221DetEn" rwaccess="RW" description=" Event(221) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event222DetEn" rwaccess="RW" description=" Event(222) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event223DetEn" rwaccess="RW" description=" Event(223) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event224DetEn" rwaccess="RW" description=" Event(224) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETEVTENBL8" acronym="SETEVTENBL8"  width="32" offset="0x4C" description=" System event detection enable register 8 (if number of events > 224)"   >
		<bitfield id="Event225DetEn" rwaccess="RW" description=" Event(225) Detection Enable" end="0" begin="1" page="0" />
		<bitfield id="Event226DetEn" rwaccess="RW" description=" Event(226) Detection Enable" end="1" begin="1" page="0" />
		<bitfield id="Event227DetEn" rwaccess="RW" description=" Event(227) Detection Enable" end="2" begin="1" page="0" />
		<bitfield id="Event228DetEn" rwaccess="RW" description=" Event(228) Detection Enable" end="3" begin="1" page="0" />
		<bitfield id="Event229DetEn" rwaccess="RW" description=" Event(229) Detection Enable" end="4" begin="1" page="0" />
		<bitfield id="Event230DetEn" rwaccess="RW" description=" Event(230) Detection Enable" end="5" begin="1" page="0" />
		<bitfield id="Event231DetEn" rwaccess="RW" description=" Event(231) Detection Enable" end="6" begin="1" page="0" />
		<bitfield id="Event232DetEn" rwaccess="RW" description=" Event(232) Detection Enable" end="7" begin="1" page="0" />
		<bitfield id="Event233DetEn" rwaccess="RW" description=" Event(233) Detection Enable" end="8" begin="1" page="0" />
		<bitfield id="Event234DetEn" rwaccess="RW" description=" Event(234) Detection Enable" end="9" begin="1" page="0" />
		<bitfield id="Event235DetEn" rwaccess="RW" description=" Event(235) Detection Enable" end="10" begin="1" page="0" />
		<bitfield id="Event236DetEn" rwaccess="RW" description=" Event(236) Detection Enable" end="11" begin="1" page="0" />
		<bitfield id="Event237DetEn" rwaccess="RW" description=" Event(237) Detection Enable" end="12" begin="1" page="0" />
		<bitfield id="Event238DetEn" rwaccess="RW" description=" Event(238) Detection Enable" end="13" begin="1" page="0" />
		<bitfield id="Event239DetEn" rwaccess="RW" description=" Event(239) Detection Enable" end="14" begin="1" page="0" />
		<bitfield id="Event240DetEn" rwaccess="RW" description=" Event(240) Detection Enable" end="15" begin="1" page="0" />
		<bitfield id="Event241DetEn" rwaccess="RW" description=" Event(241) Detection Enable" end="16" begin="1" page="0" />
		<bitfield id="Event242DetEn" rwaccess="RW" description=" Event(242) Detection Enable" end="17" begin="1" page="0" />
		<bitfield id="Event243DetEn" rwaccess="RW" description=" Event(243) Detection Enable" end="18" begin="1" page="0" />
		<bitfield id="Event244DetEn" rwaccess="RW" description=" Event(244) Detection Enable" end="19" begin="1" page="0" />
		<bitfield id="Event245DetEn" rwaccess="RW" description=" Event(245) Detection Enable" end="20" begin="1" page="0" />
		<bitfield id="Event246DetEn" rwaccess="RW" description=" Event(246) Detection Enable" end="21" begin="1" page="0" />
		<bitfield id="Event247DetEn" rwaccess="RW" description=" Event(247) Detection Enable" end="22" begin="1" page="0" />
		<bitfield id="Event248DetEn" rwaccess="RW" description=" Event(248) Detection Enable" end="23" begin="1" page="0" />
		<bitfield id="Event249DetEn" rwaccess="RW" description=" Event(249) Detection Enable" end="24" begin="1" page="0" />
		<bitfield id="Event250DetEn" rwaccess="RW" description=" Event(250) Detection Enable" end="25" begin="1" page="0" />
		<bitfield id="Event251DetEn" rwaccess="RW" description=" Event(251) Detection Enable" end="26" begin="1" page="0" />
		<bitfield id="Event252DetEn" rwaccess="RW" description=" Event(252) Detection Enable" end="27" begin="1" page="0" />
		<bitfield id="Event253DetEn" rwaccess="RW" description=" Event(253) Detection Enable" end="28" begin="1" page="0" />
		<bitfield id="Event254DetEn" rwaccess="RW" description=" Event(254) Detection Enable" end="29" begin="1" page="0" />
		<bitfield id="Event255DetEn" rwaccess="RW" description=" Event(255) Detection Enable" end="30" begin="1" page="0" />
		<bitfield id="Event256DetEn" rwaccess="RW" description=" Event(256) Detection Enable" end="31" begin="1" page="0" />
	</register>
	<register id="SETMSTID" acronym="SETMSTID"  width="32" offset="0x50" description=" System Event Master ID"   >
		<bitfield id="MASTID" rwaccess="RW" description=" HW Master ID for System Event module. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTCNTL" acronym="CTCNTL"  width="32" offset="0x800" description=" Counter Timer Control"   >
		<bitfield id="NUMCOREMD" rwaccess="RO" description=" Indicated the number of mode bus interfaces, 0 is 2 CPU buses, 1 is 4 buses" end="0" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="1" page="0" />
		<bitfield id="REVID" rwaccess="RO" description=" Revision ID of CTSET" end="3" begin="4" page="0" />
		<bitfield id="NUMCNTR" rwaccess="RO" description=" Number of counters in the module" end="7" begin="6" page="0" />
		<bitfield id="NUMTIMR" rwaccess="RO" description=" Number of timers in the module" end="13" begin="5" page="0" />
		<bitfield id="NUMINPT" rwaccess="RO" description=" Number of event input signals" end="18" begin="8" page="0" />
		<bitfield id="NUMSTM" rwaccess="RO" description=" Number of counters that can export via STM" end="26" begin="6" page="0" />
	</register>
	<register id="CTNUMDBG" acronym="CTNUMDBG"  width="32" offset="0x804" description=" Counter Timer Number Debug Event Register"   >
		<bitfield id="NUMEVT" rwaccess="RO" description=" Number of input selectors for debug events" end="0" begin="3" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="28" page="0" />
	</register>
	<register id="CTUSERACCCTL" acronym="CTUSERACCCTL"  width="32" offset="0x808" description=" Counter Timer User Access Control, can only be written in priviledged mode"   >
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="0" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="1" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="2" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="3" begin="29" page="0" />
	</register>
	<register id="CTSTMCNTL" acronym="CTSTMCNTL"  width="32" offset="0x820" description=" Counter Timer STM Control register"   >
		<bitfield id="ENBL" rwaccess="RW" description=" CTSET STM global enable for counter/timer messages" end="0" begin="1" page="0" />
		<bitfield id="SENDOVR" rwaccess="RW" description=" Send overflow data in CSM frame" end="1" begin="1" page="0" />
		<bitfield id="CSMXPORT" rwaccess="RW" description=" SW control of CSM message export" end="2" begin="1" page="0" />
		<bitfield id="CCMAVAIL" rwaccess="RW" description=" CTSET supports CCM export" end="3" begin="1" page="0" />
		<bitfield id="CCMPORT" rwaccess="RW" description=" SW control of CCM message export" end="4" begin="1" page="0" />
		<bitfield id="XPORTACT" rwaccess="RO" description=" Indicates if a frame is currently being written to the STM." end="5" begin="1" page="0" />
		<bitfield id="NUMXPORT" rwaccess="RO" description=" The total number of counters designated for export" end="6" begin="6" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="12" begin="20" page="0" />
	</register>
	<register id="CTSTMMSTID" acronym="CTSTMMSTID"  width="32" offset="0x824" description=" Counter Timer STM Master ID register"   >
		<bitfield id="MASTID" rwaccess="RW" description=" HW Master ID for System Event module" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTSTMINTVL" acronym="CTSTMINTVL"  width="32" offset="0x828" description=" Counter Timer STM Interval Register"   >
		<bitfield id="INTERVAL" rwaccess="RW" description=" Counter Timer Periodic export interval" end="0" begin="15" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="16" begin="16" page="0" />
	</register>
	<register id="CTSTMSEL0" acronym="CTSTMSEL0"  width="32" offset="0x82C" description=" Counter Timer STM Counter Select Register 0. This Selects Counter 0 to 31"   >
		<bitfield id="COUNTSEL" rwaccess="RW" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" end="0" begin="32" page="0" />
	</register>
	<register id="CTSTMSEL1" acronym="CTSTMSEL1"  width="32" offset="0x830" description=" Counter Timer STM Counter Select Register 1. This Selects Counter 32 to 63"   >
		<bitfield id="COUNTSEL" rwaccess="RW" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR0" acronym="CTINTVLR0"  width="32" offset="0x840" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR1" acronym="CTINTVLR1"  width="32" offset="0x844" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR2" acronym="CTINTVLR2"  width="32" offset="0x848" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR3" acronym="CTINTVLR3"  width="32" offset="0x84C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR4" acronym="CTINTVLR4"  width="32" offset="0x850" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR5" acronym="CTINTVLR5"  width="32" offset="0x854" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR6" acronym="CTINTVLR6"  width="32" offset="0x858" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR7" acronym="CTINTVLR7"  width="32" offset="0x85C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR8" acronym="CTINTVLR8"  width="32" offset="0x860" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR9" acronym="CTINTVLR9"  width="32" offset="0x864" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR10" acronym="CTINTVLR10"  width="32" offset="0x868" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR11" acronym="CTINTVLR11"  width="32" offset="0x86C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR12" acronym="CTINTVLR12"  width="32" offset="0x870" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR13" acronym="CTINTVLR13"  width="32" offset="0x874" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR14" acronym="CTINTVLR14"  width="32" offset="0x878" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTINTVLR15" acronym="CTINTVLR15"  width="32" offset="0x87C" description="These registers contain the interval match value for the corresponding timers in the CTSET. TINTVLRn are available based on number of timers instantiated."   >
		<bitfield id="INTERVAL" rwaccess="RW" description="Interval match value for the timers in the CTSET" end="0" begin="32" page="0" />
	</register>
	<register id="CTDBGSGL0" acronym="CTDBGSGL0"  width="32" offset="0x8A0" description=" Timer Interval Register 0. Interval match value for timer 0 in CTSET Timer Interval Register 1. Interval match value for timer 1 in CTSET Timer Interval Register 2. Interval match value for timer 2 in CTSET Timer Interval Register 3. Interval match value for timer 3 in CTSET Timer Interval Register 4. Interval match value for timer 4 in CTSET Timer Interval Register 5. Interval match value for timer 5 in CTSET Timer Interval Register 6. Interval match value for timer 6 in CTSET Timer Interval Register 7. Interval match value for timer 7 in CTSET Timer Interval Register 8. Interval match value for timer 8 in CTSET Timer Interval Register 9. Interval match value for timer 9 in CTSET Timer Interval Register 10. Interval match value for timer 10 in CTSET Timer Interval Register 11. Interval match value for timer 11 in CTSET Timer Interval Register 12. Interval match value for timer 12 in CTSET Timer Interval Register 13. Interval match value for timer 13 in CTSET Timer Interval Register 14. Interval match value for timer 14 in CTSET Timer Interval Register 15. Interval match value for timer 15 in CTSET Counter Timer Debug Event Register 0"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL1" acronym="CTDBGSGL1"  width="32" offset="0x8A4" description=" Counter Timer Debug Event Register 1"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL2" acronym="CTDBGSGL2"  width="32" offset="0x8A8" description=" Counter Timer Debug Event Register 2"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL3" acronym="CTDBGSGL3"  width="32" offset="0x8AC" description=" Counter Timer Debug Event Register 3"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL4" acronym="CTDBGSGL4"  width="32" offset="0x8B0" description=" Counter Timer Debug Event Register 4"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL5" acronym="CTDBGSGL5"  width="32" offset="0x8B4" description=" Counter Timer Debug Event Register5"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL6" acronym="CTDBGSGL6"  width="32" offset="0x8B8" description=" Counter Timer Debug Event Register 6"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTDBGSGL7" acronym="CTDBGSGL7"  width="32" offset="0x8BC" description=" Counter Timer Debug Event Register 7"   >
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection" end="0" begin="8" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTGNBL0" acronym="CTGNBL0"  width="32" offset="0x9F0" description=" Counter Timer Global Enable Register 0. This enables Counter 0 to 31"   >
		<bitfield id="ENABLE" rwaccess="RW" description=" The individual bit is this field enables the corresponding counter. Bits 30 and 31 will be high if global time stamp output interface is enabled" end="0" begin="8" page="0" />
	</register>
	<register id="CTGNBL1" acronym="CTGNBL1"  width="32" offset="0x9F4" description=" Counter Timer Global Enable Register 1. This enables Counter 32 to 63"   >
		<bitfield id="ENABLE" rwaccess="RW" description=" The individual bit is this field enables the corresponding counter" end="0" begin="8" page="0" />
	</register>
	<register id="CTGRST0" acronym="CTGRST0"  width="32" offset="0x9F8" description=" Counter Timer Global Reset Register 0. This resets Counter 0 to 31"   >
		<bitfield id="RESET" rwaccess="RW" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared. When Global Time Stamp output interface is enabled, counter 31 and counter 30 should not be written to any value" end="0" begin="8" page="0" />
	</register>
	<register id="CTGRST1" acronym="CTGRST1"  width="32" offset="0x9FC" description=" Counter Timer Global Reset Register 0. This resets Counter 32 to 63"   >
		<bitfield id="RESET" rwaccess="RW" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared." end="0" begin="8" page="0" />
	</register>
	<register id="CTCR0" acronym="CTCR0"  width="32" offset="0xA00" description=" Counter Timer Control Register 0"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR1" acronym="CTCR1"  width="32" offset="0xA04" description=" Counter Timer Control Register 1"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR2" acronym="CTCR2"  width="32" offset="0xA08" description=" Counter Timer Control Register 2"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR3" acronym="CTCR3"  width="32" offset="0xA0C" description=" Counter Timer Control Register 3"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR4" acronym="CTCR4"  width="32" offset="0xA10" description=" Counter Timer Control Register 4"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR5" acronym="CTCR5"  width="32" offset="0xA14" description=" Counter Timer Control Register 5"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR6" acronym="CTCR6"  width="32" offset="0xA18" description=" Counter Timer Control Register 6"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR7" acronym="CTCR7"  width="32" offset="0xA1C" description=" Counter Timer Control Register 7"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR8" acronym="CTCR8"  width="32" offset="0xA20" description=" Counter Timer Control Register 8"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR9" acronym="CTCR9"  width="32" offset="0xA24" description=" Counter Timer Control Register 9"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR10" acronym="CTCR10"  width="32" offset="0xA28" description=" Counter Timer Control Register 10"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR11" acronym="CTCR11"  width="32" offset="0xA2C" description=" Counter Timer Control Register 11"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR12" acronym="CTCR12"  width="32" offset="0xA30" description=" Counter Timer Control Register 12"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR13" acronym="CTCR13"  width="32" offset="0xA34" description=" Counter Timer Control Register 13"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR14" acronym="CTCR14"  width="32" offset="0xA38" description=" Counter Timer Control Register 14"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR15" acronym="CTCR15"  width="32" offset="0xA3C" description=" Counter Timer Control Register 15"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR16" acronym="CTCR16"  width="32" offset="0xA40" description=" Counter Timer Control Register 16"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR17" acronym="CTCR17"  width="32" offset="0xA44" description=" Counter Timer Control Register 17"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR18" acronym="CTCR18"  width="32" offset="0xA48" description=" Counter Timer Control Register 18"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR19" acronym="CTCR19"  width="32" offset="0xA4C" description=" Counter Timer Control Register 19"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR20" acronym="CTCR20"  width="32" offset="0xA50" description=" Counter Timer Control Register 20"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR21" acronym="CTCR21"  width="32" offset="0xA54" description=" Counter Timer Control Register 21"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR22" acronym="CTCR22"  width="32" offset="0xA58" description=" Counter Timer Control Register 22"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR23" acronym="CTCR23"  width="32" offset="0xA5C" description=" Counter Timer Control Register 23"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR24" acronym="CTCR24"  width="32" offset="0xA60" description=" Counter Timer Control Register 24"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR25" acronym="CTCR25"  width="32" offset="0xA64" description=" Counter Timer Control Register 25"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR26" acronym="CTCR26"  width="32" offset="0xA68" description=" Counter Timer Control Register 26"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR27" acronym="CTCR27"  width="32" offset="0xA6C" description=" Counter Timer Control Register 27"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR28" acronym="CTCR28"  width="32" offset="0xA70" description=" Counter Timer Control Register 28"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR29" acronym="CTCR29"  width="32" offset="0xA74" description=" Counter Timer Control Register 29"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR30" acronym="CTCR30"  width="32" offset="0xA78" description=" Counter Timer Control Register 30"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTCR31" acronym="CTCR31"  width="32" offset="0xA7C" description=" Counter Timer Control Register 31"   >
		<bitfield id="ENBL" rwaccess="RW" description=" Counter enable control" end="0" begin="1" page="0" />
		<bitfield id="RESET" rwaccess="RW" description=" Counter reset control" end="1" begin="1" page="0" />
		<bitfield id="CHAIN" rwaccess="RW" description=" Counter is chained to an adjacent counter" end="2" begin="1" page="0" />
		<bitfield id="DURMODE" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="3" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="4" begin="2" page="0" />
		<bitfield id="OVRFLW" rwaccess="RW" description=" Counter is in duration or occurrence mode" end="6" begin="1" page="0" />
		<bitfield id="CHNSDW" rwaccess="RW" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" end="7" begin="1" page="0" />
		<bitfield id="INT" rwaccess="RW" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="8" begin="1" page="0" />
		<bitfield id="DBG" rwaccess="RW" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="9" begin="1" page="0" />
		<bitfield id="RESTART" rwaccess="RW" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="10" begin="1" page="0" />
		<bitfield id="WDMODE" rwaccess="RW" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="11" begin="1" page="0" />
		<bitfield id="DBG_TRIG_STAT" rwaccess="RW" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="12" begin="1" page="0" />
		<bitfield id="FILTER" rwaccess="RW" description=" Use associated operating mode filter in CTMODEFILTERn" end="13" begin="1" page="0" />
		<bitfield id="MODESEL" rwaccess="RW" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" end="14" begin="2" page="0" />
		<bitfield id="INPSEL" rwaccess="RW" description=" Counter Timer input selection. For WD mode it is the start event selector" end="16" begin="8" page="0" />
		<bitfield id="WDRESET" rwaccess="RW" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" end="24" begin="8" page="0" />
	</register>
	<register id="CTOWN0" acronym="CTOWN0"  width="32" offset="0xA80" description=" Counter/Timer Ownership register 0"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN1" acronym="CTOWN1"  width="32" offset="0xA84" description=" Counter/Timer Ownership register 1"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN2" acronym="CTOWN2"  width="32" offset="0xA88" description=" Counter/Timer Ownership register 2"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN3" acronym="CTOWN3"  width="32" offset="0xA8C" description=" Counter/Timer Ownership register 3"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN4" acronym="CTOWN4"  width="32" offset="0xA90" description=" Counter/Timer Ownership register 4"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN5" acronym="CTOWN5"  width="32" offset="0xA94" description=" Counter/Timer Ownership register 5"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN6" acronym="CTOWN6"  width="32" offset="0xA98" description=" Counter/Timer Ownership register 6"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN7" acronym="CTOWN7"  width="32" offset="0xA9C" description=" Counter/Timer Ownership register 7"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN8" acronym="CTOWN8"  width="32" offset="0xAA0" description=" Counter/Timer Ownership register 8"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN9" acronym="CTOWN9"  width="32" offset="0xAA4" description=" Counter/Timer Ownership register 9"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN10" acronym="CTOWN10"  width="32" offset="0xAA8" description=" Counter/Timer Ownership register 10"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN11" acronym="CTOWN11"  width="32" offset="0xAAC" description=" Counter/Timer Ownership register 11"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN12" acronym="CTOWN12"  width="32" offset="0xAB0" description=" Counter/Timer Ownership register 12"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN13" acronym="CTOWN13"  width="32" offset="0xAB4" description=" Counter/Timer Ownership register 13"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN14" acronym="CTOWN14"  width="32" offset="0xAB8" description=" Counter/Timer Ownership register 14"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN15" acronym="CTOWN15"  width="32" offset="0xABC" description=" Counter/Timer Ownership register 15"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN16" acronym="CTOWN16"  width="32" offset="0xAC0" description=" Counter/Timer Ownership register 16"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN17" acronym="CTOWN17"  width="32" offset="0xAC4" description=" Counter/Timer Ownership register 17"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN18" acronym="CTOWN18"  width="32" offset="0xAC8" description=" Counter/Timer Ownership register 18"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN19" acronym="CTOWN19"  width="32" offset="0xACC" description=" Counter/Timer Ownership register 19"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN20" acronym="CTOWN20"  width="32" offset="0xAD0" description=" Counter/Timer Ownership register 20"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN21" acronym="CTOWN21"  width="32" offset="0xAD4" description=" Counter/Timer Ownership register 21"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN22" acronym="CTOWN22"  width="32" offset="0xAD8" description=" Counter/Timer Ownership register 22"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN23" acronym="CTOWN23"  width="32" offset="0xADC" description=" Counter/Timer Ownership register2 3"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN24" acronym="CTOWN24"  width="32" offset="0xAE0" description=" Counter/Timer Ownership register 24"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN25" acronym="CTOWN25"  width="32" offset="0xAE4" description=" Counter/Timer Ownership register 25"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN26" acronym="CTOWN26"  width="32" offset="0xAE8" description=" Counter/Timer Ownership register 26"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN27" acronym="CTOWN27"  width="32" offset="0xAEC" description=" Counter/Timer Ownership register 27"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN28" acronym="CTOWN28"  width="32" offset="0xAF0" description=" Counter/Timer Ownership register 28"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN29" acronym="CTOWN29"  width="32" offset="0xAF4" description=" Counter/Timer Ownership register 29"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN30" acronym="CTOWN30"  width="32" offset="0xAF8" description=" Counter/Timer Ownership register 30"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTOWN31" acronym="CTOWN31"  width="32" offset="0xAFC" description=" Counter/Timer Ownership register 31"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="28" page="0" />
		<bitfield id="CURRENT_OWNER" rwaccess="RO" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" end="28" begin="1" page="0" />
		<bitfield id="DBG_OVERIDE" rwaccess="RW" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" end="29" begin="1" page="0" />
		<bitfield id="OWNERSHIP" rwaccess="RW" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" end="30" begin="2" page="0" />
	</register>
	<register id="CTFILT0" acronym="CTFILT0"  width="32" offset="0xB00" description=" Counter Timer 0 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT1" acronym="CTFILT1"  width="32" offset="0xB04" description=" Counter Timer 1 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT2" acronym="CTFILT2"  width="32" offset="0xB08" description=" Counter Timer 2 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT3" acronym="CTFILT3"  width="32" offset="0xB0C" description=" Counter Timer 3 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT4" acronym="CTFILT4"  width="32" offset="0xB10" description=" Counter Timer 4 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT5" acronym="CTFILT5"  width="32" offset="0xB14" description=" Counter Timer 5 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT6" acronym="CTFILT6"  width="32" offset="0xB18" description=" Counter Timer 6 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT7" acronym="CTFILT7"  width="32" offset="0xB1C" description=" Counter Timer 7 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT8" acronym="CTFILT8"  width="32" offset="0xB20" description=" Counter Timer 8 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT9" acronym="CTFILT9"  width="32" offset="0xB24" description=" Counter Timer 9 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT10" acronym="CTFILT10"  width="32" offset="0xB28" description=" Counter Timer 10 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT11" acronym="CTFILT11"  width="32" offset="0xB2C" description=" Counter Timer 11 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT12" acronym="CTFILT12"  width="32" offset="0xB30" description=" Counter Timer 12 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT13" acronym="CTFILT13"  width="32" offset="0xB34" description=" Counter Timer 13 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT14" acronym="CTFILT14"  width="32" offset="0xB38" description=" Counter Timer 14 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT15" acronym="CTFILT15"  width="32" offset="0xB3C" description=" Counter Timer 15 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT16" acronym="CTFILT16"  width="32" offset="0xB40" description=" Counter Timer 16 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT17" acronym="CTFILT17"  width="32" offset="0xB44" description=" Counter Timer 17 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT18" acronym="CTFILT18"  width="32" offset="0xB48" description=" Counter Timer 18 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT19" acronym="CTFILT19"  width="32" offset="0xB4C" description=" Counter Timer 19 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT20" acronym="CTFILT20"  width="32" offset="0xB50" description=" Counter Timer 20 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT21" acronym="CTFILT21"  width="32" offset="0xB54" description=" Counter Timer 21 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT22" acronym="CTFILT22"  width="32" offset="0xB58" description=" Counter Timer 22 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT23" acronym="CTFILT23"  width="32" offset="0xB5C" description=" Counter Timer 23 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT24" acronym="CTFILT24"  width="32" offset="0xB60" description=" Counter Timer 24 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT25" acronym="CTFILT25"  width="32" offset="0xB64" description=" Counter Timer 25 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT26" acronym="CTFILT26"  width="32" offset="0xB68" description=" Counter Timer 26 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT27" acronym="CTFILT27"  width="32" offset="0xB6C" description=" Counter Timer 27 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT28" acronym="CTFILT28"  width="32" offset="0xB70" description=" Counter Timer 28 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT29" acronym="CTFILT29"  width="32" offset="0xB74" description=" Counter Timer 29 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT30" acronym="CTFILT30"  width="32" offset="0xB78" description=" Counter Timer 30 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTFILT31" acronym="CTFILT31"  width="32" offset="0xB7C" description=" Counter Timer 31 Filter Register. These filters are only activated if the CTCRn : FILTER is set"   >
		<bitfield id="FREE" rwaccess="RW" description=" Counter functions while system/core is halted" end="0" begin="1" page="0" />
		<bitfield id="IDLE" rwaccess="RW" description=" Counter functions while system/core is in idle" end="1" begin="1" page="0" />
		<bitfield id="NRUSER" rwaccess="RW" description=" Counter functions while system is in in Non-Root-User mode" end="2" begin="1" page="0" />
		<bitfield id="NRSUPER" rwaccess="RW" description=" Counter functions while system is in Non-Root-Supervisor mode" end="3" begin="1" page="0" />
		<bitfield id="RUSER" rwaccess="RW" description=" Counter functions while system is in Root-User mode" end="4" begin="1" page="0" />
		<bitfield id="RSUPER" rwaccess="RW" description=" Counter functions while system is in Root-Supervisor node" end="5" begin="1" page="0" />
		<bitfield id="SECUSER" rwaccess="RW" description=" Counter functions while system is in Secure-User mode" end="6" begin="1" page="0" />
		<bitfield id="SECSUPER" rwaccess="RW" description=" Counter functions while system is in Secure-Supervisor mode" end="7" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="24" page="0" />
	</register>
	<register id="CTCNTR0" acronym="CTCNTR0"  width="32" offset="0xB80" description=" Counter Timer Counter Register 0"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR1" acronym="CTCNTR1"  width="32" offset="0xB84" description=" Counter Timer Counter Register 1"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR2" acronym="CTCNTR2"  width="32" offset="0xB88" description=" Counter Timer Counter Register 2"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR3" acronym="CTCNTR3"  width="32" offset="0xB8C" description=" Counter Timer Counter Register 3"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR4" acronym="CTCNTR4"  width="32" offset="0xB90" description=" Counter Timer Counter Register 4"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR5" acronym="CTCNTR5"  width="32" offset="0xB94" description=" Counter Timer Counter Register 5"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR6" acronym="CTCNTR6"  width="32" offset="0xB98" description=" Counter Timer Counter Register 6"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR7" acronym="CTCNTR7"  width="32" offset="0xB9C" description=" Counter Timer Counter Register 7"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR8" acronym="CTCNTR8"  width="32" offset="0xBA0" description=" Counter Timer Counter Register 8"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR9" acronym="CTCNTR9"  width="32" offset="0xBA4" description=" Counter Timer Counter Register 9"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR10" acronym="CTCNTR10"  width="32" offset="0xBA8" description=" Counter Timer Counter Register 10"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR11" acronym="CTCNTR11"  width="32" offset="0xBAC" description=" Counter Timer Counter Register 11"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR12" acronym="CTCNTR12"  width="32" offset="0xBB0" description=" Counter Timer Counter Register 12"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR13" acronym="CTCNTR13"  width="32" offset="0xBB4" description=" Counter Timer Counter Register 13"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR14" acronym="CTCNTR14"  width="32" offset="0xBB8" description=" Counter Timer Counter Register 14"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR15" acronym="CTCNTR15"  width="32" offset="0xBBC" description=" Counter Timer Counter Register 15"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR16" acronym="CTCNTR16"  width="32" offset="0xBC0" description=" Counter Timer Counter Register 16"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR17" acronym="CTCNTR17"  width="32" offset="0xBC4" description=" Counter Timer Counter Register 17"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR18" acronym="CTCNTR18"  width="32" offset="0xBC8" description=" Counter Timer Counter Register 18"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR19" acronym="CTCNTR19"  width="32" offset="0xBCC" description=" Counter Timer Counter Register 19"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR20" acronym="CTCNTR20"  width="32" offset="0xBD0" description=" Counter Timer Counter Register 20"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR21" acronym="CTCNTR21"  width="32" offset="0xBD4" description=" Counter Timer Counter Register 21"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR22" acronym="CTCNTR22"  width="32" offset="0xBD8" description=" Counter Timer Counter Register 22"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR23" acronym="CTCNTR23"  width="32" offset="0xBDC" description=" Counter Timer Counter Register 23"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR24" acronym="CTCNTR24"  width="32" offset="0xBE0" description=" Counter Timer Counter Register 24"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR25" acronym="CTCNTR25"  width="32" offset="0xBE4" description=" Counter Timer Counter Register 25"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR26" acronym="CTCNTR26"  width="32" offset="0xBE8" description=" Counter Timer Counter Register 26"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR27" acronym="CTCNTR27"  width="32" offset="0xBEC" description=" Counter Timer Counter Register 27"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR28" acronym="CTCNTR28"  width="32" offset="0xBF0" description=" Counter Timer Counter Register 28"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR29" acronym="CTCNTR29"  width="32" offset="0xBF4" description=" Counter Timer Counter Register 29"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR30" acronym="CTCNTR30"  width="32" offset="0xBF8" description=" Counter Timer Counter Register 30"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CTCNTR31" acronym="CTCNTR31"  width="32" offset="0xBFC" description=" Counter Timer Counter Register 31"   >
		<bitfield id="COUNT" rwaccess="RO" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." end="0" begin="32" page="0" />
	</register>
	<register id="CT_EOI" acronym="CT_EOI"  width="32" offset="0xC00" description=" Counter Timer EOI Register. This register is the End of Interrupt used by SW to signal HW that an interrupt event service is complete and an interrupt can be rearmed. This register exists only if NUMTIMR > 0"   >
		<bitfield id="EOI" rwaccess="RW" description=" EOI value" end="0" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="1" begin="31" page="0" />
	</register>
	<register id="CTIRQSTAT_RAW" acronym="CTIRQSTAT_RAW"  width="32" offset="0xC04" description=" Counter Timer IRQSTATUS RAW Register. This register indicates the raw status of the interrupt. It can be written by SW for testing. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IRQ" rwaccess="RW" description=" IRQSTATUS_RAW value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="32" page="0" />
	</register>
	<register id="CTIRQSTAT" acronym="CTIRQSTAT"  width="32" offset="0xC08" description=" Counter Timer IRQSTATUS Register. This bit clears the interrupt event. SW can also read this bit to indicate that the interrupt is active and enabled. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IE" rwaccess="RW" description=" IRQSTATUS value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="32" page="0" />
	</register>
	<register id="CTIRQENABLE_SET" acronym="CTIRQENABLE_SET"  width="32" offset="0xC0C" description=" Counter Timer IRQENABLE_SET Register. This register is to enable generation of Interrupt Event used by SW. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IES" rwaccess="RW" description=" IRQSET value. This bit sets the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="32" page="0" />
	</register>
	<register id="CTIRQENABLE_CLR" acronym="CTIRQENABLE_CLR"  width="32" offset="0xC10" description=" Counter Timer IRQENABLE_CLR Register. This register is to disable generation of Interrupt Event used by SW. This register exists only if NUMTIMR > 0"   >
		<bitfield id="TIM_INTn_IEC" rwaccess="RW" description=" IRQCLR value. This bit clears the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." end="0" begin="32" page="0" />
	</register>
	<register id="STPTCR" acronym="STPTCR"  width="32" offset="0x1800" description=" STP Trace Control Register"   >
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="0" begin="1" page="0" />
		<bitfield id="TSEN" rwaccess="RW" description=" Timestamp Enable. This bit is static and should not be changed dynamically. This should be changed before client is enabled." end="1" begin="1" page="0" />
		<bitfield id="SYNCEN" rwaccess="RO" description=" The value 1 indicates STPASYNC is supported" end="2" begin="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="3" begin="2" page="0" />
		<bitfield id="Compen" rwaccess="RW" description=" Compression of Data enable" end="5" begin="1" page="0" />
		<bitfield id="Reserved2" rwaccess="RO" description=" Reserved, returns 0" end="6" begin="17" page="0" />
		<bitfield id="Data_FIFOfull" rwaccess="RO" description=" STPMI2ATB internal Data packet fifo is full" end="23" begin="1" page="0" />
		<bitfield id="MOD_FIFOfull" rwaccess="RO" description=" STPMI2ATB internal MID packet fifo is full" end="24" begin="1" page="0" />
		<bitfield id="Reserved3" rwaccess="RO" description=" Reserved, returns 0" end="25" begin="7" page="0" />
	</register>
	<register id="STPTID" acronym="STPTID"  width="32" offset="0x1804" description=" STP Trace ID Register"   >
		<bitfield id="TRACEID" rwaccess="RW" description=" Trace ID value. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" end="0" begin="7" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="7" begin="25" page="0" />
	</register>
	<register id="STPASYNC" acronym="STPASYNC"  width="32" offset="0x1810" description=" STP Synchronization Control Register"   >
		<bitfield id="Count" rwaccess="RW" description=" The number of bytes between Synchronization packets" end="0" begin="12" page="0" />
		<bitfield id="ExpMode" rwaccess="RW" description=" Exponent mode, A value of 1 sets count to 2 to the Nth, where Nth is ((bits 11 : 8)+12). A value of 0 sets Count to N (bits 11 : 0)" end="12" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="13" begin="19" page="0" />
	</register>
	<register id="STPFFCR" acronym="STPFFCR"  width="32" offset="0x1814" description=" STP Flush Control Register"   >
		<bitfield id="AutoFlush" rwaccess="RW" description=" Auto flush enable. When set, on every complete data (ATDATA : WIDTH) in the fifo written, data is exported out when ATREADY is asserted. This should be written before client IP enabled" end="0" begin="1" page="0" />
		<bitfield id="AsyncPE" rwaccess="RW" description=" Async Priority Enable. 0 indicates ASYNC packet priority is lower than trace. 1 indicates priority escalates on second synchronization request" end="1" begin="1" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="2" begin="3" page="0" />
		<bitfield id="ForceFlush" rwaccess="RW" description=" Write a 1 to force a flush, automatically clears after the operation is complete" end="5" begin="1" page="0" />
		<bitfield id="Reserved1" rwaccess="RO" description=" Reserved, returns 0" end="6" begin="26" page="0" />
	</register>
	<register id="STPFEAT1" acronym="STPFEAT1"  width="32" offset="0x1818" description=" STP Features 1 Register"   >
		<bitfield id="Prot" rwaccess="RO" description=" Protocol Revision. Value of 0001 indicates STP 2.0" end="0" begin="4" page="0" />
		<bitfield id="VERSION" rwaccess="RO" description=" STP2.0 Time Stamp, Value of 011 indicates Natural binary timestamp, a value of 100 indicates gray binary timestamps" end="4" begin="3" page="0" />
		<bitfield id="Reserved" rwaccess="RO" description=" Reserved, returns 0" end="8" begin="9" page="0" />
		<bitfield id="STP_MINVER" rwaccess="RO" description=" Functional Minor Version" end="17" begin="5" page="0" />
		<bitfield id="STP_CUSTVER" rwaccess="RO" description=" Custom Version (not used)" end="22" begin="2" page="0" />
		<bitfield id="STP_MAJVER" rwaccess="RO" description=" Functional Major Version. This is the first version of STPMI2ATB" end="24" begin="3" page="0" />
		<bitfield id="STP_RTLVER" rwaccess="RO" description=" RTL Version. Reset each time major or minor version is updated" end="27" begin="5" page="0" />
	</register>
	<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
		<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="2" page="0" />
		<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="1" page="0" />
		<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="3" page="0" />
		<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="4" page="0" />
		<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="2" page="0" />
		<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="5" page="0" />
		<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="3" page="0" />
		<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="1" page="0" />
		<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="1" page="0" />
		<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="1" page="0" />
		<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="5" page="0" />
		<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="1" page="0" />
		<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="1" page="0" />
		<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="2" page="0" />
	</register>
	<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
		<bitfield id="vm_rd_err" rwaccess="RW" description="VBUSM I/F Last Read Error Status [4:3] Read Channel Number [2:0] VBUSM read error status" end="0" begin="5" page="0" />
		<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="7" page="0" />
	</register>
	<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
		<bitfield id="vm_rd_port" rwaccess="RO" description="SL2 vbusm I/F Read Port Status" end="0" begin="1" page="0" />
		<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" page="0" />
		<bitfield id="lse_in_chan" rwaccess="RO" description="Input Channel[3:0] Status" end="4" begin="4" page="0" />
		<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[3:0] Status" end="12" begin="4" page="0" />
	</register>
	<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
		<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="1" page="0" />
		<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="1" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
		<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="32" page="0" />
	</register>
	<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
		<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="32" page="0" />
	</register>
	<register id="status_param" acronym="status_param"  width="32" offset="0x0" description="The STATUS_PARAM register returns the LSE compile configuration parameters."   >
		<bitfield id="NTHR" rwaccess="RO" description="Number of threads supported" end="0" begin="2" page="0" />
		<bitfield id="VPORT_THR" rwaccess="RO" description="Number of VPORT input enabled" end="2" begin="1" page="0" />
		<bitfield id="SL2_IN_CH_THR" rwaccess="RO" description="Number of Input Channels per thread" end="3" begin="3" page="0" />
		<bitfield id="SL2_OUT_CH" rwaccess="RO" description="Number of SL2 Output Channels" end="6" begin="4" page="0" />
		<bitfield id="SL2_OUT_H3A_CH" rwaccess="RO" description="Number of SL2 H3A Output Channels" end="10" begin="2" page="0" />
		<bitfield id="CORE_DW" rwaccess="RO" description="Core Input Data Bus Width" end="12" begin="5" page="0" />
		<bitfield id="PIX_MX_HT" rwaccess="RO" description="Core_Input Pixel Matrix Height" end="17" begin="3" page="0" />
		<bitfield id="HV_INSERT" rwaccess="RO" description="H/VBLANK Insertion Supported (if 1)" end="20" begin="1" page="0" />
		<bitfield id="BIT_AOFFSET" rwaccess="RO" description="Source nibble offset address Supported (if 1)" end="21" begin="1" page="0" />
		<bitfield id="LINE_SKIP_EN" rwaccess="RO" description="Source Line Inc by 2 Supported (if 1)" end="22" begin="1" page="0" />
		<bitfield id="CORE_OUT_DW" rwaccess="RO" description="Core Output Channel Data Width" end="23" begin="5" page="0" />
		<bitfield id="CORE_OUT_2D" rwaccess="RO" description="1D or 2D output addressing mode(2D if 1)" end="28" begin="1" page="0" />
		<bitfield id="OUT_SKIP_EN" rwaccess="RO" description="Output Auto-Skip Enable" end="29" begin="1" page="0" />
		<bitfield id="BYPASS_CH" rwaccess="RO" description="Number of available input channel selection for loopback mode" end="30" begin="2" page="0" />
	</register>
	<register id="status_error" acronym="status_error"  width="32" offset="0x4" description="The STATUS_ERROR register returns the LSE error status."   >
		<bitfield id="vm_rd_err" rwaccess="RW" description="VBUSM I/F Last Read Error Status [4:3] Read Channel Number [2:0] VBUSM read error status" end="0" begin="5" page="0" />
		<bitfield id="vm_wr_err" rwaccess="RW" description="VBUSM I/F Last Write Error Status [14:11] Write Channel Number [10:8] VBUSM write error status" end="8" begin="7" page="0" />
	</register>
	<register id="status_idle_mode" acronym="status_idle_mode"  width="32" offset="0x8" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE "   >
		<bitfield id="vm_rd_port" rwaccess="RO" description="SL2 vbusm I/F Read Port Status" end="0" begin="1" page="0" />
		<bitfield id="vm_wr_port" rwaccess="RO" description="SL2 vbusm I/F Write Port Status" end="1" begin="1" page="0" />
		<bitfield id="lse_in_chan" rwaccess="RO" description="Input Channel[3:0] Status" end="4" begin="4" page="0" />
		<bitfield id="lse_out_chan" rwaccess="RO" description="Output Channel[3:0] Status" end="12" begin="4" page="0" />
	</register>
	<register id="cfg_lse" acronym="cfg_lse"  width="32" offset="0xC" description="The CFG_LSE register configures the LSE general hardware modes."   >
		<bitfield id="vm_arb_fixed_mode" rwaccess="RW" description="VBUSM Arbitration Fixed Mode select 0:  Round-Robin Arbitration (default) 1:  Fixed-mode Arbitration" end="4" begin="1" page="0" />
		<bitfield id="psa_en" rwaccess="RW" description="Test mode Output Channel Signature Generation Enable  0:  Disable (default) 1:  EnableWhen enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." end="8" begin="1" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x140" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a]."   >
		<bitfield id="value" rwaccess="RO" description="32-bit CRC signature value " end="0" begin="32" page="0" />
	</register>
	<register id="dbg" acronym="dbg"  width="32" offset="0x1E0" description="The DBG register returns the current status of internal FSM - TI internal use only."   >
		<bitfield id="status" rwaccess="RO" description="Debug status" end="0" begin="32" page="0" />
	</register>
	<register id="PID" acronym="PID"  width="32" offset="0x0" description="DOF PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-custom." end="6" begin="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="2" page="0" />
	</register>
	<register id="dofcr" acronym="dofcr"  width="32" offset="0x4" description="Controls DOF operations"   >
		<bitfield id="dof_en_cfg" rwaccess="RW" description="DOF Enable. Set to 0x1 to enable DOF engine." end="0" begin="1" page="0" />
		<bitfield id="pyc_en_cfg" rwaccess="RW" description="Pyramidal Top Co-located Predictor Enable bit. Set to 0x1 to enable use of pyramidal top colocated predictor during DOF processing." end="1" begin="1" page="0" />
		<bitfield id="pyl_en_cfg" rwaccess="RW" description="Pyramidal Top Left Predictor Enable bit. Set to 0x1 to enable use of pyramidal top left predictor during DOF processing." end="2" begin="1" page="0" />
		<bitfield id="tp_en_cfg" rwaccess="RW" description="Temporal Predictor Enable bit. Set to 0x1 to enable use of temporal predictor during the DOF processing." end="3" begin="1" page="0" />
		<bitfield id="dl_en_cfg" rwaccess="RW" description="Delayed Left Predictor Enable bit. Set to 0x1 to enable use of delayed left predictor during the DOF processing." end="4" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="5" begin="11" page="0" />
		<bitfield id="lk_cs_en_cfg" rwaccess="RW" description="LK refinement and confidence score generation enable bit. Set to 0x1 to enable LK and CS processing." end="16" begin="1" page="0" />
		<bitfield id="mf_en_cfg" rwaccess="RW" description="Median filter enable bit. Set to 0x1 to enable median filter processing." end="17" begin="1" page="0" />
		<bitfield id="sofsparseen_cfg" rwaccess="RW" description="sparse optical flow enable bit. Set to 0x1 to enable sparse optical flow processing." end="18" begin="1" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="19" begin="5" page="0" />
		<bitfield id="cur_ct_type_cfg" rwaccess="RW" description="Census transform type for current image.0: 24 bits generated for census transform by using a 5x5 neighborhood around the pixel.1: 32 bits generated for census transform by using a 7x7 neighborhood around the pixel where only 8 pixels are used from the periphery." end="24" begin="1" page="0" />
		<bitfield id="ref_ct_type_cfg" rwaccess="RW" description="Census transform type for reference image.0: 24 bits generated for census transform by using a 5x5 neighborhood around the pixel.1: 32 bits generated for census transform by using a 7x7 neighborhood around the pixel where only 8 pixels are used from the periphery." end="25" begin="1" page="0" />
		<bitfield id="rsvd2" rwaccess="RO" description="Reserved" end="26" begin="6" page="0" />
	</register>
	<register id="dofstat" acronym="dofstat"  width="32" offset="0x8" description="Provides status info"   >
		<bitfield id="dofact_sts" rwaccess="RO" description="DOF Active Status. When read as 0x1, indicates DOF engine is in active state processing flow vector for the frame." end="0" begin="1" page="0" />
		<bitfield id="curpaxaddry_sts" rwaccess="RO" description="Current Paxel Address Y co-ordinate.  Provides address of 2x2 paxel currently being processed." end="1" begin="9" page="0" />
		<bitfield id="curpaxaddrx_sts" rwaccess="RO" description="Current Paxel Address X co-ordinate.  Provides address of 2x2 paxel currently being processed." end="10" begin="10" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="12" page="0" />
	</register>
	<register id="dofres" acronym="dofres"  width="32" offset="0x10" description="Set up frame width, height"   >
		<bitfield id="width_cfg" rwaccess="RW" description="Width of frame (in pixel) to be processed by Optical Flow engine. 2048 pixel max and 32 pixels min. Refer to algorithm parameter section for restrictions." end="0" begin="12" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="12" begin="4" page="0" />
		<bitfield id="height_cfg" rwaccess="RW" description="Height of frame (in pixel) to be processed by Optical Flow engine. 1024 pixel max and 16 pixels min. Refer to algorithm parameter section for restrictions." end="16" begin="11" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="27" begin="5" page="0" />
	</register>
	<register id="dofsr" acronym="dofsr"  width="32" offset="0x14" description="Setup horizontal and vertical search range."   >
		<bitfield id="hsr_cfg" rwaccess="RW" description="Horizontal Search Range in pixels in both the directions." end="0" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="8" begin="8" page="0" />
		<bitfield id="vsr_p_cfg" rwaccess="RW" description="Positive or Downward direction Vertical Search Range in pixels." end="16" begin="6" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="22" begin="2" page="0" />
		<bitfield id="vsr_n_cfg" rwaccess="RW" description="Negative or Upward direction Vertical Search Range in pixels." end="24" begin="6" page="0" />
		<bitfield id="rsvd2" rwaccess="RO" description="Reserved" end="30" begin="2" page="0" />
	</register>
	<register id="sof" acronym="sof"  width="32" offset="0x18" description="Controls sparse optical flow output processing"   >
		<bitfield id="max_output_count_per_line_cfg" rwaccess="RW" description="Maximum number of MV output per line in case of sparse optical flow processing" end="0" begin="12" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="12" begin="20" page="0" />
	</register>
	<register id="cfgwbase" acronym="cfgwbase"  width="32" offset="0x20" description="Current Frame GW Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="12" page="0" />
	</register>
	<register id="cfgwwidth" acronym="cfgwwidth"  width="32" offset="0x24" description="CFGW width, Max 2048 pix"   >
		<bitfield id="width_cfg" rwaccess="RW" description="Width of Frame Growing Window in bytes. Should be multiple of 64 bytes" end="0" begin="13" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="13" begin="19" page="0" />
	</register>
	<register id="cfgwheight" acronym="cfgwheight"  width="32" offset="0x28" description="CFGW Height, Max 32 rows"   >
		<bitfield id="height_cfg" rwaccess="RW" description="Height of Frame Growing Window.  Max 31 rows." end="0" begin="5" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="5" begin="27" page="0" />
	</register>
	<register id="rfgwbase" acronym="rfgwbase"  width="32" offset="0x30" description="Reference Frame GW Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="12" page="0" />
	</register>
	<register id="rfgwwidth" acronym="rfgwwidth"  width="32" offset="0x34" description="RFGW width, Max 2048 pix"   >
		<bitfield id="width_cfg" rwaccess="RW" description="Width of Frame Growing Window in bytes. Should be multiple of 64 bytes" end="0" begin="13" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="13" begin="19" page="0" />
	</register>
	<register id="rfgwheight" acronym="rfgwheight"  width="32" offset="0x38" description="RFGW height, Max 256 rows"   >
		<bitfield id="height_cfg" rwaccess="RW" description="Height of Frame Growing Window.  Max 255 rows." end="0" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="8" begin="24" page="0" />
	</register>
	<register id="spbufbase" acronym="spbufbase"  width="32" offset="0x40" description="Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="4" page="0" />
		<bitfield id="depth_cfg" rwaccess="RW" description="Depth of SL2 buffer" end="24" begin="3" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="27" begin="5" page="0" />
	</register>
	<register id="tpbufbase" acronym="tpbufbase"  width="32" offset="0x44" description="Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="4" page="0" />
		<bitfield id="depth_cfg" rwaccess="RW" description="Depth of SL2 buffer" end="24" begin="3" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="27" begin="5" page="0" />
	</register>
	<register id="bmbufbase" acronym="bmbufbase"  width="32" offset="0x48" description="Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="4" page="0" />
		<bitfield id="depth_cfg" rwaccess="RW" description="Depth of SL2 buffer" end="24" begin="3" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="27" begin="5" page="0" />
	</register>
	<register id="fvbufbase" acronym="fvbufbase"  width="32" offset="0x4C" description="Base address in SL2"   >
		<bitfield id="addr_cfg" rwaccess="RW" description="SL2 base byte address. Should be aligned to 64 bytes" end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="20" begin="4" page="0" />
		<bitfield id="depth_cfg" rwaccess="RW" description="Depth of SL2 buffer" end="24" begin="3" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="27" begin="5" page="0" />
	</register>
	<register id="msfr" acronym="msfr"  width="32" offset="0x60" description="5b unsigned integer for Step Search cost function"   >
		<bitfield id="msf_cfg" rwaccess="RW" description="Motion smoothness factor" end="0" begin="5" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="5" begin="27" page="0" />
	</register>
	<register id="cscfgr" acronym="cscfgr"  width="32" offset="0x64" description="Feature filter parameters, confidence score scaling factor setup"   >
		<bitfield id="iir_alpha_cfg" rwaccess="RW" description="Coefficient for IIR filter used for smoothing horizontal flow vector gradient. The usage can be illustrated as:SmoothU(i,j)= [ U(i,j)*alpha + SmoothU(i-1,j)*beta + round ]>>8where beta = 256-alpharound = 128" end="0" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="8" begin="8" page="0" />
		<bitfield id="cs_gain_cfg" rwaccess="RW" description="Multiplier factor (Gain) for the combined confidence score. The sum of individual scores from different decision trees are multiplied by CS Gain before scaling to final 4bit (16 levels) confidence score value." end="16" begin="10" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="Reserved" end="26" begin="6" page="0" />
	</register>
	<register id="psa_ctrl" acronym="psa_ctrl"  width="32" offset="0x70" description="Control register for calculating 32b CRC signature on flow vector output"   >
		<bitfield id="psa_en_cfg" rwaccess="RW" description="Enable calculating 32b CRC signature on 32b flow vector and confidence score output" end="0" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="31" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x74" description="32b CRC signature calculated on flow vector output"   >
		<bitfield id="crc_sts" rwaccess="RO" description="32b CRC signature value as calculated on 32b flow vector and confidence score output" end="0" begin="32" page="0" />
	</register>
	<register id="dofcshist" acronym="dofcshist"  width="32" offset="0x300" description="Confidence Score Histogram  Number of pixels having confidence score value of Bin Index"   >
		<bitfield id="bin_sts" rwaccess="RO" description="Number of pixels having confidence score value of Bin Index" end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="24" begin="8" page="0" />
	</register>
	<register id="PSE_MEM_RAM" acronym="PSE_MEM_RAM"  width="32" offset="0x0" description="pse_mem_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM0_RAM" acronym="SRB_MEM0_RAM"  width="32" offset="0x2000" description="srb_mem0_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM1_RAM" acronym="SRB_MEM1_RAM"  width="32" offset="0x4000" description="srb_mem1_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM2_RAM" acronym="SRB_MEM2_RAM"  width="32" offset="0x6000" description="srb_mem2_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM3_RAM" acronym="SRB_MEM3_RAM"  width="32" offset="0x8000" description="srb_mem3_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM4_RAM" acronym="SRB_MEM4_RAM"  width="32" offset="0xA000" description="srb_mem4_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM5_RAM" acronym="SRB_MEM5_RAM"  width="32" offset="0xC000" description="srb_mem5_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM6_RAM" acronym="SRB_MEM6_RAM"  width="32" offset="0xE000" description="srb_mem6_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM7_RAM" acronym="SRB_MEM7_RAM"  width="32" offset="0x10000" description="srb_mem7_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM8_RAM" acronym="SRB_MEM8_RAM"  width="32" offset="0x12000" description="srb_mem8_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM9_RAM" acronym="SRB_MEM9_RAM"  width="32" offset="0x14000" description="srb_mem9_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM10_RAM" acronym="SRB_MEM10_RAM"  width="32" offset="0x16000" description="srb_mem10_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM11_RAM" acronym="SRB_MEM11_RAM"  width="32" offset="0x18000" description="srb_mem11_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM12_RAM" acronym="SRB_MEM12_RAM"  width="32" offset="0x1A000" description="srb_mem12_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM13_RAM" acronym="SRB_MEM13_RAM"  width="32" offset="0x1C000" description="srb_mem13_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM14_RAM" acronym="SRB_MEM14_RAM"  width="32" offset="0x1E000" description="srb_mem14_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SRB_MEM15_RAM" acronym="SRB_MEM15_RAM"  width="32" offset="0x20000" description="srb_mem15_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="CSRAMGRD_RAM" acronym="CSRAMGRD_RAM"  width="32" offset="0x22000" description="csRamGrd_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="20" begin="12" page="0" />
	</register>
	<register id="CSRAMIIR_RAM" acronym="CSRAMIIR_RAM"  width="32" offset="0x24000" description="csRamIir_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="MFRAM0_RAM" acronym="MFRAM0_RAM"  width="32" offset="0x28000" description="mfRam0_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="MFRAM1_RAM" acronym="MFRAM1_RAM"  width="32" offset="0x2C000" description="mfRam1_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="PID" acronym="PID"  width="32" offset="0x0" description="SDE PID"   >
		<bitfield id="MINOR" rwaccess="RO" description="Minor Revision.  Y as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." end="0" begin="6" page="0" />
		<bitfield id="CUSTOM" rwaccess="RO" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  0 if non-custom." end="6" begin="2" page="0" />
		<bitfield id="MAJOR" rwaccess="RO" description="Major Revision.  X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." end="8" begin="3" page="0" />
		<bitfield id="RTL" rwaccess="RO" description="RTL Version. R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." end="11" begin="5" page="0" />
		<bitfield id="FUNC" rwaccess="RO" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." end="16" begin="12" page="0" />
		<bitfield id="BU" rwaccess="RO" description="BU indicatorDSPS ==> 0x0 WTBU ==> 0x1 Processors ==> 0x2" end="28" begin="2" page="0" />
		<bitfield id="SCHEME" rwaccess="RO" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" end="30" begin="2" page="0" />
	</register>
	<register id="CTRL_REG" acronym="CTRL_REG"  width="32" offset="0x4" description="SDE control register contains fields that can be used to control DMPAC operation."   >
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="0" begin="1" page="0" />
		<bitfield id="sdeen" rwaccess="RW" description="SDE enable. Write a '1' to enable DMPAC stereo" end="1" begin="1" page="0" />
		<bitfield id="medfen" rwaccess="RW" description="Median filter enable. Write a '1' to enable median filter for post processing" end="2" begin="1" page="0" />
		<bitfield id="rrsrchen" rwaccess="RW" description="Enable reduced range search on pixels near right margin where the search range is less than the configured maximum disparity. Write a '1' to enable reduced range search. Default is full range search where disparity is only produced for pixels where a full range search is possible" end="3" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="4" begin="28" page="0" />
	</register>
	<register id="STATUS_REG" acronym="STATUS_REG"  width="32" offset="0x8" description="SDE status register contains fields that return the DMPAC stereo internal status."   >
		<bitfield id="dpackstat" rwaccess="RO" description="Disparity packing sub-module status: 2'b00: IDLE, 2'b01: ACTIVE, 2'b10: PAUSE, 2'b11: RSVD" end="0" begin="2" page="0" />
		<bitfield id="medfcgstat" rwaccess="RO" description="Median filter sub-module status: 2'b00: IDLE, 2'b01: ACTIVE, 2'b10: PAUSE, 2'b11: RSVD" end="2" begin="2" page="0" />
		<bitfield id="drcgstat" rwaccess="RO" description="DRCG sub-module status: 2'b00: IDLE, 2'b01: ACTIVE, 2'b10: PAUSE, 2'b11: RSVD" end="4" begin="2" page="0" />
		<bitfield id="scastat" rwaccess="RO" description="SCA sub-module status: 2'b00: IDLE, 2'b01: ACTIVE, 2'b10: PAUSE, 2'b11: RSVD" end="6" begin="2" page="0" />
		<bitfield id="lccstat" rwaccess="RO" description="LCC sub-module status: 2'b00: IDLE, 2'b01: ACTIVE, 2'b10: PAUSE, 2'b11: RSVD" end="8" begin="2" page="0" />
		<bitfield id="sdeidle" rwaccess="RO" description="sdeidle=1 indicate SDE is idle" end="10" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="11" begin="21" page="0" />
	</register>
	<register id="IMGRES_REG" acronym="IMGRES_REG"  width="32" offset="0xC" description="SDE image resolution register contains fields that can be used to configure input image resolution."   >
		<bitfield id="ihinc" rwaccess="RW" description="Image height increment factor. Image height ih=64 + 16*ihinc pixels, ihinc=0,1,...,60. Any value greater than 60 will be treated as 60." end="0" begin="6" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="6" begin="10" page="0" />
		<bitfield id="iwinc" rwaccess="RW" description="Image width increment factor. Image width iw=128 + 16*iwinc pixels, iwinc=0,1,...,120. Any value greater than 120 will be treated as 120." end="16" begin="7" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="SRCHRNG_REG" acronym="SRCHRNG_REG"  width="32" offset="0x10" description="SDE search range register contains fields that can be used to configure disparity search range."   >
		<bitfield id="cfgdmin" rwaccess="RW" description="Configure minimum disparity (minDisp) to be searched in pixels. 0: minDisp=0, 1:minDisp= -3." end="0" begin="1" page="0" />
		<bitfield id="cfgdrange" rwaccess="RW" description="Configure disparity search range in pixels. 2'b00: search range= 64 (-3 to 60 or 0 to 63), 2'b01:search range=128 (-3 to 124 or 0 to 127), others: search range =192 (-3 to 188 or 0 to 191)." end="1" begin="2" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="3" begin="29" page="0" />
	</register>
	<register id="LRCHCK_REG" acronym="LRCHCK_REG"  width="32" offset="0x14" description="SDE left-right consistence check register contains fields that can be used to configure left-right consistence check."   >
		<bitfield id="diffthld" rwaccess="RW" description="Left-right consistence check threshold in pixels. Program diffThld >= maxDisp-minDisp will disable Left-right consistence check." end="0" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="8" begin="24" page="0" />
	</register>
	<register id="TXTFLT_REG" acronym="TXTFLT_REG"  width="32" offset="0x18" description="SDE texture based filtering control register contains fields that can be used to configure texture based filtering function."   >
		<bitfield id="txtflten" rwaccess="RW" description="Enable texture based filtering" end="0" begin="1" page="0" />
		<bitfield id="txtthld" rwaccess="RW" description="Scaled texture threshold. Any pixel whose texture metric is lower than txtthld is considered to be low texture. It is specified as normalized texture threshold times 1024. For instance, if txtthld = 204, the normalized texture threshold is 204/1024 = 0.1992." end="1" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="9" begin="23" page="0" />
	</register>
	<register id="PNLTY_REG" acronym="PNLTY_REG"  width="32" offset="0x1C" description="SDE cost penalty configuration register contains fields that can be used to configure cost penalty function."   >
		<bitfield id="p2" rwaccess="RW" description="SDE aggregation penalty P2. Optimization penalty constant for large disparity change. p2 LTEQ 192. Any value greater than 192 will be treated as 192" end="0" begin="8" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="8" begin="7" page="0" />
		<bitfield id="p1" rwaccess="RW" description="SDE aggregation penalty P1. Optimization penalty constant for small disparity change." end="16" begin="7" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="CONFMAPG0_REG" acronym="CONFMAPG0_REG"  width="32" offset="0x20" description="SDE confidence score mapping configuration register 0 specifies level 0 and 1 mapping threshold."   >
		<bitfield id="confmap_1" rwaccess="RW" description="SDE confidence score mapping 1. Internal confidence score will map to level 1 if it is less than confmap_1 but greater than or equal to confmap_0" end="0" begin="7" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="7" begin="9" page="0" />
		<bitfield id="confmap_0" rwaccess="RW" description="SDE confidence score mapping 0. Internal confidence score will map to level 0 (of 8 level output) if it is less than confmap_0" end="16" begin="7" page="0" />
		<bitfield id="rsvd0" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="CONFMAPG1_REG" acronym="CONFMAPG1_REG"  width="32" offset="0x24" description="SDE confidence score mapping configuration register 1 specifies level 2 and 3 mapping threshold."   >
		<bitfield id="confmap_3" rwaccess="RW" description="SDE confidence score mapping 3. Internal confidence score will map to level 3  if it is less than confmap_3 but greater than or equal to confmap_2" end="0" begin="7" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="7" begin="9" page="0" />
		<bitfield id="confmap_2" rwaccess="RW" description="SDE confidence score mapping 2. Internal confidence score will map to level 2 if it is less than confmap_2 but greater than or equal to confmap_1" end="16" begin="7" page="0" />
		<bitfield id="rsvd0" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="CONFMAPG2_REG" acronym="CONFMAPG2_REG"  width="32" offset="0x28" description="SDE confidence score mapping configuration register 2 specifies level 4 and 5 mapping threshold."   >
		<bitfield id="confmap_5" rwaccess="RW" description="SDE confidence score mapping 5. Internal confidence score will map to level 5  if it is less than confmap_5 but greater than or equal to confmap_4" end="0" begin="7" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="7" begin="9" page="0" />
		<bitfield id="confmap_4" rwaccess="RW" description="SDE confidence score mapping 4. Internal confidence score will map to level 4 if it is less than confmap_4 but greater than or equal to confmap_3" end="16" begin="7" page="0" />
		<bitfield id="rsvd0" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="CONFMAPG3_REG" acronym="CONFMAPG3_REG"  width="32" offset="0x2C" description="SDE confidence score mapping configuration register 3 specifies level 6 and 7 mapping threshold."   >
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="0" begin="16" page="0" />
		<bitfield id="confmap_6" rwaccess="RW" description="SDE confidence score mapping 6. Internal confidence score will map to level 6 if it is less than confmap_6 but greater than or equal to confmap_5" end="16" begin="7" page="0" />
		<bitfield id="rsvd0" rwaccess="RO" description="always read as 0. Write has no effect" end="23" begin="9" page="0" />
	</register>
	<register id="BASEIMGADDR_REG" acronym="BASEIMGADDR_REG"  width="32" offset="0x30" description="SDE base image buffer start address register specifies the base image buffer start address in SL2."   >
		<bitfield id="basead" rwaccess="RW" description="SL2 base image buffer start address (byte address aligned to 64 byte boundary, basead[5:0] should be programmed as 0)." end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="20" begin="12" page="0" />
	</register>
	<register id="BASEIMGWD_REG" acronym="BASEIMGWD_REG"  width="32" offset="0x34" description="SDE base image buffer width register specifies the SL2 base image buffer width (The height is fixed at 24 for growing window)."   >
		<bitfield id="bwidth" rwaccess="RW" description="SL2 base image buffer width in bytes. bwidth has to satisfy bwidth >= 1.5iw (image width) and is aligned to 64 byte boundaries (LSB 6 bits are always programmed as 0)." end="0" begin="12" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="12" begin="20" page="0" />
	</register>
	<register id="REFIMGADDR_REG" acronym="REFIMGADDR_REG"  width="32" offset="0x38" description="SDE reference image buffer start address register specifies the reference image buffer start address in SL2."   >
		<bitfield id="refad" rwaccess="RW" description="SL2 reference image buffer start address (byte address aligned to 64 byte boundary, refad[5:0] should be programmed as 0)." end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="20" begin="12" page="0" />
	</register>
	<register id="REFIMGWD_REG" acronym="REFIMGWD_REG"  width="32" offset="0x3C" description="SDE reference image buffer width register specifies the SL2 reference image buffer width  (The height is fixed at 24 for growing window)."   >
		<bitfield id="rwidth" rwaccess="RW" description="SL2 reference image buffer width in bytes. rwidth has to satisfy rwidth >= 1.5*iw (image width) and is aligned to 64 byte boundaries (LSB 6 bits are always programmed as 0). " end="0" begin="12" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="always read as 0. Write has no effect" end="12" begin="20" page="0" />
	</register>
	<register id="DISPBUFCFG_REG" acronym="DISPBUFCFG_REG"  width="32" offset="0x40" description="SDE disparity block buffer configuration register specifies the disparity output block buffer start address and number of buffers in SL2."   >
		<bitfield id="dispbufad" rwaccess="RW" description="SL2 disparity output block buffer start address  (byte address aligned to 64 byte boundary, dispbufad[5:0] should be programmed as 0)." end="0" begin="20" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="20" begin="4" page="0" />
		<bitfield id="numdispbuf_m1" rwaccess="RW" description="number of SL2 disparity block buffers minus 1. For instance, programming numdispbuf_m1 to 1 makes a ping-pong buffer (number of disparity buffers is 2). When SL2 memory is available, programming numdispbuf_m1 to a larger value allow SDE to process more blocks before getting triggers for the corresponding blocks" end="24" begin="5" page="0" />
		<bitfield id="rsvd0" rwaccess="RO" description="always read as 0. Write has no effect" end="29" begin="3" page="0" />
	</register>
	<register id="IRCBUF_REG" acronym="IRCBUF_REG"  width="32" offset="0x44" description="SDE image row cost buffer configuration register specifies the image row cost buffer start address in SL2."   >
		<bitfield id="ircbufad" rwaccess="RW" description="SL2 image row cost buffer start address  (byte address aligned to 64 byte boundary, ircbufad[5:0] should be programmed as 0)." end="0" begin="20" page="0" />
		<bitfield id="rsvd1" rwaccess="RO" description="always read as 0. Write has no effect" end="20" begin="12" page="0" />
	</register>
	<register id="psa_ctrl" acronym="psa_ctrl"  width="32" offset="0x50" description="Control register for calculating 32b CRC signature on stereo disparity output"   >
		<bitfield id="psa_en_cfg" rwaccess="RW" description="Enable calculating 32b CRC signature on 16b stereo disparity and confidence score output" end="0" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="31" page="0" />
	</register>
	<register id="psa_signature" acronym="psa_signature"  width="32" offset="0x54" description="32b CRC signature calculated on stereo disparity output"   >
		<bitfield id="crc_sts" rwaccess="RO" description="32b CRC signature value as calculated on 16b stereo disparity and confidence score output" end="0" begin="32" page="0" />
	</register>
	<register id="HIST" acronym="HIST"  width="32" offset="0x60" description="SDE Histogram registers stores the counter value of how many confidence scores (scaled to 7-bits) have fallen into each bin"   >
		<bitfield id="bin_sts" rwaccess="RO" description="BIN accumulated counter value.  Clear to 0 within a 128 cycle window after hts_sde_init is asserted. " end="0" begin="21" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="21" begin="11" page="0" />
	</register>
	<register id="CS_HIST_RAM" acronym="CS_HIST_RAM"  width="32" offset="0x0" description="cs_hist_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="21" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="21" begin="11" page="0" />
	</register>
	<register id="SRB_S0_RAM" acronym="SRB_S0_RAM"  width="32" offset="0x400" description="srb_s0_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_S1_RAM" acronym="SRB_S1_RAM"  width="32" offset="0x800" description="srb_s1_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L0_RAM" acronym="SRB_L0_RAM"  width="32" offset="0x1000" description="srb_l0_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L1_RAM" acronym="SRB_L1_RAM"  width="32" offset="0x1800" description="srb_l1_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L2_RAM" acronym="SRB_L2_RAM"  width="32" offset="0x2000" description="srb_l2_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L3_RAM" acronym="SRB_L3_RAM"  width="32" offset="0x2800" description="srb_l3_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L4_RAM" acronym="SRB_L4_RAM"  width="32" offset="0x3000" description="srb_l4_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L5_RAM" acronym="SRB_L5_RAM"  width="32" offset="0x3800" description="srb_l5_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="SRB_L6_RAM" acronym="SRB_L6_RAM"  width="32" offset="0x4000" description="srb_l6_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="24" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="24" begin="8" page="0" />
	</register>
	<register id="DRCG_FAST_LR_RAM" acronym="DRCG_FAST_LR_RAM"  width="32" offset="0x6000" description="drcg_fast_lr_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="LCC_OP0_RAM" acronym="LCC_OP0_RAM"  width="32" offset="0x8000" description="lcc_op0_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="LCC_OP1_RAM" acronym="LCC_OP1_RAM"  width="32" offset="0xC000" description="lcc_op1_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="LCC_OP2_RAM" acronym="LCC_OP2_RAM"  width="32" offset="0x10000" description="lcc_op2_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="LCC_OP3_RAM" acronym="LCC_OP3_RAM"  width="32" offset="0x14000" description="lcc_op3_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="LCC_OP4_RAM" acronym="LCC_OP4_RAM"  width="32" offset="0x18000" description="lcc_op4_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="DRCG_DISP_RAM" acronym="DRCG_DISP_RAM"  width="32" offset="0x1C000" description="drcg_disp_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="20" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="20" begin="12" page="0" />
	</register>
	<register id="MF_LINE_RAM" acronym="MF_LINE_RAM"  width="32" offset="0x20000" description="mf_line_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM " end="0" begin="30" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Always read as 0. Writes have no effect. " end="30" begin="2" page="0" />
	</register>
	<register id="SCA_BRC_RAM" acronym="SCA_BRC_RAM"  width="32" offset="0x28000" description="sca_brc_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="SCA_BPCC_RAM" acronym="SCA_BPCC_RAM"  width="32" offset="0x30000" description="sca_bpcc_ram diagnostic read only port, vbusp will stall until RAM is available for read"   >
		<bitfield id="data" rwaccess="RO" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " end="0" begin="32" page="0" />
	</register>
	<register id="dru_pid" acronym="dru_pid"  width="32" offset="0x0" description="Peripheral ID Register"   >
		<bitfield id="revision" rwaccess="RO" description="PID Revision" end="0" begin="32" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="32" begin="32" page="0" />
	</register>
	<register id="dru_capabilities" acronym="dru_capabilities"  width="32" offset="0x8" description="DRU Capabilities: Lists the capabilities of the channel for TR TYPE and formatting functions"   >
		<bitfield id="type0" rwaccess="RO" description="Type 0 TR is supported" end="0" begin="1" page="0" />
		<bitfield id="type1" rwaccess="RO" description="Type 1 TR is supported" end="1" begin="1" page="0" />
		<bitfield id="type2" rwaccess="RO" description="Type 2 TR is supported" end="2" begin="1" page="0" />
		<bitfield id="type3" rwaccess="RO" description="Type 3 TR is supported" end="3" begin="1" page="0" />
		<bitfield id="type4" rwaccess="RO" description="Type 4 TR is supported" end="4" begin="1" page="0" />
		<bitfield id="type5" rwaccess="RO" description="Type 5 TR is supported" end="5" begin="1" page="0" />
		<bitfield id="type6" rwaccess="RO" description="Type 6 TR is supported" end="6" begin="1" page="0" />
		<bitfield id="type7" rwaccess="RO" description="Type 7 TR is supported" end="7" begin="1" page="0" />
		<bitfield id="type8" rwaccess="RO" description="Type 8 TR is supported" end="8" begin="1" page="0" />
		<bitfield id="type9" rwaccess="RO" description="Type 9 TR is supported" end="9" begin="1" page="0" />
		<bitfield id="type10" rwaccess="RO" description="Type 10 TR is supported" end="10" begin="1" page="0" />
		<bitfield id="type11" rwaccess="RO" description="Type 11 TR is supported" end="11" begin="1" page="0" />
		<bitfield id="type12" rwaccess="RO" description="Type 12 TR is supported" end="12" begin="1" page="0" />
		<bitfield id="type13" rwaccess="RO" description="Type 13 TR is supported" end="13" begin="1" page="0" />
		<bitfield id="type14" rwaccess="RO" description="Type 14 TR is supported" end="14" begin="1" page="0" />
		<bitfield id="type15" rwaccess="RO" description="Type 15 TR is supported" end="15" begin="1" page="0" />
		<bitfield id="trstatic" rwaccess="RO" description="STATIC Field  is supported" end="16" begin="1" page="0" />
		<bitfield id="eol" rwaccess="RO" description="EOL Field is supported" end="17" begin="1" page="0" />
		<bitfield id="local_trig" rwaccess="RO" description="Dedicated Local Trigger is supported" end="18" begin="1" page="0" />
		<bitfield id="global_trig" rwaccess="RO" description="Global Triggers 0 and 1 are supported" end="19" begin="1" page="0" />
		<bitfield id="rsvd_conf_spec" rwaccess="RO" description="Reserved for Configuration Specific Features. This implementation has no configuration specific features." end="20" begin="12" page="0" />
		<bitfield id="amode" rwaccess="RO" description="The maximum AMODE that is supported. If AMODE is supported then DIR field must be supported for that AMODE." end="32" begin="3" page="0" />
		<bitfield id="eltype" rwaccess="RO" description="Maximum element type value that is supported" end="35" begin="4" page="0" />
		<bitfield id="dfmt" rwaccess="RO" description="Maximum data reformatting function that is supported" end="39" begin="4" page="0" />
		<bitfield id="sectr" rwaccess="RO" description="Maximum second TR function that is supported" end="43" begin="4" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="47" begin="17" page="0" />
	</register>
	<register id="dru_shared_evt_set" acronym="dru_shared_evt_set"  width="32" offset="0x0" description="DRU Shared Event Set Register"   >
		<bitfield id="prot_err" rwaccess="WO" description="Set the Prot Error event" end="0" begin="1" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="1" begin="63" page="0" />
	</register>
	<register id="dru_comp_evt_set0" acronym="dru_comp_evt_set0"  width="32" offset="0x40" description="DRU Completion Event Set Register"   >
		<bitfield id="comp_evt0" rwaccess="WO" description="Set the Completion Event for channel 0" end="0" begin="1" page="0" />
		<bitfield id="comp_evt1" rwaccess="WO" description="Set the Completion Event for channel 1" end="1" begin="1" page="0" />
		<bitfield id="comp_evt2" rwaccess="WO" description="Set the Completion Event for channel 2" end="2" begin="1" page="0" />
		<bitfield id="comp_evt3" rwaccess="WO" description="Set the Completion Event for channel 3" end="3" begin="1" page="0" />
		<bitfield id="comp_evt4" rwaccess="WO" description="Set the Completion Event for channel 4" end="4" begin="1" page="0" />
		<bitfield id="comp_evt5" rwaccess="WO" description="Set the Completion Event for channel 5" end="5" begin="1" page="0" />
		<bitfield id="comp_evt6" rwaccess="WO" description="Set the Completion Event for channel 6" end="6" begin="1" page="0" />
		<bitfield id="comp_evt7" rwaccess="WO" description="Set the Completion Event for channel 7" end="7" begin="1" page="0" />
		<bitfield id="comp_evt8" rwaccess="WO" description="Set the Completion Event for channel 8" end="8" begin="1" page="0" />
		<bitfield id="comp_evt9" rwaccess="WO" description="Set the Completion Event for channel 9" end="9" begin="1" page="0" />
		<bitfield id="comp_evt10" rwaccess="WO" description="Set the Completion Event for channel 10" end="10" begin="1" page="0" />
		<bitfield id="comp_evt11" rwaccess="WO" description="Set the Completion Event for channel 11" end="11" begin="1" page="0" />
		<bitfield id="comp_evt12" rwaccess="WO" description="Set the Completion Event for channel 12" end="12" begin="1" page="0" />
		<bitfield id="comp_evt13" rwaccess="WO" description="Set the Completion Event for channel 13" end="13" begin="1" page="0" />
		<bitfield id="comp_evt14" rwaccess="WO" description="Set the Completion Event for channel 14" end="14" begin="1" page="0" />
		<bitfield id="comp_evt15" rwaccess="WO" description="Set the Completion Event for channel 15" end="15" begin="1" page="0" />
		<bitfield id="comp_evt16" rwaccess="WO" description="Set the Completion Event for channel 16" end="16" begin="1" page="0" />
		<bitfield id="comp_evt17" rwaccess="WO" description="Set the Completion Event for channel 17" end="17" begin="1" page="0" />
		<bitfield id="comp_evt18" rwaccess="WO" description="Set the Completion Event for channel 18" end="18" begin="1" page="0" />
		<bitfield id="comp_evt19" rwaccess="WO" description="Set the Completion Event for channel 19" end="19" begin="1" page="0" />
		<bitfield id="comp_evt20" rwaccess="WO" description="Set the Completion Event for channel 20" end="20" begin="1" page="0" />
		<bitfield id="comp_evt21" rwaccess="WO" description="Set the Completion Event for channel 21" end="21" begin="1" page="0" />
		<bitfield id="comp_evt22" rwaccess="WO" description="Set the Completion Event for channel 22" end="22" begin="1" page="0" />
		<bitfield id="comp_evt23" rwaccess="WO" description="Set the Completion Event for channel 23" end="23" begin="1" page="0" />
		<bitfield id="comp_evt24" rwaccess="WO" description="Set the Completion Event for channel 24" end="24" begin="1" page="0" />
		<bitfield id="comp_evt25" rwaccess="WO" description="Set the Completion Event for channel 25" end="25" begin="1" page="0" />
		<bitfield id="comp_evt26" rwaccess="WO" description="Set the Completion Event for channel 26" end="26" begin="1" page="0" />
		<bitfield id="comp_evt27" rwaccess="WO" description="Set the Completion Event for channel 27" end="27" begin="1" page="0" />
		<bitfield id="comp_evt28" rwaccess="WO" description="Set the Completion Event for channel 28" end="28" begin="1" page="0" />
		<bitfield id="comp_evt29" rwaccess="WO" description="Set the Completion Event for channel 29" end="29" begin="1" page="0" />
		<bitfield id="comp_evt30" rwaccess="WO" description="Set the Completion Event for channel 30" end="30" begin="1" page="0" />
		<bitfield id="comp_evt31" rwaccess="WO" description="Set the Completion Event for channel 31" end="31" begin="1" page="0" />
	</register>
	<register id="dru_err_evt_set0" acronym="dru_err_evt_set0"  width="32" offset="0x80" description="DRU Error Event Set Register"   >
		<bitfield id="err_evt0" rwaccess="WO" description="Set the Error Event for channel 0" end="0" begin="1" page="0" />
		<bitfield id="err_evt1" rwaccess="WO" description="Set the Error Event for channel 1" end="1" begin="1" page="0" />
		<bitfield id="err_evt2" rwaccess="WO" description="Set the Error Event for channel 2" end="2" begin="1" page="0" />
		<bitfield id="err_evt3" rwaccess="WO" description="Set the Error Event for channel 3" end="3" begin="1" page="0" />
		<bitfield id="err_evt4" rwaccess="WO" description="Set the Error Event for channel 4" end="4" begin="1" page="0" />
		<bitfield id="err_evt5" rwaccess="WO" description="Set the Error Event for channel 5" end="5" begin="1" page="0" />
		<bitfield id="err_evt6" rwaccess="WO" description="Set the Error Event for channel 6" end="6" begin="1" page="0" />
		<bitfield id="err_evt7" rwaccess="WO" description="Set the Error Event for channel 7" end="7" begin="1" page="0" />
		<bitfield id="err_evt8" rwaccess="WO" description="Set the Error Event for channel 8" end="8" begin="1" page="0" />
		<bitfield id="err_evt9" rwaccess="WO" description="Set the Error Event for channel 9" end="9" begin="1" page="0" />
		<bitfield id="err_evt10" rwaccess="WO" description="Set the Error Event for channel 10" end="10" begin="1" page="0" />
		<bitfield id="err_evt11" rwaccess="WO" description="Set the Error Event for channel 11" end="11" begin="1" page="0" />
		<bitfield id="err_evt12" rwaccess="WO" description="Set the Error Event for channel 12" end="12" begin="1" page="0" />
		<bitfield id="err_evt13" rwaccess="WO" description="Set the Error Event for channel 13" end="13" begin="1" page="0" />
		<bitfield id="err_evt14" rwaccess="WO" description="Set the Error Event for channel 14" end="14" begin="1" page="0" />
		<bitfield id="err_evt15" rwaccess="WO" description="Set the Error Event for channel 15" end="15" begin="1" page="0" />
		<bitfield id="err_evt16" rwaccess="WO" description="Set the Error Event for channel 16" end="16" begin="1" page="0" />
		<bitfield id="err_evt17" rwaccess="WO" description="Set the Error Event for channel 17" end="17" begin="1" page="0" />
		<bitfield id="err_evt18" rwaccess="WO" description="Set the Error Event for channel 18" end="18" begin="1" page="0" />
		<bitfield id="err_evt19" rwaccess="WO" description="Set the Error Event for channel 19" end="19" begin="1" page="0" />
		<bitfield id="err_evt20" rwaccess="WO" description="Set the Error Event for channel 20" end="20" begin="1" page="0" />
		<bitfield id="err_evt21" rwaccess="WO" description="Set the Error Event for channel 21" end="21" begin="1" page="0" />
		<bitfield id="err_evt22" rwaccess="WO" description="Set the Error Event for channel 22" end="22" begin="1" page="0" />
		<bitfield id="err_evt23" rwaccess="WO" description="Set the Error Event for channel 23" end="23" begin="1" page="0" />
		<bitfield id="err_evt24" rwaccess="WO" description="Set the Error Event for channel 24" end="24" begin="1" page="0" />
		<bitfield id="err_evt25" rwaccess="WO" description="Set the Error Event for channel 25" end="25" begin="1" page="0" />
		<bitfield id="err_evt26" rwaccess="WO" description="Set the Error Event for channel 26" end="26" begin="1" page="0" />
		<bitfield id="err_evt27" rwaccess="WO" description="Set the Error Event for channel 27" end="27" begin="1" page="0" />
		<bitfield id="err_evt28" rwaccess="WO" description="Set the Error Event for channel 28" end="28" begin="1" page="0" />
		<bitfield id="err_evt29" rwaccess="WO" description="Set the Error Event for channel 29" end="29" begin="1" page="0" />
		<bitfield id="err_evt30" rwaccess="WO" description="Set the Error Event for channel 30" end="30" begin="1" page="0" />
		<bitfield id="err_evt31" rwaccess="WO" description="Set the Error Event for channel 31" end="31" begin="1" page="0" />
	</register>
	<register id="dru_local_evt_set0" acronym="dru_local_evt_set0"  width="32" offset="0xC0" description="DRU Local Event Set Register"   >
		<bitfield id="comp_evt0" rwaccess="WO" description="Set the Local Event for channel 0" end="0" begin="1" page="0" />
		<bitfield id="comp_evt1" rwaccess="WO" description="Set the Local Event for channel 1" end="1" begin="1" page="0" />
		<bitfield id="comp_evt2" rwaccess="WO" description="Set the Local Event for channel 2" end="2" begin="1" page="0" />
		<bitfield id="comp_evt3" rwaccess="WO" description="Set the Local Event for channel 3" end="3" begin="1" page="0" />
		<bitfield id="comp_evt4" rwaccess="WO" description="Set the Local Event for channel 4" end="4" begin="1" page="0" />
		<bitfield id="comp_evt5" rwaccess="WO" description="Set the Local Event for channel 5" end="5" begin="1" page="0" />
		<bitfield id="comp_evt6" rwaccess="WO" description="Set the Local Event for channel 6" end="6" begin="1" page="0" />
		<bitfield id="comp_evt7" rwaccess="WO" description="Set the Local Event for channel 7" end="7" begin="1" page="0" />
		<bitfield id="comp_evt8" rwaccess="WO" description="Set the Local Event for channel 8" end="8" begin="1" page="0" />
		<bitfield id="comp_evt9" rwaccess="WO" description="Set the Local Event for channel 9" end="9" begin="1" page="0" />
		<bitfield id="comp_evt10" rwaccess="WO" description="Set the Local Event for channel 10" end="10" begin="1" page="0" />
		<bitfield id="comp_evt11" rwaccess="WO" description="Set the Local Event for channel 11" end="11" begin="1" page="0" />
		<bitfield id="comp_evt12" rwaccess="WO" description="Set the Local Event for channel 12" end="12" begin="1" page="0" />
		<bitfield id="comp_evt13" rwaccess="WO" description="Set the Local Event for channel 13" end="13" begin="1" page="0" />
		<bitfield id="comp_evt14" rwaccess="WO" description="Set the Local Event for channel 14" end="14" begin="1" page="0" />
		<bitfield id="comp_evt15" rwaccess="WO" description="Set the Local Event for channel 15" end="15" begin="1" page="0" />
		<bitfield id="comp_evt16" rwaccess="WO" description="Set the Local Event for channel 16" end="16" begin="1" page="0" />
		<bitfield id="comp_evt17" rwaccess="WO" description="Set the Local Event for channel 17" end="17" begin="1" page="0" />
		<bitfield id="comp_evt18" rwaccess="WO" description="Set the Local Event for channel 18" end="18" begin="1" page="0" />
		<bitfield id="comp_evt19" rwaccess="WO" description="Set the Local Event for channel 19" end="19" begin="1" page="0" />
		<bitfield id="comp_evt20" rwaccess="WO" description="Set the Local Event for channel 20" end="20" begin="1" page="0" />
		<bitfield id="comp_evt21" rwaccess="WO" description="Set the Local Event for channel 21" end="21" begin="1" page="0" />
		<bitfield id="comp_evt22" rwaccess="WO" description="Set the Local Event for channel 22" end="22" begin="1" page="0" />
		<bitfield id="comp_evt23" rwaccess="WO" description="Set the Local Event for channel 23" end="23" begin="1" page="0" />
		<bitfield id="comp_evt24" rwaccess="WO" description="Set the Local Event for channel 24" end="24" begin="1" page="0" />
		<bitfield id="comp_evt25" rwaccess="WO" description="Set the Local Event for channel 25" end="25" begin="1" page="0" />
		<bitfield id="comp_evt26" rwaccess="WO" description="Set the Local Event for channel 26" end="26" begin="1" page="0" />
		<bitfield id="comp_evt27" rwaccess="WO" description="Set the Local Event for channel 27" end="27" begin="1" page="0" />
		<bitfield id="comp_evt28" rwaccess="WO" description="Set the Local Event for channel 28" end="28" begin="1" page="0" />
		<bitfield id="comp_evt29" rwaccess="WO" description="Set the Local Event for channel 29" end="29" begin="1" page="0" />
		<bitfield id="comp_evt30" rwaccess="WO" description="Set the Local Event for channel 30" end="30" begin="1" page="0" />
		<bitfield id="comp_evt31" rwaccess="WO" description="Set the Local Event for channel 31" end="31" begin="1" page="0" />
	</register>
	<register id="cfg" acronym="cfg"  width="32" offset="0x0" description="Configuration Register for Queue 0"   >
		<bitfield id="pri" rwaccess="RW" description="This configures the priority for QUEUE0. This will be the priority that will be presented on the External bus for all commands from this queue." end="0" begin="3" page="0" />
		<bitfield id="orderid" rwaccess="RW" description="This configures the orderid for QUEUE0." end="4" begin="4" page="0" />
		<bitfield id="qos" rwaccess="RW" description="This configures the QOS for QUEUE0. This should only be set for fixed priority queues and the lower queue should have the lower QoS." end="8" begin="3" page="0" />
		<bitfield id="consecutive_trans" rwaccess="RW" description="This is the number of consecutive transactions that will be sent before allowing another queue of equal level to arbitrate to send commands. This is the maximum number of commands that it can send. If the queue has any delays such as virtual address lookup then the arbitration will be forced regardless of the number of commands." end="16" begin="8" page="0" />
		<bitfield id="rearb_wait" rwaccess="RW" description="This is the number of commands that will be sent by other queues before allowing the queue to arbitrate again for the right to send commands. This is only started when a queue exhausted its consecutive trans count." end="24" begin="8" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved." end="32" begin="32" page="0" />
	</register>
	<register id="status" acronym="status"  width="32" offset="0x40" description="Status Register for Queue 0"   >
		<bitfield id="wr_top" rwaccess="RO" description="This is the channel that the write half is currently working on." end="0" begin="9" page="0" />
		<bitfield id="wr_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="9" begin="9" page="0" />
		<bitfield id="rd_top" rwaccess="RO" description="This is the channel that the read half is currently working on." end="18" begin="9" page="0" />
		<bitfield id="rd_total" rwaccess="RO" description="This is the channel that the read half is currently working on." end="27" begin="9" page="0" />
		<bitfield id="rsvd" rwaccess="RO" description="Reserved" end="36" begin="28" page="0" />
	</register>
	<register id="pid" acronym="pid"  width="32" offset="0x0" description="The Revision Register contains the major and minor revisions for the module."   >
		<bitfield id="minor" rwaccess="RO" description="Minor revision" end="0" begin="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom" end="6" begin="2" page="0" />
		<bitfield id="major" rwaccess="RO" description="Major revision" end="8" begin="3" page="0" />
		<bitfield id="rtl" rwaccess="RO" description="RTL revision. Will vary depending on release." end="11" begin="5" page="0" />
		<bitfield id="func" rwaccess="RO" description="Module ID" end="16" begin="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="Business Unit: 10 = Processors" end="28" begin="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="PID register scheme" end="30" begin="2" page="0" />
	</register>
	<register id="destination_id" acronym="destination_id"  width="32" offset="0x4" description="The Destination ID Register defines the destination ID value for error messages."   >
		<bitfield id="dest_id" rwaccess="RW" description="The destination ID." end="0" begin="8" page="0" />
	</register>
	<register id="exception_logging_control" acronym="exception_logging_control"  width="32" offset="0x20" description="The Exception Logging Control Register controls the exception logging."   >
		<bitfield id="disable_f" rwaccess="RW" description="Disables logging when set." end="0" begin="1" page="0" />
		<bitfield id="disable_pend" rwaccess="RW" description="Disables logging pending when set." end="1" begin="1" page="0" />
	</register>
	<register id="exception_logging_header0" acronym="exception_logging_header0"  width="32" offset="0x24" description="The Exception Logging Header 0 Register contains the first word of the header."   >
		<bitfield id="dest_id" rwaccess="RO" description="Destination ID." end="0" begin="8" page="0" />
		<bitfield id="src_id" rwaccess="RO" description="Source ID." end="8" begin="16" page="0" />
		<bitfield id="type_f" rwaccess="RO" description="Type." end="24" begin="8" page="0" />
	</register>
	<register id="exception_logging_header1" acronym="exception_logging_header1"  width="32" offset="0x28" description="The Exception Logging Header 1 Register contains the second word of the header."   >
		<bitfield id="code" rwaccess="RO" description="Code." end="16" begin="8" page="0" />
		<bitfield id="group" rwaccess="RO" description="Group." end="24" begin="8" page="0" />
	</register>
	<register id="exception_logging_data0" acronym="exception_logging_data0"  width="32" offset="0x2C" description="The Exception Logging Data 0 Register contains the first word of the data."   >
		<bitfield id="addr_l" rwaccess="RO" description="Address lower 32 bits." end="0" begin="32" page="0" />
	</register>
	<register id="exception_logging_data1" acronym="exception_logging_data1"  width="32" offset="0x30" description="The Exception Logging Data 1 Register contains the second word of the data."   >
		<bitfield id="addr_h" rwaccess="RO" description="Address upper 16 bits." end="0" begin="16" page="0" />
	</register>
	<register id="exception_logging_data2" acronym="exception_logging_data2"  width="32" offset="0x34" description="The Exception Logging Data 2 Register contains the third word of the data."   >
		<bitfield id="priv_id" rwaccess="RO" description="Priv ID." end="0" begin="8" page="0" />
		<bitfield id="secure" rwaccess="RO" description="Secure." end="8" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RO" description="Priv." end="9" begin="1" page="0" />
		<bitfield id="cacheable" rwaccess="RO" description="Cacheable." end="10" begin="1" page="0" />
		<bitfield id="debug" rwaccess="RO" description="Debug." end="11" begin="1" page="0" />
		<bitfield id="read" rwaccess="RO" description="Read." end="12" begin="1" page="0" />
		<bitfield id="write" rwaccess="RO" description="Write." end="13" begin="1" page="0" />
		<bitfield id="routeid" rwaccess="RO" description="Route ID." end="16" begin="12" page="0" />
	</register>
	<register id="exception_logging_data3" acronym="exception_logging_data3"  width="32" offset="0x38" description="The Exception Logging Data 3 Register contains the fourth word of the data."   >
		<bitfield id="bytecnt" rwaccess="RO" description="Byte count." end="0" begin="10" page="0" />
	</register>
	<register id="exception_pend_set" acronym="exception_pend_set"  width="32" offset="0x40" description="The Exception Logging Pending Set Register allows to set the pend signal."   >
		<bitfield id="pend_set" rwaccess="RW" description="Write a 1 to set the exception pend signal." end="0" begin="1" page="0" />
	</register>
	<register id="exception_pend_clear" acronym="exception_pend_clear"  width="32" offset="0x44" description="The Exception Logging Pending Clear Register allows to clear the pend signal."   >
		<bitfield id="pend_clr" rwaccess="RW" description="Write a 1 to clear the exception pend signal." end="0" begin="1" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_control" acronym="ecc_aggr_cfg_fw_region_0_control"  width="32" offset="0x0" description="The FW Region 0 Control Register defines the control fields for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_permission_0" acronym="ecc_aggr_cfg_fw_region_0_permission_0"  width="32" offset="0x4" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_permission_1" acronym="ecc_aggr_cfg_fw_region_0_permission_1"  width="32" offset="0x8" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_permission_2" acronym="ecc_aggr_cfg_fw_region_0_permission_2"  width="32" offset="0xC" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_start_address_l" acronym="ecc_aggr_cfg_fw_region_0_start_address_l"  width="32" offset="0x10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_start_address_h" acronym="ecc_aggr_cfg_fw_region_0_start_address_h"  width="32" offset="0x14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_end_address_l" acronym="ecc_aggr_cfg_fw_region_0_end_address_l"  width="32" offset="0x18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="ecc_aggr_cfg_fw_region_0_end_address_h" acronym="ecc_aggr_cfg_fw_region_0_end_address_h"  width="32" offset="0x1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksdw_ecc_aggr.cfg region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_control" acronym="dmpac_regs_cfg_fw_region_0_control"  width="32" offset="0x400" description="The FW Region 0 Control Register defines the control fields for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_permission_0" acronym="dmpac_regs_cfg_fw_region_0_permission_0"  width="32" offset="0x404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_permission_1" acronym="dmpac_regs_cfg_fw_region_0_permission_1"  width="32" offset="0x408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_permission_2" acronym="dmpac_regs_cfg_fw_region_0_permission_2"  width="32" offset="0x40C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_start_address_l" acronym="dmpac_regs_cfg_fw_region_0_start_address_l"  width="32" offset="0x410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_start_address_h" acronym="dmpac_regs_cfg_fw_region_0_start_address_h"  width="32" offset="0x414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_end_address_l" acronym="dmpac_regs_cfg_fw_region_0_end_address_l"  width="32" offset="0x418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="dmpac_regs_cfg_fw_region_0_end_address_h" acronym="dmpac_regs_cfg_fw_region_0_end_address_h"  width="32" offset="0x41C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dmpac_regs.dmpac_regs_cfg region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_control" acronym="intd_cfg_fw_region_0_control"  width="32" offset="0x800" description="The FW Region 0 Control Register defines the control fields for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_permission_0" acronym="intd_cfg_fw_region_0_permission_0"  width="32" offset="0x804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_permission_1" acronym="intd_cfg_fw_region_0_permission_1"  width="32" offset="0x808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_permission_2" acronym="intd_cfg_fw_region_0_permission_2"  width="32" offset="0x80C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_start_address_l" acronym="intd_cfg_fw_region_0_start_address_l"  width="32" offset="0x810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_start_address_h" acronym="intd_cfg_fw_region_0_start_address_h"  width="32" offset="0x814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_end_address_l" acronym="intd_cfg_fw_region_0_end_address_l"  width="32" offset="0x818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_0_end_address_h" acronym="intd_cfg_fw_region_0_end_address_h"  width="32" offset="0x81C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_control" acronym="intd_cfg_fw_region_1_control"  width="32" offset="0x820" description="The FW Region 1 Control Register defines the control fields for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_permission_0" acronym="intd_cfg_fw_region_1_permission_0"  width="32" offset="0x824" description="The FW Region 1 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_permission_1" acronym="intd_cfg_fw_region_1_permission_1"  width="32" offset="0x828" description="The FW Region 1 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_permission_2" acronym="intd_cfg_fw_region_1_permission_2"  width="32" offset="0x82C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_start_address_l" acronym="intd_cfg_fw_region_1_start_address_l"  width="32" offset="0x830" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_start_address_h" acronym="intd_cfg_fw_region_1_start_address_h"  width="32" offset="0x834" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_end_address_l" acronym="intd_cfg_fw_region_1_end_address_l"  width="32" offset="0x838" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_1_end_address_h" acronym="intd_cfg_fw_region_1_end_address_h"  width="32" offset="0x83C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_control" acronym="intd_cfg_fw_region_2_control"  width="32" offset="0x840" description="The FW Region 2 Control Register defines the control fields for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_permission_0" acronym="intd_cfg_fw_region_2_permission_0"  width="32" offset="0x844" description="The FW Region 2 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_permission_1" acronym="intd_cfg_fw_region_2_permission_1"  width="32" offset="0x848" description="The FW Region 2 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_permission_2" acronym="intd_cfg_fw_region_2_permission_2"  width="32" offset="0x84C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_start_address_l" acronym="intd_cfg_fw_region_2_start_address_l"  width="32" offset="0x850" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_start_address_h" acronym="intd_cfg_fw_region_2_start_address_h"  width="32" offset="0x854" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_end_address_l" acronym="intd_cfg_fw_region_2_end_address_l"  width="32" offset="0x858" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_2_end_address_h" acronym="intd_cfg_fw_region_2_end_address_h"  width="32" offset="0x85C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_control" acronym="intd_cfg_fw_region_3_control"  width="32" offset="0x860" description="The FW Region 3 Control Register defines the control fields for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_permission_0" acronym="intd_cfg_fw_region_3_permission_0"  width="32" offset="0x864" description="The FW Region 3 Permission 0 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_permission_1" acronym="intd_cfg_fw_region_3_permission_1"  width="32" offset="0x868" description="The FW Region 3 Permission 1 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_permission_2" acronym="intd_cfg_fw_region_3_permission_2"  width="32" offset="0x86C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_start_address_l" acronym="intd_cfg_fw_region_3_start_address_l"  width="32" offset="0x870" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_start_address_h" acronym="intd_cfg_fw_region_3_start_address_h"  width="32" offset="0x874" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_end_address_l" acronym="intd_cfg_fw_region_3_end_address_l"  width="32" offset="0x878" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="intd_cfg_fw_region_3_end_address_h" acronym="intd_cfg_fw_region_3_end_address_h"  width="32" offset="0x87C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave cp_intd.intd_cfg region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_control" acronym="hts_cfg_fw_region_0_control"  width="32" offset="0xC00" description="The FW Region 0 Control Register defines the control fields for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_permission_0" acronym="hts_cfg_fw_region_0_permission_0"  width="32" offset="0xC04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_permission_1" acronym="hts_cfg_fw_region_0_permission_1"  width="32" offset="0xC08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_permission_2" acronym="hts_cfg_fw_region_0_permission_2"  width="32" offset="0xC0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_start_address_l" acronym="hts_cfg_fw_region_0_start_address_l"  width="32" offset="0xC10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_start_address_h" acronym="hts_cfg_fw_region_0_start_address_h"  width="32" offset="0xC14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_end_address_l" acronym="hts_cfg_fw_region_0_end_address_l"  width="32" offset="0xC18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_0_end_address_h" acronym="hts_cfg_fw_region_0_end_address_h"  width="32" offset="0xC1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_control" acronym="hts_cfg_fw_region_1_control"  width="32" offset="0xC20" description="The FW Region 1 Control Register defines the control fields for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_permission_0" acronym="hts_cfg_fw_region_1_permission_0"  width="32" offset="0xC24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_permission_1" acronym="hts_cfg_fw_region_1_permission_1"  width="32" offset="0xC28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_permission_2" acronym="hts_cfg_fw_region_1_permission_2"  width="32" offset="0xC2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_start_address_l" acronym="hts_cfg_fw_region_1_start_address_l"  width="32" offset="0xC30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_start_address_h" acronym="hts_cfg_fw_region_1_start_address_h"  width="32" offset="0xC34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_end_address_l" acronym="hts_cfg_fw_region_1_end_address_l"  width="32" offset="0xC38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_1_end_address_h" acronym="hts_cfg_fw_region_1_end_address_h"  width="32" offset="0xC3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_control" acronym="hts_cfg_fw_region_2_control"  width="32" offset="0xC40" description="The FW Region 2 Control Register defines the control fields for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_permission_0" acronym="hts_cfg_fw_region_2_permission_0"  width="32" offset="0xC44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_permission_1" acronym="hts_cfg_fw_region_2_permission_1"  width="32" offset="0xC48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_permission_2" acronym="hts_cfg_fw_region_2_permission_2"  width="32" offset="0xC4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_start_address_l" acronym="hts_cfg_fw_region_2_start_address_l"  width="32" offset="0xC50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_start_address_h" acronym="hts_cfg_fw_region_2_start_address_h"  width="32" offset="0xC54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_end_address_l" acronym="hts_cfg_fw_region_2_end_address_l"  width="32" offset="0xC58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_2_end_address_h" acronym="hts_cfg_fw_region_2_end_address_h"  width="32" offset="0xC5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_control" acronym="hts_cfg_fw_region_3_control"  width="32" offset="0xC60" description="The FW Region 3 Control Register defines the control fields for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_permission_0" acronym="hts_cfg_fw_region_3_permission_0"  width="32" offset="0xC64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_permission_1" acronym="hts_cfg_fw_region_3_permission_1"  width="32" offset="0xC68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_permission_2" acronym="hts_cfg_fw_region_3_permission_2"  width="32" offset="0xC6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_start_address_l" acronym="hts_cfg_fw_region_3_start_address_l"  width="32" offset="0xC70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_start_address_h" acronym="hts_cfg_fw_region_3_start_address_h"  width="32" offset="0xC74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_end_address_l" acronym="hts_cfg_fw_region_3_end_address_l"  width="32" offset="0xC78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="hts_cfg_fw_region_3_end_address_h" acronym="hts_cfg_fw_region_3_end_address_h"  width="32" offset="0xC7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave hts.s_vbusp region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_control" acronym="ctset_cfg_fw_region_0_control"  width="32" offset="0x1000" description="The FW Region 0 Control Register defines the control fields for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_permission_0" acronym="ctset_cfg_fw_region_0_permission_0"  width="32" offset="0x1004" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_permission_1" acronym="ctset_cfg_fw_region_0_permission_1"  width="32" offset="0x1008" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_permission_2" acronym="ctset_cfg_fw_region_0_permission_2"  width="32" offset="0x100C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_start_address_l" acronym="ctset_cfg_fw_region_0_start_address_l"  width="32" offset="0x1010" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_start_address_h" acronym="ctset_cfg_fw_region_0_start_address_h"  width="32" offset="0x1014" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_end_address_l" acronym="ctset_cfg_fw_region_0_end_address_l"  width="32" offset="0x1018" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="ctset_cfg_fw_region_0_end_address_h" acronym="ctset_cfg_fw_region_0_end_address_h"  width="32" offset="0x101C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ctset2_wrap.cfg region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_control" acronym="foco_0_cfg_fw_region_0_control"  width="32" offset="0x1400" description="The FW Region 0 Control Register defines the control fields for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_permission_0" acronym="foco_0_cfg_fw_region_0_permission_0"  width="32" offset="0x1404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_permission_1" acronym="foco_0_cfg_fw_region_0_permission_1"  width="32" offset="0x1408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_permission_2" acronym="foco_0_cfg_fw_region_0_permission_2"  width="32" offset="0x140C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_start_address_l" acronym="foco_0_cfg_fw_region_0_start_address_l"  width="32" offset="0x1410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_start_address_h" acronym="foco_0_cfg_fw_region_0_start_address_h"  width="32" offset="0x1414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_end_address_l" acronym="foco_0_cfg_fw_region_0_end_address_l"  width="32" offset="0x1418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="foco_0_cfg_fw_region_0_end_address_h" acronym="foco_0_cfg_fw_region_0_end_address_h"  width="32" offset="0x141C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dmpac_foco_0.cfg_slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_control" acronym="foco_1_cfg_fw_region_0_control"  width="32" offset="0x1800" description="The FW Region 0 Control Register defines the control fields for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_permission_0" acronym="foco_1_cfg_fw_region_0_permission_0"  width="32" offset="0x1804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_permission_1" acronym="foco_1_cfg_fw_region_0_permission_1"  width="32" offset="0x1808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_permission_2" acronym="foco_1_cfg_fw_region_0_permission_2"  width="32" offset="0x180C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_start_address_l" acronym="foco_1_cfg_fw_region_0_start_address_l"  width="32" offset="0x1810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_start_address_h" acronym="foco_1_cfg_fw_region_0_start_address_h"  width="32" offset="0x1814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_end_address_l" acronym="foco_1_cfg_fw_region_0_end_address_l"  width="32" offset="0x1818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="foco_1_cfg_fw_region_0_end_address_h" acronym="foco_1_cfg_fw_region_0_end_address_h"  width="32" offset="0x181C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dmpac_foco_1.cfg_slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_control" acronym="dof_cfg_fw_region_0_control"  width="32" offset="0x1C00" description="The FW Region 0 Control Register defines the control fields for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_permission_0" acronym="dof_cfg_fw_region_0_permission_0"  width="32" offset="0x1C04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_permission_1" acronym="dof_cfg_fw_region_0_permission_1"  width="32" offset="0x1C08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_permission_2" acronym="dof_cfg_fw_region_0_permission_2"  width="32" offset="0x1C0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_start_address_l" acronym="dof_cfg_fw_region_0_start_address_l"  width="32" offset="0x1C10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_start_address_h" acronym="dof_cfg_fw_region_0_start_address_h"  width="32" offset="0x1C14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_end_address_l" acronym="dof_cfg_fw_region_0_end_address_l"  width="32" offset="0x1C18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="dof_cfg_fw_region_0_end_address_h" acronym="dof_cfg_fw_region_0_end_address_h"  width="32" offset="0x1C1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+dof.cfg_vp region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_control" acronym="sde_cfg_fw_region_0_control"  width="32" offset="0x2000" description="The FW Region 0 Control Register defines the control fields for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_permission_0" acronym="sde_cfg_fw_region_0_permission_0"  width="32" offset="0x2004" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_permission_1" acronym="sde_cfg_fw_region_0_permission_1"  width="32" offset="0x2008" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_permission_2" acronym="sde_cfg_fw_region_0_permission_2"  width="32" offset="0x200C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_start_address_l" acronym="sde_cfg_fw_region_0_start_address_l"  width="32" offset="0x2010" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_start_address_h" acronym="sde_cfg_fw_region_0_start_address_h"  width="32" offset="0x2014" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_end_address_l" acronym="sde_cfg_fw_region_0_end_address_l"  width="32" offset="0x2018" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="sde_cfg_fw_region_0_end_address_h" acronym="sde_cfg_fw_region_0_end_address_h"  width="32" offset="0x201C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ^+^+sde.s_vbusp region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_control" acronym="utc0_slv_cfg_fw_region_0_control"  width="32" offset="0x2400" description="The FW Region 0 Control Register defines the control fields for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_permission_0" acronym="utc0_slv_cfg_fw_region_0_permission_0"  width="32" offset="0x2404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_permission_1" acronym="utc0_slv_cfg_fw_region_0_permission_1"  width="32" offset="0x2408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_permission_2" acronym="utc0_slv_cfg_fw_region_0_permission_2"  width="32" offset="0x240C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_start_address_l" acronym="utc0_slv_cfg_fw_region_0_start_address_l"  width="32" offset="0x2410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_start_address_h" acronym="utc0_slv_cfg_fw_region_0_start_address_h"  width="32" offset="0x2414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_end_address_l" acronym="utc0_slv_cfg_fw_region_0_end_address_l"  width="32" offset="0x2418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_0_end_address_h" acronym="utc0_slv_cfg_fw_region_0_end_address_h"  width="32" offset="0x241C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_control" acronym="utc0_slv_cfg_fw_region_1_control"  width="32" offset="0x2420" description="The FW Region 1 Control Register defines the control fields for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_permission_0" acronym="utc0_slv_cfg_fw_region_1_permission_0"  width="32" offset="0x2424" description="The FW Region 1 Permission 0 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_permission_1" acronym="utc0_slv_cfg_fw_region_1_permission_1"  width="32" offset="0x2428" description="The FW Region 1 Permission 1 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_permission_2" acronym="utc0_slv_cfg_fw_region_1_permission_2"  width="32" offset="0x242C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_start_address_l" acronym="utc0_slv_cfg_fw_region_1_start_address_l"  width="32" offset="0x2430" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_start_address_h" acronym="utc0_slv_cfg_fw_region_1_start_address_h"  width="32" offset="0x2434" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_end_address_l" acronym="utc0_slv_cfg_fw_region_1_end_address_l"  width="32" offset="0x2438" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_1_end_address_h" acronym="utc0_slv_cfg_fw_region_1_end_address_h"  width="32" offset="0x243C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_control" acronym="utc0_slv_cfg_fw_region_2_control"  width="32" offset="0x2440" description="The FW Region 2 Control Register defines the control fields for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_permission_0" acronym="utc0_slv_cfg_fw_region_2_permission_0"  width="32" offset="0x2444" description="The FW Region 2 Permission 0 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_permission_1" acronym="utc0_slv_cfg_fw_region_2_permission_1"  width="32" offset="0x2448" description="The FW Region 2 Permission 1 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_permission_2" acronym="utc0_slv_cfg_fw_region_2_permission_2"  width="32" offset="0x244C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_start_address_l" acronym="utc0_slv_cfg_fw_region_2_start_address_l"  width="32" offset="0x2450" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_start_address_h" acronym="utc0_slv_cfg_fw_region_2_start_address_h"  width="32" offset="0x2454" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_end_address_l" acronym="utc0_slv_cfg_fw_region_2_end_address_l"  width="32" offset="0x2458" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_2_end_address_h" acronym="utc0_slv_cfg_fw_region_2_end_address_h"  width="32" offset="0x245C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_control" acronym="utc0_slv_cfg_fw_region_3_control"  width="32" offset="0x2460" description="The FW Region 3 Control Register defines the control fields for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_permission_0" acronym="utc0_slv_cfg_fw_region_3_permission_0"  width="32" offset="0x2464" description="The FW Region 3 Permission 0 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_permission_1" acronym="utc0_slv_cfg_fw_region_3_permission_1"  width="32" offset="0x2468" description="The FW Region 3 Permission 1 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_permission_2" acronym="utc0_slv_cfg_fw_region_3_permission_2"  width="32" offset="0x246C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_start_address_l" acronym="utc0_slv_cfg_fw_region_3_start_address_l"  width="32" offset="0x2470" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_start_address_h" acronym="utc0_slv_cfg_fw_region_3_start_address_h"  width="32" offset="0x2474" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_end_address_l" acronym="utc0_slv_cfg_fw_region_3_end_address_l"  width="32" offset="0x2478" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="utc0_slv_cfg_fw_region_3_end_address_h" acronym="utc0_slv_cfg_fw_region_3_end_address_h"  width="32" offset="0x247C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave dru_utc_dmpac0.dru_mmr_cfg region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="pid" acronym="pid"  width="32" offset="0x0" description="The Revision Register contains the major and minor revisions for the module."   >
		<bitfield id="minor" rwaccess="RO" description="Minor revision" end="0" begin="6" page="0" />
		<bitfield id="custom" rwaccess="RO" description="Custom" end="6" begin="2" page="0" />
		<bitfield id="major" rwaccess="RO" description="Major revision" end="8" begin="3" page="0" />
		<bitfield id="rtl" rwaccess="RO" description="RTL revision. Will vary depending on release." end="11" begin="5" page="0" />
		<bitfield id="func" rwaccess="RO" description="Module ID" end="16" begin="12" page="0" />
		<bitfield id="bu" rwaccess="RO" description="Business Unit: 10 = Processors" end="28" begin="2" page="0" />
		<bitfield id="scheme" rwaccess="RO" description="PID register scheme" end="30" begin="2" page="0" />
	</register>
	<register id="destination_id" acronym="destination_id"  width="32" offset="0x4" description="The Destination ID Register defines the destination ID value for error messages."   >
		<bitfield id="dest_id" rwaccess="RW" description="The destination ID." end="0" begin="8" page="0" />
	</register>
	<register id="exception_logging_control" acronym="exception_logging_control"  width="32" offset="0x20" description="The Exception Logging Control Register controls the exception logging."   >
		<bitfield id="disable_f" rwaccess="RW" description="Disables logging when set." end="0" begin="1" page="0" />
		<bitfield id="disable_pend" rwaccess="RW" description="Disables logging pending when set." end="1" begin="1" page="0" />
	</register>
	<register id="exception_logging_header0" acronym="exception_logging_header0"  width="32" offset="0x24" description="The Exception Logging Header 0 Register contains the first word of the header."   >
		<bitfield id="dest_id" rwaccess="RO" description="Destination ID." end="0" begin="8" page="0" />
		<bitfield id="src_id" rwaccess="RO" description="Source ID." end="8" begin="16" page="0" />
		<bitfield id="type_f" rwaccess="RO" description="Type." end="24" begin="8" page="0" />
	</register>
	<register id="exception_logging_header1" acronym="exception_logging_header1"  width="32" offset="0x28" description="The Exception Logging Header 1 Register contains the second word of the header."   >
		<bitfield id="code" rwaccess="RO" description="Code." end="16" begin="8" page="0" />
		<bitfield id="group" rwaccess="RO" description="Group." end="24" begin="8" page="0" />
	</register>
	<register id="exception_logging_data0" acronym="exception_logging_data0"  width="32" offset="0x2C" description="The Exception Logging Data 0 Register contains the first word of the data."   >
		<bitfield id="addr_l" rwaccess="RO" description="Address lower 32 bits." end="0" begin="32" page="0" />
	</register>
	<register id="exception_logging_data1" acronym="exception_logging_data1"  width="32" offset="0x30" description="The Exception Logging Data 1 Register contains the second word of the data."   >
		<bitfield id="addr_h" rwaccess="RO" description="Address upper 16 bits." end="0" begin="16" page="0" />
	</register>
	<register id="exception_logging_data2" acronym="exception_logging_data2"  width="32" offset="0x34" description="The Exception Logging Data 2 Register contains the third word of the data."   >
		<bitfield id="priv_id" rwaccess="RO" description="Priv ID." end="0" begin="8" page="0" />
		<bitfield id="secure" rwaccess="RO" description="Secure." end="8" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RO" description="Priv." end="9" begin="1" page="0" />
		<bitfield id="cacheable" rwaccess="RO" description="Cacheable." end="10" begin="1" page="0" />
		<bitfield id="debug" rwaccess="RO" description="Debug." end="11" begin="1" page="0" />
		<bitfield id="read" rwaccess="RO" description="Read." end="12" begin="1" page="0" />
		<bitfield id="write" rwaccess="RO" description="Write." end="13" begin="1" page="0" />
		<bitfield id="routeid" rwaccess="RO" description="Route ID." end="16" begin="12" page="0" />
	</register>
	<register id="exception_logging_data3" acronym="exception_logging_data3"  width="32" offset="0x38" description="The Exception Logging Data 3 Register contains the fourth word of the data."   >
		<bitfield id="bytecnt" rwaccess="RO" description="Byte count." end="0" begin="10" page="0" />
	</register>
	<register id="exception_pend_set" acronym="exception_pend_set"  width="32" offset="0x40" description="The Exception Logging Pending Set Register allows to set the pend signal."   >
		<bitfield id="pend_set" rwaccess="RW" description="Write a 1 to set the exception pend signal." end="0" begin="1" page="0" />
	</register>
	<register id="exception_pend_clear" acronym="exception_pend_clear"  width="32" offset="0x44" description="The Exception Logging Pending Clear Register allows to clear the pend signal."   >
		<bitfield id="pend_clr" rwaccess="RW" description="Write a 1 to clear the exception pend signal." end="0" begin="1" page="0" />
	</register>
	<register id="msram0_fw_region_0_control" acronym="msram0_fw_region_0_control"  width="32" offset="0x0" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram0_fw_region_0_permission_0" acronym="msram0_fw_region_0_permission_0"  width="32" offset="0x4" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_0_permission_1" acronym="msram0_fw_region_0_permission_1"  width="32" offset="0x8" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_0_permission_2" acronym="msram0_fw_region_0_permission_2"  width="32" offset="0xC" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_0_start_address_l" acronym="msram0_fw_region_0_start_address_l"  width="32" offset="0x10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_0_start_address_h" acronym="msram0_fw_region_0_start_address_h"  width="32" offset="0x14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_0_end_address_l" acronym="msram0_fw_region_0_end_address_l"  width="32" offset="0x18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_0_end_address_h" acronym="msram0_fw_region_0_end_address_h"  width="32" offset="0x1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_1_control" acronym="msram0_fw_region_1_control"  width="32" offset="0x20" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram0_fw_region_1_permission_0" acronym="msram0_fw_region_1_permission_0"  width="32" offset="0x24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_1_permission_1" acronym="msram0_fw_region_1_permission_1"  width="32" offset="0x28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_1_permission_2" acronym="msram0_fw_region_1_permission_2"  width="32" offset="0x2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_1_start_address_l" acronym="msram0_fw_region_1_start_address_l"  width="32" offset="0x30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_1_start_address_h" acronym="msram0_fw_region_1_start_address_h"  width="32" offset="0x34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_1_end_address_l" acronym="msram0_fw_region_1_end_address_l"  width="32" offset="0x38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_1_end_address_h" acronym="msram0_fw_region_1_end_address_h"  width="32" offset="0x3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_2_control" acronym="msram0_fw_region_2_control"  width="32" offset="0x40" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram0_fw_region_2_permission_0" acronym="msram0_fw_region_2_permission_0"  width="32" offset="0x44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_2_permission_1" acronym="msram0_fw_region_2_permission_1"  width="32" offset="0x48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_2_permission_2" acronym="msram0_fw_region_2_permission_2"  width="32" offset="0x4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_2_start_address_l" acronym="msram0_fw_region_2_start_address_l"  width="32" offset="0x50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_2_start_address_h" acronym="msram0_fw_region_2_start_address_h"  width="32" offset="0x54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_2_end_address_l" acronym="msram0_fw_region_2_end_address_l"  width="32" offset="0x58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_2_end_address_h" acronym="msram0_fw_region_2_end_address_h"  width="32" offset="0x5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_3_control" acronym="msram0_fw_region_3_control"  width="32" offset="0x60" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram0_fw_region_3_permission_0" acronym="msram0_fw_region_3_permission_0"  width="32" offset="0x64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_3_permission_1" acronym="msram0_fw_region_3_permission_1"  width="32" offset="0x68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_3_permission_2" acronym="msram0_fw_region_3_permission_2"  width="32" offset="0x6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram0_fw_region_3_start_address_l" acronym="msram0_fw_region_3_start_address_l"  width="32" offset="0x70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_3_start_address_h" acronym="msram0_fw_region_3_start_address_h"  width="32" offset="0x74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram0_fw_region_3_end_address_l" acronym="msram0_fw_region_3_end_address_l"  width="32" offset="0x78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram0_fw_region_3_end_address_h" acronym="msram0_fw_region_3_end_address_h"  width="32" offset="0x7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram0.slv region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_0_control" acronym="msram1_fw_region_0_control"  width="32" offset="0x400" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram1_fw_region_0_permission_0" acronym="msram1_fw_region_0_permission_0"  width="32" offset="0x404" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_0_permission_1" acronym="msram1_fw_region_0_permission_1"  width="32" offset="0x408" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_0_permission_2" acronym="msram1_fw_region_0_permission_2"  width="32" offset="0x40C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_0_start_address_l" acronym="msram1_fw_region_0_start_address_l"  width="32" offset="0x410" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_0_start_address_h" acronym="msram1_fw_region_0_start_address_h"  width="32" offset="0x414" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_0_end_address_l" acronym="msram1_fw_region_0_end_address_l"  width="32" offset="0x418" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_0_end_address_h" acronym="msram1_fw_region_0_end_address_h"  width="32" offset="0x41C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_1_control" acronym="msram1_fw_region_1_control"  width="32" offset="0x420" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram1_fw_region_1_permission_0" acronym="msram1_fw_region_1_permission_0"  width="32" offset="0x424" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_1_permission_1" acronym="msram1_fw_region_1_permission_1"  width="32" offset="0x428" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_1_permission_2" acronym="msram1_fw_region_1_permission_2"  width="32" offset="0x42C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_1_start_address_l" acronym="msram1_fw_region_1_start_address_l"  width="32" offset="0x430" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_1_start_address_h" acronym="msram1_fw_region_1_start_address_h"  width="32" offset="0x434" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_1_end_address_l" acronym="msram1_fw_region_1_end_address_l"  width="32" offset="0x438" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_1_end_address_h" acronym="msram1_fw_region_1_end_address_h"  width="32" offset="0x43C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_2_control" acronym="msram1_fw_region_2_control"  width="32" offset="0x440" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram1_fw_region_2_permission_0" acronym="msram1_fw_region_2_permission_0"  width="32" offset="0x444" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_2_permission_1" acronym="msram1_fw_region_2_permission_1"  width="32" offset="0x448" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_2_permission_2" acronym="msram1_fw_region_2_permission_2"  width="32" offset="0x44C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_2_start_address_l" acronym="msram1_fw_region_2_start_address_l"  width="32" offset="0x450" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_2_start_address_h" acronym="msram1_fw_region_2_start_address_h"  width="32" offset="0x454" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_2_end_address_l" acronym="msram1_fw_region_2_end_address_l"  width="32" offset="0x458" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_2_end_address_h" acronym="msram1_fw_region_2_end_address_h"  width="32" offset="0x45C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_3_control" acronym="msram1_fw_region_3_control"  width="32" offset="0x460" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram1_fw_region_3_permission_0" acronym="msram1_fw_region_3_permission_0"  width="32" offset="0x464" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_3_permission_1" acronym="msram1_fw_region_3_permission_1"  width="32" offset="0x468" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_3_permission_2" acronym="msram1_fw_region_3_permission_2"  width="32" offset="0x46C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram1_fw_region_3_start_address_l" acronym="msram1_fw_region_3_start_address_l"  width="32" offset="0x470" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_3_start_address_h" acronym="msram1_fw_region_3_start_address_h"  width="32" offset="0x474" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram1_fw_region_3_end_address_l" acronym="msram1_fw_region_3_end_address_l"  width="32" offset="0x478" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram1_fw_region_3_end_address_h" acronym="msram1_fw_region_3_end_address_h"  width="32" offset="0x47C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram1.slv region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_0_control" acronym="msram2_fw_region_0_control"  width="32" offset="0x800" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram2_fw_region_0_permission_0" acronym="msram2_fw_region_0_permission_0"  width="32" offset="0x804" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_0_permission_1" acronym="msram2_fw_region_0_permission_1"  width="32" offset="0x808" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_0_permission_2" acronym="msram2_fw_region_0_permission_2"  width="32" offset="0x80C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_0_start_address_l" acronym="msram2_fw_region_0_start_address_l"  width="32" offset="0x810" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_0_start_address_h" acronym="msram2_fw_region_0_start_address_h"  width="32" offset="0x814" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_0_end_address_l" acronym="msram2_fw_region_0_end_address_l"  width="32" offset="0x818" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_0_end_address_h" acronym="msram2_fw_region_0_end_address_h"  width="32" offset="0x81C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_1_control" acronym="msram2_fw_region_1_control"  width="32" offset="0x820" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram2_fw_region_1_permission_0" acronym="msram2_fw_region_1_permission_0"  width="32" offset="0x824" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_1_permission_1" acronym="msram2_fw_region_1_permission_1"  width="32" offset="0x828" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_1_permission_2" acronym="msram2_fw_region_1_permission_2"  width="32" offset="0x82C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_1_start_address_l" acronym="msram2_fw_region_1_start_address_l"  width="32" offset="0x830" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_1_start_address_h" acronym="msram2_fw_region_1_start_address_h"  width="32" offset="0x834" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_1_end_address_l" acronym="msram2_fw_region_1_end_address_l"  width="32" offset="0x838" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_1_end_address_h" acronym="msram2_fw_region_1_end_address_h"  width="32" offset="0x83C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_2_control" acronym="msram2_fw_region_2_control"  width="32" offset="0x840" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram2_fw_region_2_permission_0" acronym="msram2_fw_region_2_permission_0"  width="32" offset="0x844" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_2_permission_1" acronym="msram2_fw_region_2_permission_1"  width="32" offset="0x848" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_2_permission_2" acronym="msram2_fw_region_2_permission_2"  width="32" offset="0x84C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_2_start_address_l" acronym="msram2_fw_region_2_start_address_l"  width="32" offset="0x850" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_2_start_address_h" acronym="msram2_fw_region_2_start_address_h"  width="32" offset="0x854" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_2_end_address_l" acronym="msram2_fw_region_2_end_address_l"  width="32" offset="0x858" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_2_end_address_h" acronym="msram2_fw_region_2_end_address_h"  width="32" offset="0x85C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_3_control" acronym="msram2_fw_region_3_control"  width="32" offset="0x860" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram2_fw_region_3_permission_0" acronym="msram2_fw_region_3_permission_0"  width="32" offset="0x864" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_3_permission_1" acronym="msram2_fw_region_3_permission_1"  width="32" offset="0x868" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_3_permission_2" acronym="msram2_fw_region_3_permission_2"  width="32" offset="0x86C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram2_fw_region_3_start_address_l" acronym="msram2_fw_region_3_start_address_l"  width="32" offset="0x870" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_3_start_address_h" acronym="msram2_fw_region_3_start_address_h"  width="32" offset="0x874" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram2_fw_region_3_end_address_l" acronym="msram2_fw_region_3_end_address_l"  width="32" offset="0x878" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram2_fw_region_3_end_address_h" acronym="msram2_fw_region_3_end_address_h"  width="32" offset="0x87C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram2.slv region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_0_control" acronym="msram3_fw_region_0_control"  width="32" offset="0xC00" description="The FW Region 0 Control Register defines the control fields for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram3_fw_region_0_permission_0" acronym="msram3_fw_region_0_permission_0"  width="32" offset="0xC04" description="The FW Region 0 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_0_permission_1" acronym="msram3_fw_region_0_permission_1"  width="32" offset="0xC08" description="The FW Region 0 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_0_permission_2" acronym="msram3_fw_region_0_permission_2"  width="32" offset="0xC0C" description="The FW Region 0 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_0_start_address_l" acronym="msram3_fw_region_0_start_address_l"  width="32" offset="0xC10" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_0_start_address_h" acronym="msram3_fw_region_0_start_address_h"  width="32" offset="0xC14" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_0_end_address_l" acronym="msram3_fw_region_0_end_address_l"  width="32" offset="0xC18" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_0_end_address_h" acronym="msram3_fw_region_0_end_address_h"  width="32" offset="0xC1C" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 0 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_1_control" acronym="msram3_fw_region_1_control"  width="32" offset="0xC20" description="The FW Region 1 Control Register defines the control fields for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram3_fw_region_1_permission_0" acronym="msram3_fw_region_1_permission_0"  width="32" offset="0xC24" description="The FW Region 1 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_1_permission_1" acronym="msram3_fw_region_1_permission_1"  width="32" offset="0xC28" description="The FW Region 1 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_1_permission_2" acronym="msram3_fw_region_1_permission_2"  width="32" offset="0xC2C" description="The FW Region 1 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_1_start_address_l" acronym="msram3_fw_region_1_start_address_l"  width="32" offset="0xC30" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_1_start_address_h" acronym="msram3_fw_region_1_start_address_h"  width="32" offset="0xC34" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_1_end_address_l" acronym="msram3_fw_region_1_end_address_l"  width="32" offset="0xC38" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_1_end_address_h" acronym="msram3_fw_region_1_end_address_h"  width="32" offset="0xC3C" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 1 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_2_control" acronym="msram3_fw_region_2_control"  width="32" offset="0xC40" description="The FW Region 2 Control Register defines the control fields for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram3_fw_region_2_permission_0" acronym="msram3_fw_region_2_permission_0"  width="32" offset="0xC44" description="The FW Region 2 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_2_permission_1" acronym="msram3_fw_region_2_permission_1"  width="32" offset="0xC48" description="The FW Region 2 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_2_permission_2" acronym="msram3_fw_region_2_permission_2"  width="32" offset="0xC4C" description="The FW Region 2 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_2_start_address_l" acronym="msram3_fw_region_2_start_address_l"  width="32" offset="0xC50" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_2_start_address_h" acronym="msram3_fw_region_2_start_address_h"  width="32" offset="0xC54" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_2_end_address_l" acronym="msram3_fw_region_2_end_address_l"  width="32" offset="0xC58" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_2_end_address_h" acronym="msram3_fw_region_2_end_address_h"  width="32" offset="0xC5C" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 2 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_3_control" acronym="msram3_fw_region_3_control"  width="32" offset="0xC60" description="The FW Region 3 Control Register defines the control fields for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="background" rwaccess="RW" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." end="8" begin="1" page="0" />
		<bitfield id="cache_mode" rwaccess="RW" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." end="9" begin="1" page="0" />
	</register>
	<register id="msram3_fw_region_3_permission_0" acronym="msram3_fw_region_3_permission_0"  width="32" offset="0xC64" description="The FW Region 3 Permission 0 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_3_permission_1" acronym="msram3_fw_region_3_permission_1"  width="32" offset="0xC68" description="The FW Region 3 Permission 1 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_3_permission_2" acronym="msram3_fw_region_3_permission_2"  width="32" offset="0xC6C" description="The FW Region 3 Permission 2 Register defines the permissions for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="sec_supv_write" rwaccess="RW" description="Secure supervisor write allowed." end="0" begin="1" page="0" />
		<bitfield id="sec_supv_read" rwaccess="RW" description="Secure supervisor read allowed." end="1" begin="1" page="0" />
		<bitfield id="sec_supv_cacheable" rwaccess="RW" description="Secure supervisor cacheable allowed." end="2" begin="1" page="0" />
		<bitfield id="sec_supv_debug" rwaccess="RW" description="Secure supervisor debug allowed." end="3" begin="1" page="0" />
		<bitfield id="sec_user_write" rwaccess="RW" description="Secure user write allowed." end="4" begin="1" page="0" />
		<bitfield id="sec_user_read" rwaccess="RW" description="Secure user read allowed." end="5" begin="1" page="0" />
		<bitfield id="sec_user_cacheable" rwaccess="RW" description="Secure user cacheable allowed." end="6" begin="1" page="0" />
		<bitfield id="sec_user_debug" rwaccess="RW" description="Secure user debug allowed." end="7" begin="1" page="0" />
		<bitfield id="nonsec_supv_write" rwaccess="RW" description="Non-secure supervisor write allowed." end="8" begin="1" page="0" />
		<bitfield id="nonsec_supv_read" rwaccess="RW" description="Non-secure supervisor read allowed." end="9" begin="1" page="0" />
		<bitfield id="nonsec_supv_cacheable" rwaccess="RW" description="Non-secure supervisor cacheable allowed." end="10" begin="1" page="0" />
		<bitfield id="nonsec_supv_debug" rwaccess="RW" description="Non-secure supervisor debug allowed." end="11" begin="1" page="0" />
		<bitfield id="nonsec_user_write" rwaccess="RW" description="Non-secure user write allowed." end="12" begin="1" page="0" />
		<bitfield id="nonsec_user_read" rwaccess="RW" description="Non-secure user read allowed." end="13" begin="1" page="0" />
		<bitfield id="nonsec_user_cacheable" rwaccess="RW" description="Non-secure user cacheable allowed." end="14" begin="1" page="0" />
		<bitfield id="nonsec_user_debug" rwaccess="RW" description="Non-secure user debug allowed." end="15" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Allowed privid." end="16" begin="8" page="0" />
	</register>
	<register id="msram3_fw_region_3_start_address_l" acronym="msram3_fw_region_3_start_address_l"  width="32" offset="0xC70" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="start_address_lsb" rwaccess="RO" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_3_start_address_h" acronym="msram3_fw_region_3_start_address_h"  width="32" offset="0xC74" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="msram3_fw_region_3_end_address_l" acronym="msram3_fw_region_3_end_address_l"  width="32" offset="0xC78" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." end="12" begin="20" page="0" />
	</register>
	<register id="msram3_fw_region_3_end_address_h" acronym="msram3_fw_region_3_end_address_h"  width="32" offset="0xC7C" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave ksbus_msram3.slv region 3 firewall."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32 to include in the match." end="0" begin="16" page="0" />
	</register>
	<register id="sde_mst_isc_region_0_control" acronym="sde_mst_isc_region_0_control"  width="32" offset="0x1000" description="The ISC Region 0 Control Register defines the control fields for the master .sde_mst region 0 ISC."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="sde_mst_isc_region_0_start_address_l" acronym="sde_mst_isc_region_0_start_address_l"  width="32" offset="0x1010" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .sde_mst region 0 ISC."   >
		<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="20" page="0" />
	</register>
	<register id="sde_mst_isc_region_0_start_address_h" acronym="sde_mst_isc_region_0_start_address_h"  width="32" offset="0x1014" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .sde_mst region 0 ISC."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="sde_mst_isc_region_0_end_address_l" acronym="sde_mst_isc_region_0_end_address_l"  width="32" offset="0x1018" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .sde_mst region 0 ISC."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="20" page="0" />
	</register>
	<register id="sde_mst_isc_region_0_end_address_h" acronym="sde_mst_isc_region_0_end_address_h"  width="32" offset="0x101C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .sde_mst region 0 ISC."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="sde_mst_isc_region_def_control" acronym="sde_mst_isc_region_def_control"  width="32" offset="0x1020" description="The ISC Default Region Control Register defines the control fields for the master .sde_mst region 1 ISC."   >
		<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_0_control" acronym="dof_rd_mst_isc_region_0_control"  width="32" offset="0x1400" description="The ISC Region 0 Control Register defines the control fields for the master .dof_rd_mst region 0 ISC."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_0_start_address_l" acronym="dof_rd_mst_isc_region_0_start_address_l"  width="32" offset="0x1410" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .dof_rd_mst region 0 ISC."   >
		<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="20" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_0_start_address_h" acronym="dof_rd_mst_isc_region_0_start_address_h"  width="32" offset="0x1414" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .dof_rd_mst region 0 ISC."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_0_end_address_l" acronym="dof_rd_mst_isc_region_0_end_address_l"  width="32" offset="0x1418" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .dof_rd_mst region 0 ISC."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="20" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_0_end_address_h" acronym="dof_rd_mst_isc_region_0_end_address_h"  width="32" offset="0x141C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .dof_rd_mst region 0 ISC."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dof_rd_mst_isc_region_def_control" acronym="dof_rd_mst_isc_region_def_control"  width="32" offset="0x1420" description="The ISC Default Region Control Register defines the control fields for the master .dof_rd_mst region 1 ISC."   >
		<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="dof_mst_isc_region_0_control" acronym="dof_mst_isc_region_0_control"  width="32" offset="0x1800" description="The ISC Region 0 Control Register defines the control fields for the master .dof_mst region 0 ISC."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="dof_mst_isc_region_0_start_address_l" acronym="dof_mst_isc_region_0_start_address_l"  width="32" offset="0x1810" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .dof_mst region 0 ISC."   >
		<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="20" page="0" />
	</register>
	<register id="dof_mst_isc_region_0_start_address_h" acronym="dof_mst_isc_region_0_start_address_h"  width="32" offset="0x1814" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .dof_mst region 0 ISC."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dof_mst_isc_region_0_end_address_l" acronym="dof_mst_isc_region_0_end_address_l"  width="32" offset="0x1818" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .dof_mst region 0 ISC."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="20" page="0" />
	</register>
	<register id="dof_mst_isc_region_0_end_address_h" acronym="dof_mst_isc_region_0_end_address_h"  width="32" offset="0x181C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .dof_mst region 0 ISC."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="dof_mst_isc_region_def_control" acronym="dof_mst_isc_region_def_control"  width="32" offset="0x1820" description="The ISC Default Region Control Register defines the control fields for the master .dof_mst region 1 ISC."   >
		<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_0_control" acronym="foco_0_mst_isc_region_0_control"  width="32" offset="0x1C00" description="The ISC Region 0 Control Register defines the control fields for the master .foco_0_mst region 0 ISC."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_0_start_address_l" acronym="foco_0_mst_isc_region_0_start_address_l"  width="32" offset="0x1C10" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .foco_0_mst region 0 ISC."   >
		<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="20" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_0_start_address_h" acronym="foco_0_mst_isc_region_0_start_address_h"  width="32" offset="0x1C14" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .foco_0_mst region 0 ISC."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_0_end_address_l" acronym="foco_0_mst_isc_region_0_end_address_l"  width="32" offset="0x1C18" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .foco_0_mst region 0 ISC."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="20" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_0_end_address_h" acronym="foco_0_mst_isc_region_0_end_address_h"  width="32" offset="0x1C1C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .foco_0_mst region 0 ISC."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_0_mst_isc_region_def_control" acronym="foco_0_mst_isc_region_def_control"  width="32" offset="0x1C20" description="The ISC Default Region Control Register defines the control fields for the master .foco_0_mst region 1 ISC."   >
		<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_0_control" acronym="foco_1_mst_isc_region_0_control"  width="32" offset="0x2000" description="The ISC Region 0 Control Register defines the control fields for the master .foco_1_mst region 0 ISC."   >
		<bitfield id="enable" rwaccess="RW" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RW" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_0_start_address_l" acronym="foco_1_mst_isc_region_0_start_address_l"  width="32" offset="0x2010" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master .foco_1_mst region 0 ISC."   >
		<bitfield id="start_address_lsb" rwaccess="RW" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." end="0" begin="12" page="0" />
		<bitfield id="start_address_l" rwaccess="RW" description="Start address bits 31 to 12." end="12" begin="20" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_0_start_address_h" acronym="foco_1_mst_isc_region_0_start_address_h"  width="32" offset="0x2014" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master .foco_1_mst region 0 ISC."   >
		<bitfield id="start_address_h" rwaccess="RW" description="Start address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_0_end_address_l" acronym="foco_1_mst_isc_region_0_end_address_l"  width="32" offset="0x2018" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master .foco_1_mst region 0 ISC."   >
		<bitfield id="end_address_lsb" rwaccess="RO" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." end="0" begin="12" page="0" />
		<bitfield id="end_address_l" rwaccess="RW" description="End address bits 31 to 12 to include in the match." end="12" begin="20" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_0_end_address_h" acronym="foco_1_mst_isc_region_0_end_address_h"  width="32" offset="0x201C" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master .foco_1_mst region 0 ISC."   >
		<bitfield id="end_address_h" rwaccess="RW" description="End address bits 47 to 32." end="0" begin="16" page="0" />
	</register>
	<register id="foco_1_mst_isc_region_def_control" acronym="foco_1_mst_isc_region_def_control"  width="32" offset="0x2020" description="The ISC Default Region Control Register defines the control fields for the master .foco_1_mst region 1 ISC."   >
		<bitfield id="enable" rwaccess="RO" description="Enable region. A value of 0xA enables, others disable." end="0" begin="4" page="0" />
		<bitfield id="lock" rwaccess="RW" description="Lock region. Once set, the region values cannot be modified." end="4" begin="1" page="0" />
		<bitfield id="ch_mode" rwaccess="RO" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." end="5" begin="1" page="0" />
		<bitfield id="def" rwaccess="RO" description="Default region indication. The default region is used when all other regions do not match." end="6" begin="1" page="0" />
		<bitfield id="priv_id" rwaccess="RW" description="Priv ID." end="8" begin="8" page="0" />
		<bitfield id="sec" rwaccess="RW" description="Make outgoing secure. A value of 0xA enables, others disable." end="16" begin="4" page="0" />
		<bitfield id="nonsec" rwaccess="RW" description="Make outgoing non-secure." end="20" begin="1" page="0" />
		<bitfield id="pass" rwaccess="RW" description="No privID replacement, pass through value." end="21" begin="1" page="0" />
		<bitfield id="priv" rwaccess="RW" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." end="24" begin="2" page="0" />
		<bitfield id="nopriv" rwaccess="RW" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." end="26" begin="2" page="0" />
	</register>
</module>
