{"vcs1":{"timestamp_begin":1682458653.603995543, "rt":0.49, "ut":0.22, "st":0.10}}
{"vcselab":{"timestamp_begin":1682458654.123310858, "rt":0.42, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682458654.566719681, "rt":0.19, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682458653.264858350}
{"VCS_COMP_START_TIME": 1682458653.264858350}
{"VCS_COMP_END_TIME": 1682458654.792923098}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 338844}}
{"stitch_vcselab": {"peak_mem": 238972}}
