Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 151836bcd21d481783743c0c8e78e13e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_part2_behav xil_defaultlib.tb_counter_part2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Downloads/cx-203-debugging-exam-main/4-bit-counter-II/counter_4bit.sv" Line 5. Module counter_4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_part2_behav
