<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<unit xmlns="http://www.srcML.org/srcML/src" xmlns:cpp="http://www.srcML.org/srcML/cpp" xmlns:pos="http://www.srcML.org/srcML/position" revision="1.0.0" language="C" filename="dataset/ropgen/aug/0/29.c" pos:tabs="8"><function pos:start="1:1" pos:end="29:1"><type pos:start="1:1" pos:end="1:12"><name pos:start="1:1" pos:end="1:7">av_cold</name> <name pos:start="1:9" pos:end="1:12">void</name></type> <name pos:start="1:14" pos:end="1:34">ff_float_dsp_init_ppc</name><parameter_list pos:start="1:35" pos:end="1:74">(<parameter pos:start="1:36" pos:end="1:58"><decl pos:start="1:36" pos:end="1:58"><type pos:start="1:36" pos:end="1:58"><name pos:start="1:36" pos:end="1:52">AVFloatDSPContext</name> <modifier pos:start="1:54" pos:end="1:54">*</modifier></type><name pos:start="1:55" pos:end="1:58">fdsp</name></decl></parameter>, <parameter pos:start="1:61" pos:end="1:73"><decl pos:start="1:61" pos:end="1:73"><type pos:start="1:61" pos:end="1:73"><name pos:start="1:61" pos:end="1:63">int</name></type> <name pos:start="1:65" pos:end="1:73">bit_exact</name></decl></parameter>)</parameter_list>

<block pos:start="3:1" pos:end="29:1">{<block_content pos:start="7:5" pos:end="28:0">

<cpp:if pos:start="5:1" pos:end="5:16">#<cpp:directive pos:start="5:2" pos:end="5:3">if</cpp:directive> <expr pos:start="5:5" pos:end="5:16"><name pos:start="5:5" pos:end="5:16">HAVE_ALTIVEC</name></expr></cpp:if>

    <if_stmt pos:start="7:5" pos:end="9:15"><if pos:start="7:5" pos:end="9:15">if <condition pos:start="7:8" pos:end="7:52">(<expr pos:start="7:9" pos:end="7:51"><operator pos:start="7:9" pos:end="7:9">!</operator><operator pos:start="7:10" pos:end="7:10">(</operator><call pos:start="7:11" pos:end="7:28"><name pos:start="7:11" pos:end="7:26">av_get_cpu_flags</name><argument_list pos:start="7:27" pos:end="7:28">()</argument_list></call> <operator pos:start="7:30" pos:end="7:30">&amp;</operator> <name pos:start="7:32" pos:end="7:50">AV_CPU_FLAG_ALTIVEC</name><operator pos:start="7:51" pos:end="7:51">)</operator></expr>)</condition><block type="pseudo" pos:start="9:9" pos:end="9:15"><block_content pos:start="9:9" pos:end="9:15">

        <return pos:start="9:9" pos:end="9:15">return;</return></block_content></block></if></if_stmt>



    <expr_stmt pos:start="13:5" pos:end="13:47"><expr pos:start="13:5" pos:end="13:46"><name pos:start="13:5" pos:end="13:21"><name pos:start="13:5" pos:end="13:8">fdsp</name><operator pos:start="13:9" pos:end="13:10">-&gt;</operator><name pos:start="13:11" pos:end="13:21">vector_fmul</name></name> <operator pos:start="13:23" pos:end="13:23">=</operator> <name pos:start="13:25" pos:end="13:46">ff_vector_fmul_altivec</name></expr>;</expr_stmt>

    <expr_stmt pos:start="15:5" pos:end="15:55"><expr pos:start="15:5" pos:end="15:54"><name pos:start="15:5" pos:end="15:25"><name pos:start="15:5" pos:end="15:8">fdsp</name><operator pos:start="15:9" pos:end="15:10">-&gt;</operator><name pos:start="15:11" pos:end="15:25">vector_fmul_add</name></name> <operator pos:start="15:27" pos:end="15:27">=</operator> <name pos:start="15:29" pos:end="15:54">ff_vector_fmul_add_altivec</name></expr>;</expr_stmt>

    <expr_stmt pos:start="17:5" pos:end="17:63"><expr pos:start="17:5" pos:end="17:62"><name pos:start="17:5" pos:end="17:29"><name pos:start="17:5" pos:end="17:8">fdsp</name><operator pos:start="17:9" pos:end="17:10">-&gt;</operator><name pos:start="17:11" pos:end="17:29">vector_fmul_reverse</name></name> <operator pos:start="17:31" pos:end="17:31">=</operator> <name pos:start="17:33" pos:end="17:62">ff_vector_fmul_reverse_altivec</name></expr>;</expr_stmt>



    <if_stmt pos:start="21:5" pos:end="28:0"><if pos:start="21:5" pos:end="28:0">if <condition pos:start="21:8" pos:end="21:19">(<expr pos:start="21:9" pos:end="21:18"><operator pos:start="21:9" pos:end="21:9">!</operator><name pos:start="21:10" pos:end="21:18">bit_exact</name></expr>)</condition> <block pos:start="21:21" pos:end="28:0">{<block_content pos:start="23:9" pos:end="23:65">

        <expr_stmt pos:start="23:9" pos:end="23:65"><expr pos:start="23:9" pos:end="23:64"><name pos:start="23:9" pos:end="23:32"><name pos:start="23:9" pos:end="23:12">fdsp</name><operator pos:start="23:13" pos:end="23:14">-&gt;</operator><name pos:start="23:15" pos:end="23:32">vector_fmul_window</name></name> <operator pos:start="23:34" pos:end="23:34">=</operator> <name pos:start="23:36" pos:end="23:64">ff_vector_fmul_window_altivec</name></expr>;</expr_stmt>

    </block_content>}</block></if></if_stmt>

<cpp:endif pos:start="27:1" pos:end="27:6">#<cpp:directive pos:start="27:2" pos:end="27:6">endif</cpp:directive></cpp:endif>

</block_content>}</block></function>
</unit>
