strict digraph "" {
	node [label="\N"];
	"22:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f30c7470810>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['rclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_rptr', 'fifo']"];
	"22:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f30c7470d10>",
		fillcolor=turquoise,
		label="22:BL
data_out = fifo[b_rptr[PTR_WIDTH-1:0]];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f30c7470bd0>]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	 [cond="[]",
		lineno=None];
	"Leaf_22:AL"	 [def_var="['data_out']",
		label="Leaf_22:AL"];
	"22:BL" -> "Leaf_22:AL"	 [cond="[]",
		lineno=None];
}
