\doxysection{port.\+c}
\hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source}{}\label{_g_c_c_2_r_i_s_c-_v_2port_8c_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/RISC-\/V/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/RISC-\/V/port.c}}
\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00029}00029\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00030}00030\ \textcolor{comment}{*\ Implementation\ of\ functions\ defined\ in\ portable.h\ for\ the\ RISC-\/V\ port.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00031}00031\ \textcolor{comment}{*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00033}00033\ \textcolor{comment}{/*\ Scheduler\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00034}00034\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_free_r_t_o_s_8h}{FreeRTOS.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00035}00035\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{task_8h}{task.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00036}00036\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2portmacro_8h}{portmacro.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00038}00038\ \textcolor{comment}{/*\ Standard\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00039}00039\ \textcolor{preprocessor}{\#include\ "{}string.h"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00041}00041\ \textcolor{preprocessor}{\#ifdef\ configCLINT\_BASE\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00042}00042\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}The\ configCLINT\_BASE\_ADDRESS\ constant\ has\ been\ deprecated.\ configMTIME\_BASE\_ADDRESS\ and\ configMTIMECMP\_BASE\_ADDRESS\ are\ currently\ being\ derived\ from\ the\ (possibly\ 0)\ configCLINT\_BASE\_ADDRESS\ setting.\ \ Please\ update\ to\ define\ configMTIME\_BASE\_ADDRESS\ and\ configMTIMECMP\_BASE\_ADDRESS\ directly\ in\ place\ of\ configCLINT\_BASE\_ADDRESS.\ See\ www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/RISC-\/V.html"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00043}00043\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00045}00045\ \textcolor{preprocessor}{\#ifndef\ configMTIME\_BASE\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00046}00046\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}configMTIME\_BASE\_ADDRESS\ must\ be\ defined\ in\ FreeRTOSConfig.h.\ If\ the\ target\ chip\ includes\ a\ memory-\/mapped\ mtime\ register\ then\ set\ configMTIME\_BASE\_ADDRESS\ to\ the\ mapped\ address.\ \ Otherwise\ set\ configMTIME\_BASE\_ADDRESS\ to\ 0.\ \ See\ www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/RISC-\/V.html"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00047}00047\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00049}00049\ \textcolor{preprocessor}{\#ifndef\ configMTIMECMP\_BASE\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}configMTIMECMP\_BASE\_ADDRESS\ must\ be\ defined\ in\ FreeRTOSConfig.h.\ If\ the\ target\ chip\ includes\ a\ memory-\/mapped\ mtimecmp\ register\ then\ set\ configMTIMECMP\_BASE\_ADDRESS\ to\ the\ mapped\ address.\ \ Otherwise\ set\ configMTIMECMP\_BASE\_ADDRESS\ to\ 0.\ \ See\ www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/RISC-\/V.html"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00051}00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00053}00053\ \textcolor{comment}{/*\ Let\ the\ user\ override\ the\ pre-\/loading\ of\ the\ initial\ RA.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00054}00054\ \textcolor{preprocessor}{\#ifdef\ configTASK\_RETURN\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_RETURN\_ADDRESS\ \ \ \ configTASK\_RETURN\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00056}00056\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00057}\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}{00057}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_RETURN\_ADDRESS\ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00058}00058\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00060}00060\ \textcolor{comment}{/*\ The\ stack\ used\ by\ interrupt\ service\ routines.\ \ Set\ configISR\_STACK\_SIZE\_WORDS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00061}00061\ \textcolor{comment}{\ *\ to\ use\ a\ statically\ allocated\ array\ as\ the\ interrupt\ stack.\ \ Alternative\ leave}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00062}00062\ \textcolor{comment}{\ *\ configISR\_STACK\_SIZE\_WORDS\ undefined\ and\ update\ the\ linker\ script\ so\ that\ a}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00063}00063\ \textcolor{comment}{\ *\ linker\ variable\ names\ \_\_freertos\_irq\_stack\_top\ has\ the\ same\ value\ as\ the\ top}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00064}00064\ \textcolor{comment}{\ *\ of\ the\ stack\ used\ by\ main.\ \ Using\ the\ linker\ script\ method\ will\ repurpose\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00065}00065\ \textcolor{comment}{\ *\ stack\ that\ was\ used\ by\ main\ before\ the\ scheduler\ was\ started\ for\ use\ as\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00066}00066\ \textcolor{comment}{\ *\ interrupt\ stack\ after\ the\ scheduler\ has\ started.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00067}00067\ \textcolor{preprocessor}{\#ifdef\ configISR\_STACK\_SIZE\_WORDS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00068}00068\ \textcolor{keyword}{static}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ aligned(\ 16\ )\ )\ )\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ \mbox{\hyperlink{_m_p_l_a_b_2_p_i_c32_m_e_c14xx_2port_8c_ac7d154e9cc52ae4e126e5063ae0b8c74}{xISRStack}}[\ configISR\_STACK\_SIZE\_WORDS\ ]\ =\ \{\ 0\ \};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00069}00069\ \textcolor{keyword}{const}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a9e56109acb5aa444fc39ac7f8e9b6719}{xISRStackTop}}\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \&(\ \mbox{\hyperlink{_m_p_l_a_b_2_p_i_c32_m_e_c14xx_2port_8c_ac7d154e9cc52ae4e126e5063ae0b8c74}{xISRStack}}[\ configISR\_STACK\_SIZE\_WORDS\ \&\ \string~portBYTE\_ALIGNMENT\_MASK\ ]\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00071}00071\ \textcolor{comment}{/*\ Don't\ use\ 0xa5\ as\ the\ stack\ fill\ bytes\ as\ that\ is\ used\ by\ the\ kernel\ for}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00072}00072\ \textcolor{comment}{\ *\ the\ task\ stacks,\ and\ so\ will\ legitimately\ appear\ in\ many\ positions\ within}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00073}00073\ \textcolor{comment}{\ *\ the\ ISR\ stack.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \#define\ portISR\_STACK\_FILL\_BYTE\ \ \ \ 0xee}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00075}00075\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00076}00076\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keyword}{const}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a79855bf4f17a0196e1168d58bf49f525}{\_\_freertos\_irq\_stack\_top}}[];}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00077}\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a9e56109acb5aa444fc39ac7f8e9b6719}{00077}}\ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a9e56109acb5aa444fc39ac7f8e9b6719}{xISRStackTop}}\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a79855bf4f17a0196e1168d58bf49f525}{\_\_freertos\_irq\_stack\_top}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00078}00078\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00080}00080\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00081}00081\ \textcolor{comment}{\ *\ Setup\ the\ timer\ to\ generate\ the\ tick\ interrupts.\ \ The\ implementation\ in\ this}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00082}00082\ \textcolor{comment}{\ *\ file\ is\ weak\ to\ allow\ application\ writers\ to\ change\ the\ timer\ used\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00083}00083\ \textcolor{comment}{\ *\ generate\ the\ tick\ interrupt.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00084}00084\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00085}\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a4649001ea4d29b80759e6eca4bba58eb}{00085}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a4649001ea4d29b80759e6eca4bba58eb}{vPortSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ )\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \mbox{\hyperlink{porttrap_8c_acf66f77446c31149307d114f4e52e89a}{weak}}\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00087}00087\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00089}00089\ \textcolor{comment}{/*\ Used\ to\ program\ the\ machine\ timer\ compare\ register.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00090}00090\ uint64\_t\ ullNextTime\ =\ 0ULL;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00091}00091\ \textcolor{keyword}{const}\ uint64\_t\ *\ pullNextTime\ =\ \&ullNextTime;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00092}00092\ \textcolor{keyword}{const}\ \textcolor{keywordtype}{size\_t}\ uxTimerIncrementsForOneTick\ =\ (\ size\_t\ )\ (\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{configCPU\_CLOCK\_HZ}}\ )\ /\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{configTICK\_RATE\_HZ}}\ )\ );\ \textcolor{comment}{/*\ Assumes\ increment\ won't\ go\ over\ 32-\/bits.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00093}00093\ uint32\_t\ \textcolor{keyword}{const}\ ullMachineTimerCompareRegisterBase\ =\ configMTIMECMP\_BASE\_ADDRESS;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00094}00094\ \textcolor{keyword}{volatile}\ uint64\_t\ *\ pullMachineTimerCompareRegister\ =\ \mbox{\hyperlink{_third_party_2_g_c_c_2_a_r_c___e_m___h_s_2portmacro_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00096}00096\ \textcolor{comment}{/*\ Holds\ the\ critical\ nesting\ value\ -\/\ deliberately\ non-\/zero\ at\ start\ up\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00097}00097\ \textcolor{comment}{\ *\ ensure\ interrupts\ are\ not\ accidentally\ enabled\ before\ the\ scheduler\ starts.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00098}00098\ \textcolor{keywordtype}{size\_t}\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2portmacro_8h_ad4412d0d78dd52ebf7f1617cf6e9f67d}{xCriticalNesting}}\ =\ (\ size\_t\ )\ 0xaaaaaaaa;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00099}00099\ \textcolor{keywordtype}{size\_t}\ *\ pxCriticalNesting\ =\ \&\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2portmacro_8h_ad4412d0d78dd52ebf7f1617cf6e9f67d}{xCriticalNesting}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00101}00101\ \textcolor{comment}{/*\ Used\ to\ catch\ tasks\ that\ attempt\ to\ return\ from\ their\ implementing\ function.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00102}00102\ \textcolor{keywordtype}{size\_t}\ \mbox{\hyperlink{_third_party_2_g_c_c_2_r_p2350___r_i_s_c-_v_2port_8c_a6abacde79d672b52a65f728542cb35f9}{xTaskReturnAddress}}\ =\ (\ size\_t\ )\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}{portTASK\_RETURN\_ADDRESS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00103}00103\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00104}00104\ \textcolor{comment}{/*\ Set\ configCHECK\_FOR\_STACK\_OVERFLOW\ to\ 3\ to\ add\ ISR\ stack\ checking\ to\ task}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00105}00105\ \textcolor{comment}{\ *\ stack\ checking.\ \ A\ problem\ in\ the\ ISR\ stack\ will\ trigger\ an\ assert,\ not\ call}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00106}00106\ \textcolor{comment}{\ *\ the\ stack\ overflow\ hook\ function\ (because\ the\ stack\ overflow\ hook\ is\ specific}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00107}00107\ \textcolor{comment}{\ *\ to\ a\ task\ stack,\ not\ the\ ISR\ stack).\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00108}00108\ \textcolor{preprocessor}{\#if\ defined(\ configISR\_STACK\_SIZE\_WORDS\ )\ \&\&\ (\ configCHECK\_FOR\_STACK\_OVERFLOW\ >\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00109}00109\ \textcolor{preprocessor}{\ \ \ \ \#warning\ "{}This\ path\ not\ tested,\ or\ even\ compiled\ yet."{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00111}00111\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ ucExpectedStackBytes[]\ =}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00112}00112\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00113}00113\ \ \ \ \ \ \ \ \ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00114}00114\ \ \ \ \ \ \ \ \ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00115}00115\ \ \ \ \ \ \ \ \ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00116}00116\ \ \ \ \ \ \ \ \ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00117}00117\ \ \ \ \ \ \ \ \ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE,\ portISR\_STACK\_FILL\_BYTE}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00118}00118\ \ \ \ \ \};\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCHECK\_ISR\_STACK()\ \ \ \ configASSERT(\ (\ memcmp(\ (\ void\ *\ )\ xISRStack,\ (\ void\ *\ )\ ucExpectedStackBytes,\ sizeof(\ ucExpectedStackBytes\ )\ )\ ==\ 0\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00121}00121\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ if\ defined(\ configISR\_STACK\_SIZE\_WORDS\ )\ \&\&\ (\ configCHECK\_FOR\_STACK\_OVERFLOW\ >\ 2\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00122}00122\ \ \ \ \ \textcolor{comment}{/*\ Define\ the\ function\ away.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCHECK\_ISR\_STACK()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00124}00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configCHECK\_FOR\_STACK\_OVERFLOW\ >\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00126}00126\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00128}00128\ \textcolor{preprocessor}{\#if\ (\ configMTIME\_BASE\_ADDRESS\ !=\ 0\ )\ \&\&\ (\ configMTIMECMP\_BASE\_ADDRESS\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00130}00130\ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a4649001ea4d29b80759e6eca4bba58eb}{vPortSetupTimerInterrupt}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00131}00131\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00132}00132\ \ \ \ \ \ \ \ \ uint32\_t\ ulCurrentTimeHigh,\ ulCurrentTimeLow;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00133}00133\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ *\ \textcolor{keyword}{const}\ pulTimeHigh\ =\ (\ \textcolor{keyword}{volatile}\ uint32\_t\ *\ const\ )\ (\ (\ configMTIME\_BASE\_ADDRESS\ )\ +\ 4UL\ );\ \textcolor{comment}{/*\ 8-\/byte\ type\ so\ high\ 32-\/bit\ word\ is\ 4\ bytes\ up.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00134}00134\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ *\ \textcolor{keyword}{const}\ pulTimeLow\ =\ (\ \textcolor{keyword}{volatile}\ uint32\_t\ *\ const\ )\ (\ configMTIME\_BASE\_ADDRESS\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00135}00135\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ ulHartId;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00137}00137\ \ \ \ \ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}csrr\ \%0,\ mhartid"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (\ ulHartId\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00139}00139\ \ \ \ \ \ \ \ \ pullMachineTimerCompareRegister\ =\ (\ \textcolor{keyword}{volatile}\ uint64\_t\ *\ )\ (\ ullMachineTimerCompareRegisterBase\ +\ (\ ulHartId\ *\ \textcolor{keyword}{sizeof}(\ uint64\_t\ )\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00141}00141\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00142}00142\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00143}00143\ \ \ \ \ \ \ \ \ \ \ \ \ ulCurrentTimeHigh\ =\ *pulTimeHigh;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00144}00144\ \ \ \ \ \ \ \ \ \ \ \ \ ulCurrentTimeLow\ =\ *pulTimeLow;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00145}00145\ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(\ ulCurrentTimeHigh\ !=\ *pulTimeHigh\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00147}00147\ \ \ \ \ \ \ \ \ ullNextTime\ =\ (\ uint64\_t\ )\ ulCurrentTimeHigh;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00148}00148\ \ \ \ \ \ \ \ \ ullNextTime\ <<=\ 32ULL;\ \textcolor{comment}{/*\ High\ 4-\/byte\ word\ is\ 32-\/bits\ up.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00149}00149\ \ \ \ \ \ \ \ \ ullNextTime\ |=\ (\ uint64\_t\ )\ ulCurrentTimeLow;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00150}00150\ \ \ \ \ \ \ \ \ ullNextTime\ +=\ (\ uint64\_t\ )\ uxTimerIncrementsForOneTick;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00151}00151\ \ \ \ \ \ \ \ \ *pullMachineTimerCompareRegister\ =\ ullNextTime;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00153}00153\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Prepare\ the\ time\ to\ use\ after\ the\ next\ tick\ interrupt.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00154}00154\ \ \ \ \ \ \ \ \ ullNextTime\ +=\ (\ uint64\_t\ )\ uxTimerIncrementsForOneTick;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00155}00155\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00157}00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (\ configMTIME\_BASE\_ADDRESS\ !=\ 0\ )\ \&\&\ (\ configMTIME\_BASE\_ADDRESS\ !=\ 0\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00158}00158\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00160}00160\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{xPortStartScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00161}00161\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00162}00162\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ xPortStartFirstTask(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00163}00163\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configASSERT\_DEFINED\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00165}00165\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00166}00166\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ alignment\ of\ the\ interrupt\ stack\ -\/\ which\ is\ the\ same\ as\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00167}00167\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ stack\ that\ was\ being\ used\ by\ main()\ prior\ to\ the\ scheduler\ being}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00168}00168\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ started.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00169}00169\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ (\ \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_a9e56109acb5aa444fc39ac7f8e9b6719}{xISRStackTop}}\ \&\ portBYTE\_ALIGNMENT\_MASK\ )\ ==\ 0\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#ifdef\ configISR\_STACK\_SIZE\_WORDS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00172}00172\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ memset(\ (\ \textcolor{keywordtype}{void}\ *\ )\ \mbox{\hyperlink{_m_p_l_a_b_2_p_i_c32_m_e_c14xx_2port_8c_ac7d154e9cc52ae4e126e5063ae0b8c74}{xISRStack}},\ portISR\_STACK\_FILL\_BYTE,\ \textcolor{keyword}{sizeof}(\ \mbox{\hyperlink{_m_p_l_a_b_2_p_i_c32_m_e_c14xx_2port_8c_ac7d154e9cc52ae4e126e5063ae0b8c74}{xISRStack}}\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00174}00174\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#endif\ }\textcolor{comment}{/*\ configISR\_STACK\_SIZE\_WORDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00176}00176\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ configASSERT\_DEFINED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00179}00179\ \ \ \ \ \textcolor{comment}{/*\ If\ there\ is\ a\ CLINT\ then\ it\ is\ ok\ to\ use\ the\ default\ implementation}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00180}00180\ \textcolor{comment}{\ \ \ \ \ *\ in\ this\ file,\ otherwise\ vPortSetupTimerInterrupt()\ must\ be\ implemented\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00181}00181\ \textcolor{comment}{\ \ \ \ \ *\ configure\ whichever\ clock\ is\ to\ be\ used\ to\ generate\ the\ tick\ interrupt.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00182}00182\ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a4649001ea4d29b80759e6eca4bba58eb}{vPortSetupTimerInterrupt}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ (\ configMTIME\_BASE\_ADDRESS\ !=\ 0\ )\ \&\&\ (\ configMTIMECMP\_BASE\_ADDRESS\ !=\ 0\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00185}00185\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00186}00186\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ mtime\ and\ external\ interrupts.\ \ 1<<7\ for\ timer\ interrupt,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00187}00187\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ 1<<11\ for\ external\ interrupt.\ \ \_RB\_\ What\ happens\ here\ when\ mtime\ is}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00188}00188\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ not\ present\ as\ with\ pulpino?\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00189}00189\ \ \ \ \ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}csrs\ mie,\ \%0"{}}\ ::\textcolor{stringliteral}{"{}r"{}}\ (\ 0x880\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00190}00190\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00191}00191\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ (\ configMTIME\_BASE\_ADDRESS\ !=\ 0\ )\ \&\&\ (\ configMTIMECMP\_BASE\_ADDRESS\ !=\ 0\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00193}00193\ \ \ \ \ xPortStartFirstTask();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00195}00195\ \ \ \ \ \textcolor{comment}{/*\ Should\ not\ get\ here\ as\ after\ calling\ xPortStartFirstTask()\ only\ tasks}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00196}00196\ \textcolor{comment}{\ \ \ \ \ *\ should\ be\ executing.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00197}00197\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{projdefs_8h_a99e2866c8cf4fe86db87dab62e7d6aa6}{pdFAIL}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00198}00198\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00199}00199\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00201}\mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{00201}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{vPortEndScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00202}00202\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00203}00203\ \ \ \ \ \textcolor{comment}{/*\ Not\ implemented.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00204}00204\ \ \ \ \ \textcolor{keywordflow}{for}(\ ;\ ;\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00205}00205\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00206}00206\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00207}00207\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_r_i_s_c-_v_2port_8c_source_l00208}00208\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}

\end{DoxyCode}
