/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0
    , input wire  inputs_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire signed [63:0] result_0_3_0
    , output wire  result_0_3_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_4_3
    );
  wire [69:0] result_2;
  // spec.hs:144:1-82
  wire  hasInput0;
  wire [264:0] result_3;
  reg  c$app_arg = 1'b0;
  reg  c$app_arg_0 = 1'b0;
  reg  c$app_arg_1 = 1'b0;
  reg  c$app_arg_2 = 1'b0;
  reg  c$app_arg_3 = 1'b0;
  reg  c$app_arg_4 = 1'b0;
  wire [71:0] result_4;
  // spec.hs:309:1-112
  reg [71:0] result_5 = {8'd3,   64'sd0};
  // spec.hs:309:1-112
  wire [71:0] t;
  wire signed [63:0] x;
  wire [71:0] result_6;
  // spec.hs:299:1-137
  reg [71:0] result_7 = {8'd3,   64'sd0};
  // spec.hs:299:1-137
  wire [71:0] t_0;
  wire signed [63:0] x_0;
  wire signed [63:0] y;
  // spec.hs:187:1-62
  wire [7:0] winTag;
  // spec.hs:187:1-62
  wire signed [63:0] winData;
  wire [71:0] c$case_alt;
  wire [7:0] result_8;
  wire [7:0] c$app_arg_5;
  wire [71:0] result_9;
  // spec.hs:327:1-112
  reg [71:0] result_10 = {8'd3,   64'sd0};
  // spec.hs:327:1-112
  wire [71:0] t_1;
  wire signed [63:0] x_1;
  // spec.hs:197:1-121
  reg  c$out3_app_arg = 1'b0;
  // spec.hs:197:1-121
  reg  c$out3_app_arg_0 = 1'b0;
  // spec.hs:197:1-121
  reg  c$out3_app_arg_1 = 1'b0;
  // spec.hs:318:1-112
  wire [71:0] c$result_app_arg;
  // spec.hs:318:1-112
  reg [71:0] result_11 = {8'd3,   64'sd0};
  // spec.hs:187:1-62
  wire [7:0] winTag_0;
  // spec.hs:187:1-62
  wire signed [63:0] winData_0;
  wire [71:0] c$case_alt_0;
  wire [7:0] result_12;
  wire [7:0] c$app_arg_6;
  // spec.hs:197:1-121
  reg [39:0] curTagsLevel1 = {8'd3,   8'd3,   8'd3,   8'd3,   8'd3};
  // spec.hs:197:1-121
  reg  c$out2_app_arg = 1'b0;
  // spec.hs:197:1-121
  reg  c$out2_app_arg_0 = 1'b0;
  // spec.hs:293:1-111
  reg [71:0] result_13 = {8'd3,   64'sd0};
  // spec.hs:293:1-111
  wire [71:0] c$result_app_arg_0;
  // spec.hs:197:1-121
  reg [64:0] c$out0_case_scrut = {64'sd0,   1'b0};
  // spec.hs:197:1-121
  reg  c$out0_app_arg = 1'b0;
  // spec.hs:197:1-121
  reg  c$out0_app_arg_0 = 1'b0;
  // spec.hs:197:1-121
  reg  c$out0_app_arg_1 = 1'b0;
  // spec.hs:197:1-121
  reg  c$out1_app_arg = 1'b0;
  // spec.hs:197:1-121
  reg  c$out1_app_arg_0 = 1'b0;
  // spec.hs:197:1-121
  reg  c$out1_app_arg_1 = 1'b0;
  // spec.hs:277:9-81
  reg [7:0] t_2 = 8'd1;
  wire [7:0] result_14;
  // spec.hs:277:9-81
  wire  b;
  // spec.hs:277:9-81
  wire [7:0] f1;
  wire [7:0] result_15;
  // spec.hs:197:1-121
  wire  p4;
  // spec.hs:277:9-81
  reg [7:0] t_3 = 8'd1;
  wire [7:0] result_16;
  // spec.hs:277:9-81
  wire  b_0;
  // spec.hs:277:9-81
  wire [7:0] f1_0;
  wire [7:0] result_17;
  // spec.hs:197:1-121
  wire  p3;
  // spec.hs:277:9-81
  reg [7:0] t_4 = 8'd1;
  wire [7:0] result_18;
  // spec.hs:277:9-81
  wire  b_1;
  // spec.hs:277:9-81
  wire [7:0] f1_1;
  wire [7:0] result_19;
  // spec.hs:197:1-121
  wire  p2;
  // spec.hs:277:9-81
  reg [7:0] t_5 = 8'd1;
  wire [7:0] result_20;
  // spec.hs:277:9-81
  wire  b_2;
  // spec.hs:277:9-81
  wire [7:0] f1_2;
  wire [7:0] result_21;
  // spec.hs:197:1-121
  wire  p0;
  // spec.hs:197:1-121
  wire [3:0] pacings;
  // spec.hs:277:9-81
  reg [7:0] t_6 = 8'd1;
  wire [7:0] result_22;
  // spec.hs:277:9-81
  wire  b_3;
  // spec.hs:277:9-81
  wire [7:0] f1_3;
  wire [7:0] result_23;
  // spec.hs:197:1-121
  wire  input0HasData;
  // spec.hs:197:1-121
  wire [64:0] input0;
  // spec.hs:284:1-81
  reg signed [63:0] toWait = (64'sd0);
  wire  result_24;
  wire signed [63:0] result_25;
  // spec.hs:284:1-81
  wire  b_4;
  wire signed [63:0] result_26;
  wire signed [63:0] x_2;
  wire  result_27;
  // spec.hs:197:1-121
  wire  b_5;
  wire [70:0] result_28;
  reg [68:0] c$app_arg_7 = {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}};
  wire [68:0] c$case_alt_1;
  wire [68:0] c$case_alt_2;
  wire [68:0] c$case_alt_3;
  reg [68:0] c$case_alt_4;
  reg [68:0] c$case_alt_5;
  wire [68:0] c$case_alt_6;
  reg  c$app_arg_8 = 1'b0;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  wire  c$case_alt_9;
  wire  c$case_alt_10;
  reg  c$case_alt_11;
  reg  c$app_arg_9 = 1'b0;
  wire  c$case_alt_12;
  wire  c$case_alt_13;
  wire  c$case_alt_14;
  // spec.hs:77:1-78
  reg [206:0] buffer = {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}},   {{64'sd0,   1'b0},
                                                          {1'b0,   1'b0,
                                                           1'b0,   1'b0}},
 {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}}};
  // spec.hs:77:1-78
  wire [206:0] c$buffer_case_alt;
  // spec.hs:77:1-78
  wire [206:0] c$buffer_case_alt_0;
  // spec.hs:77:1-78
  wire [206:0] c$buffer_case_alt_1;
  // spec.hs:77:1-78
  wire [68:0] qData;
  // spec.hs:77:1-78
  wire signed [63:0] x_3;
  // spec.hs:77:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:77:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:77:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:77:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:77:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:77:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:77:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:77:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:342:1-146
  wire  qPopValid;
  // spec.hs:342:1-146
  wire  qPush;
  // spec.hs:342:1-146
  wire  qPop;
  wire [64:0] inputs;
  wire signed [63:0] c$tte_rhs;
  wire [275:0] c$buffer_case_alt_sel_alt_t_1;
  wire [275:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [267:0] result;
  wire [259:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [64:0] result_0_3;
  wire [7:0] result_1;
  wire [3:0] result_1_4_12;

  assign inputs = {inputs_0,   inputs_1};

  assign result_2 = {hasInput0 | (hasInput0 | (hasInput0 | hasInput0)),
                     {inputs,   {hasInput0,   hasInput0,
                                 hasInput0,   hasInput0}}};

  assign hasInput0 = inputs[0:0];

  assign result_3 = {{result_24 & (~ result_27),
                      {{$signed(result_7[63:0]),   c$app_arg_3},
                       {$signed(result_5[63:0]),   c$app_arg_2},
                       {$signed(result_11[63:0]),   c$app_arg_0},
                       {$signed(result_10[63:0]),   c$app_arg}}},
                     pacings};

  // delay begin
  always @(posedge clk) begin : c$app_arg_delay
    if (en) begin
      c$app_arg <= c$out3_app_arg;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$app_arg_0_delay
    if (en) begin
      c$app_arg_0 <= c$app_arg_1;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$app_arg_1_delay
    if (en) begin
      c$app_arg_1 <= c$out2_app_arg;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$app_arg_2_delay
    if (en) begin
      c$app_arg_2 <= c$out1_app_arg;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$app_arg_3_delay
    if (en) begin
      c$app_arg_3 <= c$app_arg_4;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$app_arg_4_delay
    if (en) begin
      c$app_arg_4 <= c$out0_app_arg_0;
    end
  end
  // delay end

  assign result_4 = c$out1_app_arg ? t : result_5;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_5_register
    if ( rst) begin
      result_5 <= {8'd3,   64'sd0};
    end else if (en) begin
      result_5 <= result_4;
    end
  end
  // register end

  assign t = {result_7[71:64],   (x + 64'sd1)};

  assign x = $signed(result_7[63:0]);

  assign result_6 = c$out0_app_arg_0 ? t_0 : result_7;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_7_register
    if ( rst) begin
      result_7 <= {8'd3,   64'sd0};
    end else if (en) begin
      result_7 <= result_6;
    end
  end
  // register end

  assign t_0 = {result_13[71:64],   (x_0 + y)};

  assign x_0 = $signed(result_13[63:0]);

  assign y = $signed(c$case_alt[63:0]);

  assign winTag = result_10[71:64];

  assign winData = $signed(result_10[63:0]);

  assign c$case_alt = (result_8 == winTag) ? {curTagsLevel1[7:0],
                                              winData} : {curTagsLevel1[7:0],   64'sd0};

  assign result_8 = (curTagsLevel1[7:0] > 8'd1) ? c$app_arg_5 : (c$app_arg_5 + 8'd2);

  assign c$app_arg_5 = curTagsLevel1[7:0] - 8'd1;

  assign result_9 = c$out3_app_arg ? t_1 : result_10;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_10_register
    if ( rst) begin
      result_10 <= {8'd3,   64'sd0};
    end else if (en) begin
      result_10 <= result_9;
    end
  end
  // register end

  assign t_1 = {result_11[71:64],
                (x_1 + 64'sd1)};

  assign x_1 = $signed(result_11[63:0]);

  // delay begin
  always @(posedge clk) begin : c$out3_app_arg_delay
    if (en) begin
      c$out3_app_arg <= c$out3_app_arg_0;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out3_app_arg_0_delay
    if (en) begin
      c$out3_app_arg_0 <= c$out3_app_arg_1;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out3_app_arg_1_delay
    if (en) begin
      c$out3_app_arg_1 <= p4;
    end
  end
  // delay end

  assign c$result_app_arg = c$out2_app_arg ? {c$case_alt_0[71:64],
                                              $signed(c$case_alt_0[63:0])} : result_11;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_11_register
    if ( rst) begin
      result_11 <= {8'd3,   64'sd0};
    end else if (en) begin
      result_11 <= c$result_app_arg;
    end
  end
  // register end

  assign winTag_0 = result_5[71:64];

  assign winData_0 = $signed(result_5[63:0]);

  assign c$case_alt_0 = (result_12 == winTag_0) ? {curTagsLevel1[23:16],
                                                   winData_0} : {curTagsLevel1[23:16],   64'sd0};

  assign result_12 = (curTagsLevel1[23:16] > 8'd1) ? c$app_arg_6 : (c$app_arg_6 + 8'd2);

  assign c$app_arg_6 = curTagsLevel1[23:16] - 8'd1;

  // delay begin
  always @(posedge clk) begin : curTagsLevel1_delay
    if (en) begin
      curTagsLevel1 <= {t_6,   t_5,   t_4,   t_3,   t_2};
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out2_app_arg_delay
    if (en) begin
      c$out2_app_arg <= c$out2_app_arg_0;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out2_app_arg_0_delay
    if (en) begin
      c$out2_app_arg_0 <= p3;
    end
  end
  // delay end

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_13_register
    if ( rst) begin
      result_13 <= {8'd3,   64'sd0};
    end else if (en) begin
      result_13 <= c$result_app_arg_0;
    end
  end
  // register end

  assign c$result_app_arg_0 = c$out0_app_arg ? {t_6,
                                                $signed(c$out0_case_scrut[64:1])} : result_13;

  // delay begin
  always @(posedge clk) begin : c$out0_case_scrut_delay
    if (en) begin
      c$out0_case_scrut <= input0;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out0_app_arg_delay
    if (en) begin
      c$out0_app_arg <= input0HasData;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out0_app_arg_0_delay
    if (en) begin
      c$out0_app_arg_0 <= c$out0_app_arg_1;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out0_app_arg_1_delay
    if (en) begin
      c$out0_app_arg_1 <= p0;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out1_app_arg_delay
    if (en) begin
      c$out1_app_arg <= c$out1_app_arg_0;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out1_app_arg_0_delay
    if (en) begin
      c$out1_app_arg_0 <= c$out1_app_arg_1;
    end
  end
  // delay end

  // delay begin
  always @(posedge clk) begin : c$out1_app_arg_1_delay
    if (en) begin
      c$out1_app_arg_1 <= p2;
    end
  end
  // delay end

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_2_register
    if ( rst) begin
      t_2 <= 8'd1;
    end else if (en) begin
      t_2 <= result_14;
    end
  end
  // register end

  assign result_14 = p4 ? result_15 : t_2;

  assign b = t_2 == 8'd2;

  assign f1 = t_2 + 8'd1;

  assign result_15 = b ? 8'd1 : f1;

  assign p4 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_3_register
    if ( rst) begin
      t_3 <= 8'd1;
    end else if (en) begin
      t_3 <= result_16;
    end
  end
  // register end

  assign result_16 = p3 ? result_17 : t_3;

  assign b_0 = t_3 == 8'd2;

  assign f1_0 = t_3 + 8'd1;

  assign result_17 = b_0 ? 8'd1 : f1_0;

  assign p3 = pacings[1:1];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_4_register
    if ( rst) begin
      t_4 <= 8'd1;
    end else if (en) begin
      t_4 <= result_18;
    end
  end
  // register end

  assign result_18 = p2 ? result_19 : t_4;

  assign b_1 = t_4 == 8'd2;

  assign f1_1 = t_4 + 8'd1;

  assign result_19 = b_1 ? 8'd1 : f1_1;

  assign p2 = pacings[2:2];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_5_register
    if ( rst) begin
      t_5 <= 8'd1;
    end else if (en) begin
      t_5 <= result_20;
    end
  end
  // register end

  assign result_20 = p0 ? result_21 : t_5;

  assign b_2 = t_5 == 8'd2;

  assign f1_2 = t_5 + 8'd1;

  assign result_21 = b_2 ? 8'd1 : f1_2;

  assign p0 = pacings[3:3];

  assign pacings = result_28[3:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_6_register
    if ( rst) begin
      t_6 <= 8'd1;
    end else if (en) begin
      t_6 <= result_22;
    end
  end
  // register end

  assign result_22 = input0HasData ? result_23 : t_6;

  assign b_3 = t_6 == 8'd2;

  assign f1_3 = t_6 + 8'd1;

  assign result_23 = b_3 ? 8'd1 : f1_3;

  assign input0HasData = input0[0:0];

  assign input0 = result_28[68:4];

  // register begin
  always @(posedge clk or  posedge  rst) begin : toWait_register
    if ( rst) begin
      toWait <= (64'sd0);
    end else if (en) begin
      toWait <= result_25;
    end
  end
  // register end

  assign result_24 = toWait == (64'sd0);

  assign result_25 = result_27 ? (64'sd1) : result_26;

  assign b_4 = toWait > (64'sd0);

  assign result_26 = b_4 ? ((x_2 - 64'sd1)) : toWait;

  assign x_2 = toWait;

  assign result_27 = b_5 ? 1'b1 : 1'b0;

  assign b_5 = result_24 & qPopValid;

  assign result_28 = {c$app_arg_9,   c$app_arg_8,
                      c$app_arg_7};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_7_register
    if ( rst) begin
      c$app_arg_7 <= {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}};
    end else if (en) begin
      c$app_arg_7 <= c$case_alt_1;
    end
  end
  // register end

  assign c$case_alt_1 = qPush ? c$case_alt_2 : c$case_alt_3;

  assign c$case_alt_2 = qPop ? c$case_alt_4 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}};

  assign c$case_alt_3 = qPop ? c$case_alt_5 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}};

  always @(*) begin
    case(x_3)
      64'sd0 : c$case_alt_4 = qData;
      default : c$case_alt_4 = c$case_alt_6;
    endcase
  end

  always @(*) begin
    case(x_3)
      64'sd0 : c$case_alt_5 = {{64'sd0,   1'b0},
                               {1'b0,   1'b0,   1'b0,   1'b0}};
      default : c$case_alt_5 = c$case_alt_6;
    endcase
  end

  // index begin
  wire [68:0] vecArray [0:3-1];
  genvar i;
  generate
  for (i=0; i < 3; i=i+1) begin : mk_array
    assign vecArray[(3-1)-i] = buffer[i*69+:69];
  end
  endgenerate
  assign c$case_alt_6 = vecArray[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_8_register
    if ( rst) begin
      c$app_arg_8 <= 1'b0;
    end else if (en) begin
      c$app_arg_8 <= c$case_alt_7;
    end
  end
  // register end

  assign c$case_alt_7 = qPush ? c$case_alt_8 : c$case_alt_9;

  assign c$case_alt_8 = qPop ? 1'b1 : c$case_alt_10;

  assign c$case_alt_9 = qPop ? c$case_alt_11 : c$case_alt_10;

  assign c$case_alt_10 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_3)
      64'sd0 : c$case_alt_11 = 1'b0;
      default : c$case_alt_11 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_9_register
    if ( rst) begin
      c$app_arg_9 <= 1'b0;
    end else if (en) begin
      c$app_arg_9 <= c$case_alt_12;
    end
  end
  // register end

  assign c$case_alt_12 = qPush ? c$case_alt_13 : 1'b0;

  assign c$case_alt_13 = qPop ? 1'b1 : c$case_alt_14;

  assign c$tte_rhs = (x_3 != 64'sd3) ? 64'sd1 : 64'sd0;

  assign c$case_alt_14 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}},   {{64'sd0,   1'b0},
                                                            {1'b0,   1'b0,
                                                             1'b0,   1'b0}},
   {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[275:69] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[275:69];

  assign qData = result_2[68:0];

  assign x_3 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_3 + 64'sd1));

  assign c$tte_rhs_0 = (x_3 == 64'sd3) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_3)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_3 - 64'sd1);

  assign result = {result_3[263:4],   {qPush,
                                       qPop,   result_28[70:70],   qPopValid,
                                       result_3[3:0]}};

  assign qPopValid = result_28[69:69];

  assign qPush = result_2[69:69];

  assign qPop = result_3[264:264];

  assign result_0 = result[267:8];

  assign result_1 = result[7:0];

  assign result_0_0 = result_0[259:195];

  assign result_0_1 = result_0[194:130];

  assign result_0_2 = result_0[129:65];

  assign result_0_3 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_0_3_0 = $signed(result_0_3[64:1]);

  assign result_0_3_1 = result_0_3[0:0];

  assign result_1_0 = result_1[7:7];

  assign result_1_1 = result_1[6:6];

  assign result_1_2 = result_1[5:5];

  assign result_1_3 = result_1[4:4];

  assign result_1_4_12 = result_1[3:0];

  assign result_1_4_0 = result_1_4_12[3:3];

  assign result_1_4_1 = result_1_4_12[2:2];

  assign result_1_4_2 = result_1_4_12[1:1];

  assign result_1_4_3 = result_1_4_12[0:0];


endmodule

