
projeto_grupo3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000160c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001718  08001718  00011718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001738  08001738  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001738  08001738  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001738  08001738  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001738  08001738  00011738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800173c  0800173c  0001173c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  2000000c  0800174c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  0800174c  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000031ac  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001061  00000000  00000000  000231e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000430  00000000  00000000  00024248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000398  00000000  00000000  00024678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015aa2  00000000  00000000  00024a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004dcd  00000000  00000000  0003a4b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007bb6e  00000000  00000000  0003f27f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000baded  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e64  00000000  00000000  000bae40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001700 	.word	0x08001700

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001700 	.word	0x08001700

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	; 0x28
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// vars e flags de controle do programa no superloop...
		  int milADC = 0,                      // ini decimo de seg
 8000152:	2300      	movs	r3, #0
 8000154:	627b      	str	r3, [r7, #36]	; 0x24
			  cenADC = 0,                      // ini unidade de seg
 8000156:	2300      	movs	r3, #0
 8000158:	623b      	str	r3, [r7, #32]
			  dezADC = 0,                      // ini dezena de seg
 800015a:	2300      	movs	r3, #0
 800015c:	61fb      	str	r3, [r7, #28]
			  uniADC = 0;                      // ini unidade de minuto
 800015e:	2300      	movs	r3, #0
 8000160:	61bb      	str	r3, [r7, #24]
		  int hora=0;							//flag hora
 8000162:	2300      	movs	r3, #0
 8000164:	617b      	str	r3, [r7, #20]
		  int16_t val7seg = 0x00FF,            // inicia 7-seg com 0xF (tudo apagado)
 8000166:	23ff      	movs	r3, #255	; 0xff
 8000168:	827b      	strh	r3, [r7, #18]
			  serial_data = 0x01FF;            // dado a serializar (dig | val7seg)
 800016a:	f240 13ff 	movw	r3, #511	; 0x1ff
 800016e:	823b      	strh	r3, [r7, #16]
		  uint32_t miliVolt = 0x0,             // val adc convertido p/ miliVolts
 8000170:	2300      	movs	r3, #0
 8000172:	607b      	str	r3, [r7, #4]
			  tIN_varre = 0,                   // registra tempo √∫ltima varredura
 8000174:	2300      	movs	r3, #0
 8000176:	60fb      	str	r3, [r7, #12]
		  	  tIN_lei = 0;                     // registra tempo da √∫ltima leitura
 8000178:	2300      	movs	r3, #0
 800017a:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800017c:	f000 fb7e 	bl	800087c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000180:	f000 f8f4 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000184:	f000 f954 	bl	8000430 <MX_GPIO_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000188:	f000 f935 	bl	80003f6 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); // desliga o LED
 800018c:	2201      	movs	r2, #1
 800018e:	2120      	movs	r1, #32
 8000190:	4873      	ldr	r0, [pc, #460]	; (8000360 <main+0x214>)
 8000192:	f000 fe67 	bl	8000e64 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET); // desliga o LED
 8000196:	2201      	movs	r2, #1
 8000198:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800019c:	4870      	ldr	r0, [pc, #448]	; (8000360 <main+0x214>)
 800019e:	f000 fe61 	bl	8000e64 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // desliga o LED
 80001a2:	2201      	movs	r2, #1
 80001a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001a8:	486d      	ldr	r0, [pc, #436]	; (8000360 <main+0x214>)
 80001aa:	f000 fe5b 	bl	8000e64 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // desliga o LED
 80001ae:	2201      	movs	r2, #1
 80001b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001b4:	486a      	ldr	r0, [pc, #424]	; (8000360 <main+0x214>)
 80001b6:	f000 fe55 	bl	8000e64 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // desliga o LED
 80001ba:	2201      	movs	r2, #1
 80001bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001c0:	4867      	ldr	r0, [pc, #412]	; (8000360 <main+0x214>)
 80001c2:	f000 fe4f 	bl	8000e64 <HAL_GPIO_WritePin>
    // inicializa a SPI (pinos 6,9,10 da GPIOB)
     reset_pin_GPIOs ();
 80001c6:	f000 fa53 	bl	8000670 <reset_pin_GPIOs>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // tarefa #1: se (modo_oper=1) faz uma convers√£o ADC
	 	  	if ((HAL_GetTick()-tIN_lei) > DT_LEI)
 80001ca:	f000 fbaf 	bl	800092c <HAL_GetTick>
 80001ce:	4602      	mov	r2, r0
 80001d0:	68bb      	ldr	r3, [r7, #8]
 80001d2:	1ad3      	subs	r3, r2, r3
 80001d4:	2b0a      	cmp	r3, #10
 80001d6:	d941      	bls.n	800025c <main+0x110>
	 	  	{
	 	  	  // dispara por software uma convers√£o ADC
	 	  	tIN_lei = HAL_GetTick();
 80001d8:	f000 fba8 	bl	800092c <HAL_GetTick>
 80001dc:	60b8      	str	r0, [r7, #8]
	 	  	  set_modo_oper(0);                // muda modo_oper p/ 0
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 faea 	bl	80007b8 <set_modo_oper>
	 	  	  //HAL_ADC_Start_IT(&hadc1);        // dispara ADC p/ convers√£o por IRQ
	 	  	val_adc++;
 80001e4:	4b5f      	ldr	r3, [pc, #380]	; (8000364 <main+0x218>)
 80001e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80001ea:	b29b      	uxth	r3, r3
 80001ec:	3301      	adds	r3, #1
 80001ee:	b29b      	uxth	r3, r3
 80001f0:	b21a      	sxth	r2, r3
 80001f2:	4b5c      	ldr	r3, [pc, #368]	; (8000364 <main+0x218>)
 80001f4:	801a      	strh	r2, [r3, #0]

	 	  	if(milADC + 1 == 10){
 80001f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001f8:	2b09      	cmp	r3, #9
 80001fa:	d105      	bne.n	8000208 <main+0xbc>
	 	  		milADC = 0;
 80001fc:	2300      	movs	r3, #0
 80001fe:	627b      	str	r3, [r7, #36]	; 0x24
	 	  		cenADC++;
 8000200:	6a3b      	ldr	r3, [r7, #32]
 8000202:	3301      	adds	r3, #1
 8000204:	623b      	str	r3, [r7, #32]
 8000206:	e002      	b.n	800020e <main+0xc2>
	 	  	}
	 	  	else {
	 	  		milADC++;
 8000208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800020a:	3301      	adds	r3, #1
 800020c:	627b      	str	r3, [r7, #36]	; 0x24
	 	  	}


	 	  	if(cenADC == 6){
 800020e:	6a3b      	ldr	r3, [r7, #32]
 8000210:	2b06      	cmp	r3, #6
 8000212:	d106      	bne.n	8000222 <main+0xd6>
	 	  		cenADC = 0;
 8000214:	2300      	movs	r3, #0
 8000216:	623b      	str	r3, [r7, #32]
	 	  		milADC = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	627b      	str	r3, [r7, #36]	; 0x24
	 	  		dezADC++;
 800021c:	69fb      	ldr	r3, [r7, #28]
 800021e:	3301      	adds	r3, #1
 8000220:	61fb      	str	r3, [r7, #28]
	 	  	}
	 	  	if(dezADC==10){
 8000222:	69fb      	ldr	r3, [r7, #28]
 8000224:	2b0a      	cmp	r3, #10
 8000226:	d108      	bne.n	800023a <main+0xee>
	 	  		dezADC=0;
 8000228:	2300      	movs	r3, #0
 800022a:	61fb      	str	r3, [r7, #28]
	 	  		cenADC=0;
 800022c:	2300      	movs	r3, #0
 800022e:	623b      	str	r3, [r7, #32]
	 	  		milADC=0;
 8000230:	2300      	movs	r3, #0
 8000232:	627b      	str	r3, [r7, #36]	; 0x24
	 	  		uniADC++;
 8000234:	69bb      	ldr	r3, [r7, #24]
 8000236:	3301      	adds	r3, #1
 8000238:	61bb      	str	r3, [r7, #24]
	 	  	}
	 		if(uniADC==6){
 800023a:	69bb      	ldr	r3, [r7, #24]
 800023c:	2b06      	cmp	r3, #6
 800023e:	d10a      	bne.n	8000256 <main+0x10a>
	 		 	  		dezADC=0;
 8000240:	2300      	movs	r3, #0
 8000242:	61fb      	str	r3, [r7, #28]
	 		 	  		cenADC=0;
 8000244:	2300      	movs	r3, #0
 8000246:	623b      	str	r3, [r7, #32]
	 		 	  		milADC=0;
 8000248:	2300      	movs	r3, #0
 800024a:	627b      	str	r3, [r7, #36]	; 0x24
	 		 	  		uniADC=0;
 800024c:	2300      	movs	r3, #0
 800024e:	61bb      	str	r3, [r7, #24]
	 		 	  		hora++;
 8000250:	697b      	ldr	r3, [r7, #20]
 8000252:	3301      	adds	r3, #1
 8000254:	617b      	str	r3, [r7, #20]
	 		 }



	 	  		 	  	set_modo_oper(2);
 8000256:	2002      	movs	r0, #2
 8000258:	f000 faae 	bl	80007b8 <set_modo_oper>
	 	  		 	  	}

	 	  //tarefa #2: depois do IRQ ADC, converte para mVs (decimal, p/ 7-seg)
	 	      if (get_modo_oper()==2)            // entra qdo valor val_adc atualizado
 800025c:	f000 facc 	bl	80007f8 <get_modo_oper>
 8000260:	4603      	mov	r3, r0
 8000262:	2b02      	cmp	r3, #2
 8000264:	d102      	bne.n	800026c <main+0x120>
	 	       // milADC =val_adc;
	 	       // uniADC = miliVolt/100;
	 	      //  dezADC = (miliVolt-(uniADC*1000))/100;
	 	       // cenADC = (miliVolt-(uniADC*1000)-(dezADC*100))/10;
	 	     //  milADC = miliVolt-(uniADC*1000)-(dezADC*100)-(cenADC*10);
	 	        set_modo_oper(0);                // zera var modo_oper
 8000266:	2000      	movs	r0, #0
 8000268:	f000 faa6 	bl	80007b8 <set_modo_oper>
	 	      }

	 	  // tarefa #3: qdo milis() > DELAY_VARRE ms, desde a √∫ltima mudan√ßa
	 	    if ((HAL_GetTick()-tIN_varre) > DT_VARRE)    // se ++0,1s atualiza o display
 800026c:	f000 fb5e 	bl	800092c <HAL_GetTick>
 8000270:	4602      	mov	r2, r0
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	1ad3      	subs	r3, r2, r3
 8000276:	2b05      	cmp	r3, #5
 8000278:	d9a7      	bls.n	80001ca <main+0x7e>
	 	    {
	 	  	//   tIN_varre = HAL_GetTick();         // salva tIN p/ prox tempo varredura
	 	  	switch(sttVARRE)                   // teste e escolha de qual DIG vai varrer
 800027a:	4b3b      	ldr	r3, [pc, #236]	; (8000368 <main+0x21c>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	2b03      	cmp	r3, #3
 8000280:	d860      	bhi.n	8000344 <main+0x1f8>
 8000282:	a201      	add	r2, pc, #4	; (adr r2, 8000288 <main+0x13c>)
 8000284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000288:	08000315 	.word	0x08000315
 800028c:	080002e5 	.word	0x080002e5
 8000290:	080002af 	.word	0x080002af
 8000294:	08000299 	.word	0x08000299
	 	  	{
	 	  	  case DIG_MILS:
	 	  	  {
	 	  		sttVARRE = DIG_CENS;           // ajusta p/ prox digito
 8000298:	4b33      	ldr	r3, [pc, #204]	; (8000368 <main+0x21c>)
 800029a:	2202      	movs	r2, #2
 800029c:	701a      	strb	r2, [r3, #0]
	 	  		serial_data = 0x0008;          // display #1
 800029e:	2308      	movs	r3, #8
 80002a0:	823b      	strh	r3, [r7, #16]
	 	  		val7seg = conv_7_seg(milADC);
 80002a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80002a4:	f000 f926 	bl	80004f4 <conv_7_seg>
 80002a8:	4603      	mov	r3, r0
 80002aa:	827b      	strh	r3, [r7, #18]
	 	  		break;
 80002ac:	e04a      	b.n	8000344 <main+0x1f8>
	 	  	  }
	 	  	  case DIG_CENS:
	 	  	  {
	 	  		sttVARRE = DIG_DEC;            // ajusta p/ prox digito
 80002ae:	4b2e      	ldr	r3, [pc, #184]	; (8000368 <main+0x21c>)
 80002b0:	2201      	movs	r2, #1
 80002b2:	701a      	strb	r2, [r3, #0]
	 	  		serial_data = 0x00004;         // display #2
 80002b4:	2304      	movs	r3, #4
 80002b6:	823b      	strh	r3, [r7, #16]
	 	  		if(cenADC>0 || dezADC>0 || uniADC>0)
 80002b8:	6a3b      	ldr	r3, [r7, #32]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	dc05      	bgt.n	80002ca <main+0x17e>
 80002be:	69fb      	ldr	r3, [r7, #28]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	dc02      	bgt.n	80002ca <main+0x17e>
 80002c4:	69bb      	ldr	r3, [r7, #24]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	dd06      	ble.n	80002d8 <main+0x18c>
	 	  		{
	 	  		  val7seg = conv_7_seg(cenADC);
 80002ca:	6a38      	ldr	r0, [r7, #32]
 80002cc:	f000 f912 	bl	80004f4 <conv_7_seg>
 80002d0:	4603      	mov	r3, r0
 80002d2:	827b      	strh	r3, [r7, #18]
 80002d4:	bf00      	nop
	 	  		} else {
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
	 	  		}
	 	  		break;
 80002d6:	e035      	b.n	8000344 <main+0x1f8>
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
 80002d8:	2010      	movs	r0, #16
 80002da:	f000 f90b 	bl	80004f4 <conv_7_seg>
 80002de:	4603      	mov	r3, r0
 80002e0:	827b      	strh	r3, [r7, #18]
	 	  		break;
 80002e2:	e02f      	b.n	8000344 <main+0x1f8>
	 	  	  }
	 	  	  case DIG_DEC:
	 	  	  {
	 	  		sttVARRE = DIG_UNI;            // ajusta p/ prox digito
 80002e4:	4b20      	ldr	r3, [pc, #128]	; (8000368 <main+0x21c>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	701a      	strb	r2, [r3, #0]
	 	  		serial_data = 0x0002;          // display #3
 80002ea:	2302      	movs	r3, #2
 80002ec:	823b      	strh	r3, [r7, #16]
	 	  		if(dezADC>0 || uniADC>0)
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	dc02      	bgt.n	80002fa <main+0x1ae>
 80002f4:	69bb      	ldr	r3, [r7, #24]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	dd06      	ble.n	8000308 <main+0x1bc>
	 	  		{
	 	  		  val7seg = conv_7_seg(dezADC);
 80002fa:	69f8      	ldr	r0, [r7, #28]
 80002fc:	f000 f8fa 	bl	80004f4 <conv_7_seg>
 8000300:	4603      	mov	r3, r0
 8000302:	827b      	strh	r3, [r7, #18]
 8000304:	bf00      	nop
	 	  		} else {
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
	 	  		}
	 	  		break;
 8000306:	e01d      	b.n	8000344 <main+0x1f8>
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
 8000308:	2010      	movs	r0, #16
 800030a:	f000 f8f3 	bl	80004f4 <conv_7_seg>
 800030e:	4603      	mov	r3, r0
 8000310:	827b      	strh	r3, [r7, #18]
	 	  		break;
 8000312:	e017      	b.n	8000344 <main+0x1f8>
	 	  	  }
	 	  	  case DIG_UNI:
	 	  	  {
	 	  		sttVARRE = DIG_MILS;           // ajusta p/ prox digito
 8000314:	4b14      	ldr	r3, [pc, #80]	; (8000368 <main+0x21c>)
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]
	 	  		serial_data = 0x0001;          // display #3
 800031a:	2301      	movs	r3, #1
 800031c:	823b      	strh	r3, [r7, #16]
	 	  		if(uniADC>0)
 800031e:	69bb      	ldr	r3, [r7, #24]
 8000320:	2b00      	cmp	r3, #0
 8000322:	dd09      	ble.n	8000338 <main+0x1ec>
	 	  		{
	 	  		  val7seg = conv_7_seg(uniADC);
 8000324:	69b8      	ldr	r0, [r7, #24]
 8000326:	f000 f8e5 	bl	80004f4 <conv_7_seg>
 800032a:	4603      	mov	r3, r0
 800032c:	827b      	strh	r3, [r7, #18]
	 	  		  val7seg &=0x7FFF;            // liga o ponto decimal
 800032e:	8a7b      	ldrh	r3, [r7, #18]
 8000330:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000334:	827b      	strh	r3, [r7, #18]
	 	  		} else {
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
	 	  		}
	 	  		break;
 8000336:	e004      	b.n	8000342 <main+0x1f6>
	 	  		  val7seg = conv_7_seg(DIGITO_APAGADO);
 8000338:	2010      	movs	r0, #16
 800033a:	f000 f8db 	bl	80004f4 <conv_7_seg>
 800033e:	4603      	mov	r3, r0
 8000340:	827b      	strh	r3, [r7, #18]
	 	  		break;
 8000342:	bf00      	nop
	 	  	  }
	 	  	}  // fim case
	 	    tIN_varre = HAL_GetTick();           // tmp atual em que fez essa varredura
 8000344:	f000 faf2 	bl	800092c <HAL_GetTick>
 8000348:	60f8      	str	r0, [r7, #12]
	 	    serial_data |= val7seg;              // OR com val7seg = dado a serializar
 800034a:	8a3a      	ldrh	r2, [r7, #16]
 800034c:	8a7b      	ldrh	r3, [r7, #18]
 800034e:	4313      	orrs	r3, r2
 8000350:	823b      	strh	r3, [r7, #16]
	 	    serializar(serial_data);             // serializa dado p/74HC595 (shift reg)
 8000352:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000356:	4618      	mov	r0, r3
 8000358:	f000 f94c 	bl	80005f4 <serializar>
	 	  	if ((HAL_GetTick()-tIN_lei) > DT_LEI)
 800035c:	e735      	b.n	80001ca <main+0x7e>
 800035e:	bf00      	nop
 8000360:	40010c00 	.word	0x40010c00
 8000364:	20000028 	.word	0x20000028
 8000368:	2000002a 	.word	0x2000002a

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b090      	sub	sp, #64	; 0x40
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	f107 0318 	add.w	r3, r7, #24
 8000376:	2228      	movs	r2, #40	; 0x28
 8000378:	2100      	movs	r1, #0
 800037a:	4618      	mov	r0, r3
 800037c:	f001 f9b8 	bl	80016f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]
 800038c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800038e:	2301      	movs	r3, #1
 8000390:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000392:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000396:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039c:	2301      	movs	r3, #1
 800039e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003a0:	2302      	movs	r3, #2
 80003a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003aa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b0:	f107 0318 	add.w	r3, r7, #24
 80003b4:	4618      	mov	r0, r3
 80003b6:	f000 fd8f 	bl	8000ed8 <HAL_RCC_OscConfig>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003c0:	f000 f892 	bl	80004e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c4:	230f      	movs	r3, #15
 80003c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c8:	2302      	movs	r3, #2
 80003ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d6:	2300      	movs	r3, #0
 80003d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2102      	movs	r1, #2
 80003de:	4618      	mov	r0, r3
 80003e0:	f000 fffc 	bl	80013dc <HAL_RCC_ClockConfig>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003ea:	f000 f87d 	bl	80004e8 <Error_Handler>
  }
}
 80003ee:	bf00      	nop
 80003f0:	3740      	adds	r7, #64	; 0x40
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	af00      	add	r7, sp, #0
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80003fa:	2200      	movs	r2, #0
 80003fc:	2100      	movs	r1, #0
 80003fe:	2007      	movs	r0, #7
 8000400:	f000 fb75 	bl	8000aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000404:	2007      	movs	r0, #7
 8000406:	f000 fb8e 	bl	8000b26 <HAL_NVIC_EnableIRQ>
  /* EXTI2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800040a:	2200      	movs	r2, #0
 800040c:	2100      	movs	r1, #0
 800040e:	2008      	movs	r0, #8
 8000410:	f000 fb6d 	bl	8000aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000414:	2008      	movs	r0, #8
 8000416:	f000 fb86 	bl	8000b26 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800041a:	2200      	movs	r2, #0
 800041c:	2100      	movs	r1, #0
 800041e:	2009      	movs	r0, #9
 8000420:	f000 fb65 	bl	8000aee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000424:	2009      	movs	r0, #9
 8000426:	f000 fb7e 	bl	8000b26 <HAL_NVIC_EnableIRQ>
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000436:	f107 0310 	add.w	r3, r7, #16
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000444:	4b24      	ldr	r3, [pc, #144]	; (80004d8 <MX_GPIO_Init+0xa8>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a23      	ldr	r2, [pc, #140]	; (80004d8 <MX_GPIO_Init+0xa8>)
 800044a:	f043 0320 	orr.w	r3, r3, #32
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b21      	ldr	r3, [pc, #132]	; (80004d8 <MX_GPIO_Init+0xa8>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0320 	and.w	r3, r3, #32
 8000458:	60fb      	str	r3, [r7, #12]
 800045a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045c:	4b1e      	ldr	r3, [pc, #120]	; (80004d8 <MX_GPIO_Init+0xa8>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4a1d      	ldr	r2, [pc, #116]	; (80004d8 <MX_GPIO_Init+0xa8>)
 8000462:	f043 0304 	orr.w	r3, r3, #4
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b1b      	ldr	r3, [pc, #108]	; (80004d8 <MX_GPIO_Init+0xa8>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0304 	and.w	r3, r3, #4
 8000470:	60bb      	str	r3, [r7, #8]
 8000472:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000474:	4b18      	ldr	r3, [pc, #96]	; (80004d8 <MX_GPIO_Init+0xa8>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a17      	ldr	r2, [pc, #92]	; (80004d8 <MX_GPIO_Init+0xa8>)
 800047a:	f043 0308 	orr.w	r3, r3, #8
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b15      	ldr	r3, [pc, #84]	; (80004d8 <MX_GPIO_Init+0xa8>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0308 	and.w	r3, r3, #8
 8000488:	607b      	str	r3, [r7, #4]
 800048a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800048c:	2200      	movs	r2, #0
 800048e:	f24f 6160 	movw	r1, #63072	; 0xf660
 8000492:	4812      	ldr	r0, [pc, #72]	; (80004dc <MX_GPIO_Init+0xac>)
 8000494:	f000 fce6 	bl	8000e64 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000498:	230e      	movs	r3, #14
 800049a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800049c:	4b10      	ldr	r3, [pc, #64]	; (80004e0 <MX_GPIO_Init+0xb0>)
 800049e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	2300      	movs	r3, #0
 80004a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	4619      	mov	r1, r3
 80004aa:	480e      	ldr	r0, [pc, #56]	; (80004e4 <MX_GPIO_Init+0xb4>)
 80004ac:	f000 fb56 	bl	8000b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB14
                           PB15 PB5 PB6 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80004b0:	f24f 6360 	movw	r3, #63072	; 0xf660
 80004b4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2302      	movs	r3, #2
 80004c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 0310 	add.w	r3, r7, #16
 80004c6:	4619      	mov	r1, r3
 80004c8:	4804      	ldr	r0, [pc, #16]	; (80004dc <MX_GPIO_Init+0xac>)
 80004ca:	f000 fb47 	bl	8000b5c <HAL_GPIO_Init>

}
 80004ce:	bf00      	nop
 80004d0:	3720      	adds	r7, #32
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40010c00 	.word	0x40010c00
 80004e0:	10210000 	.word	0x10210000
 80004e4:	40010800 	.word	0x40010800

080004e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ec:	b672      	cpsid	i
}
 80004ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f0:	e7fe      	b.n	80004f0 <Error_Handler+0x8>
	...

080004f4 <conv_7_seg>:
Ordem dos bits no registrador de deslocamento:
dp g f e d c b a 0 0 0 0 0 0 0 0       (fara' um OR no retorno)
OBS: esta rotina nao liga  o DP...
 ----------------------------------------------------------------------------*/
int16_t conv_7_seg(int NumHex)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  int16_t sseg = 0xFF00;
 80004fc:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000500:	81fb      	strh	r3, [r7, #14]
  switch(NumHex)                     // valores default p/ ANODO comum
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2b10      	cmp	r3, #16
 8000506:	d869      	bhi.n	80005dc <conv_7_seg+0xe8>
 8000508:	a201      	add	r2, pc, #4	; (adr r2, 8000510 <conv_7_seg+0x1c>)
 800050a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050e:	bf00      	nop
 8000510:	08000555 	.word	0x08000555
 8000514:	0800055d 	.word	0x0800055d
 8000518:	08000565 	.word	0x08000565
 800051c:	0800056d 	.word	0x0800056d
 8000520:	08000575 	.word	0x08000575
 8000524:	0800057d 	.word	0x0800057d
 8000528:	08000585 	.word	0x08000585
 800052c:	0800058d 	.word	0x0800058d
 8000530:	08000595 	.word	0x08000595
 8000534:	0800059d 	.word	0x0800059d
 8000538:	080005a5 	.word	0x080005a5
 800053c:	080005ad 	.word	0x080005ad
 8000540:	080005b5 	.word	0x080005b5
 8000544:	080005bd 	.word	0x080005bd
 8000548:	080005c5 	.word	0x080005c5
 800054c:	080005cd 	.word	0x080005cd
 8000550:	080005d5 	.word	0x080005d5
  {
    case 0: {sseg = 0xC000; break;}  // retorna val p/ 0
 8000554:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000558:	81fb      	strh	r3, [r7, #14]
 800055a:	e043      	b.n	80005e4 <conv_7_seg+0xf0>
    case 1: {sseg = 0xF900; break;}  // retorna val p/ 1
 800055c:	f44f 4379 	mov.w	r3, #63744	; 0xf900
 8000560:	81fb      	strh	r3, [r7, #14]
 8000562:	e03f      	b.n	80005e4 <conv_7_seg+0xf0>
    case 2: {sseg = 0xA400; break;}  // retorna val p/ 2
 8000564:	f44f 4324 	mov.w	r3, #41984	; 0xa400
 8000568:	81fb      	strh	r3, [r7, #14]
 800056a:	e03b      	b.n	80005e4 <conv_7_seg+0xf0>
    case 3: {sseg = 0xB000; break;}  // retorna val p/ 3
 800056c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8000570:	81fb      	strh	r3, [r7, #14]
 8000572:	e037      	b.n	80005e4 <conv_7_seg+0xf0>
    case 4: {sseg = 0x9900; break;}  // retorna val p/ 4
 8000574:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 8000578:	81fb      	strh	r3, [r7, #14]
 800057a:	e033      	b.n	80005e4 <conv_7_seg+0xf0>
    case 5: {sseg = 0x9200; break;}  // retorna val p/ 5
 800057c:	f44f 4312 	mov.w	r3, #37376	; 0x9200
 8000580:	81fb      	strh	r3, [r7, #14]
 8000582:	e02f      	b.n	80005e4 <conv_7_seg+0xf0>
    case 6: {sseg = 0x8200; break;}  // retorna val p/ 6
 8000584:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8000588:	81fb      	strh	r3, [r7, #14]
 800058a:	e02b      	b.n	80005e4 <conv_7_seg+0xf0>
    case 7: {sseg = 0xF800; break;}  // retorna val p/ 7
 800058c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000590:	81fb      	strh	r3, [r7, #14]
 8000592:	e027      	b.n	80005e4 <conv_7_seg+0xf0>
    case 8: {sseg = 0x8000; break;}  // retorna val p/ 8
 8000594:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000598:	81fb      	strh	r3, [r7, #14]
 800059a:	e023      	b.n	80005e4 <conv_7_seg+0xf0>
    case 9: {sseg = 0x9000; break;}  // retorna val p/ 9
 800059c:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 80005a0:	81fb      	strh	r3, [r7, #14]
 80005a2:	e01f      	b.n	80005e4 <conv_7_seg+0xf0>
    case 10: {sseg = 0x8800; break;} // retorna val p/ A
 80005a4:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 80005a8:	81fb      	strh	r3, [r7, #14]
 80005aa:	e01b      	b.n	80005e4 <conv_7_seg+0xf0>
    case 11: {sseg = 0x8300; break;} // retorna val p/ B
 80005ac:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 80005b0:	81fb      	strh	r3, [r7, #14]
 80005b2:	e017      	b.n	80005e4 <conv_7_seg+0xf0>
    case 12: {sseg = 0xC600; break;} // retorna val p/ C
 80005b4:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80005b8:	81fb      	strh	r3, [r7, #14]
 80005ba:	e013      	b.n	80005e4 <conv_7_seg+0xf0>
    case 13: {sseg = 0xA100; break;} // retorna val p/ D
 80005bc:	f44f 4321 	mov.w	r3, #41216	; 0xa100
 80005c0:	81fb      	strh	r3, [r7, #14]
 80005c2:	e00f      	b.n	80005e4 <conv_7_seg+0xf0>
    case 14: {sseg = 0x8600; break;} // retorna val p/ E
 80005c4:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 80005c8:	81fb      	strh	r3, [r7, #14]
 80005ca:	e00b      	b.n	80005e4 <conv_7_seg+0xf0>
    case 15: {sseg = 0x8E00; break;} // retorna val p/ F
 80005cc:	f44f 430e 	mov.w	r3, #36352	; 0x8e00
 80005d0:	81fb      	strh	r3, [r7, #14]
 80005d2:	e007      	b.n	80005e4 <conv_7_seg+0xf0>
    case 16: {sseg = 0xFF00; break;} // default = tudo desligado
 80005d4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80005d8:	81fb      	strh	r3, [r7, #14]
 80005da:	e003      	b.n	80005e4 <conv_7_seg+0xf0>
    default: {sseg = 0xBF00; break;} // ERRO retorna "-" (so' g ligado)
 80005dc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80005e0:	81fb      	strh	r3, [r7, #14]
 80005e2:	bf00      	nop
  }
  if (TIPO_DISPLAY == 0)             // ANODO COMUM sai como a tabela
    return sseg;
 80005e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  else                               // CATODO inverte bits (bitwise)
    return ~sseg;
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3714      	adds	r7, #20
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <serializar>:

// FUNCAO que serializa os dados de 'ser_data' o 74HC595
void serializar(int ser_data)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  int stts = 15;                 // envia bit MSB 1o. = dp na placa
 80005fc:	230f      	movs	r3, #15
 80005fe:	60fb      	str	r3, [r7, #12]
  do
  {
    if ((ser_data >> stts) & 1)  // se ser_data desloc >> ssts ='1'
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	fa42 f303 	asr.w	r3, r2, r3
 8000608:	f003 0301 	and.w	r3, r3, #1
 800060c:	2b00      	cmp	r3, #0
 800060e:	d006      	beq.n	800061e <serializar+0x2a>
    {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // SDATA=1
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000616:	4815      	ldr	r0, [pc, #84]	; (800066c <serializar+0x78>)
 8000618:	f000 fc24 	bl	8000e64 <HAL_GPIO_WritePin>
 800061c:	e005      	b.n	800062a <serializar+0x36>
    } else {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // SDATA=0
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000624:	4811      	ldr	r0, [pc, #68]	; (800066c <serializar+0x78>)
 8000626:	f000 fc1d 	bl	8000e64 <HAL_GPIO_WritePin>
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);      // SCK=1
 800062a:	2201      	movs	r2, #1
 800062c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000630:	480e      	ldr	r0, [pc, #56]	; (800066c <serializar+0x78>)
 8000632:	f000 fc17 	bl	8000e64 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);    // SCK=0
 8000636:	2200      	movs	r2, #0
 8000638:	f44f 7100 	mov.w	r1, #512	; 0x200
 800063c:	480b      	ldr	r0, [pc, #44]	; (800066c <serializar+0x78>)
 800063e:	f000 fc11 	bl	8000e64 <HAL_GPIO_WritePin>
    stts--;
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	3b01      	subs	r3, #1
 8000646:	60fb      	str	r3, [r7, #12]
  } while (stts>=0);
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	2b00      	cmp	r3, #0
 800064c:	dad8      	bge.n	8000600 <serializar+0xc>
	// depois de serializar tudo, tem que gerar RCK
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);      // RCK=1
 800064e:	2201      	movs	r2, #1
 8000650:	2140      	movs	r1, #64	; 0x40
 8000652:	4806      	ldr	r0, [pc, #24]	; (800066c <serializar+0x78>)
 8000654:	f000 fc06 	bl	8000e64 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);    // RCK=0
 8000658:	2200      	movs	r2, #0
 800065a:	2140      	movs	r1, #64	; 0x40
 800065c:	4803      	ldr	r0, [pc, #12]	; (800066c <serializar+0x78>)
 800065e:	f000 fc01 	bl	8000e64 <HAL_GPIO_WritePin>
}
 8000662:	bf00      	nop
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40010c00 	.word	0x40010c00

08000670 <reset_pin_GPIOs>:

// esta funÁ„o zera os pinos ao inicializar a placa
void reset_pin_GPIOs (void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  // garantir que pinos serial comecam com zero
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);     // SDATA=0
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800067a:	4808      	ldr	r0, [pc, #32]	; (800069c <reset_pin_GPIOs+0x2c>)
 800067c:	f000 fbf2 	bl	8000e64 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);      // SCK=0
 8000680:	2200      	movs	r2, #0
 8000682:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000686:	4805      	ldr	r0, [pc, #20]	; (800069c <reset_pin_GPIOs+0x2c>)
 8000688:	f000 fbec 	bl	8000e64 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);      // RCK=0
 800068c:	2200      	movs	r2, #0
 800068e:	2140      	movs	r1, #64	; 0x40
 8000690:	4802      	ldr	r0, [pc, #8]	; (800069c <reset_pin_GPIOs+0x2c>)
 8000692:	f000 fbe7 	bl	8000e64 <HAL_GPIO_WritePin>
}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40010c00 	.word	0x40010c00

080006a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006a6:	4b15      	ldr	r3, [pc, #84]	; (80006fc <HAL_MspInit+0x5c>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	4a14      	ldr	r2, [pc, #80]	; (80006fc <HAL_MspInit+0x5c>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6193      	str	r3, [r2, #24]
 80006b2:	4b12      	ldr	r3, [pc, #72]	; (80006fc <HAL_MspInit+0x5c>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <HAL_MspInit+0x5c>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	; (80006fc <HAL_MspInit+0x5c>)
 80006c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c8:	61d3      	str	r3, [r2, #28]
 80006ca:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <HAL_MspInit+0x5c>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <HAL_MspInit+0x60>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	4a04      	ldr	r2, [pc, #16]	; (8000700 <HAL_MspInit+0x60>)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	3714      	adds	r7, #20
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	40021000 	.word	0x40021000
 8000700:	40010000 	.word	0x40010000

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <NMI_Handler+0x4>

0800070a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <HardFault_Handler+0x4>

08000710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <MemManage_Handler+0x4>

08000716 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071a:	e7fe      	b.n	800071a <BusFault_Handler+0x4>

0800071c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000720:	e7fe      	b.n	8000720 <UsageFault_Handler+0x4>

08000722 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr

0800072e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr

0800073a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr

08000746 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074a:	f000 f8dd 	bl	8000908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	if((HAL_GetTick()-tIN_IRQ1)>DT_DEBOUNCING)
 8000758:	f000 f8e8 	bl	800092c <HAL_GetTick>
 800075c:	4602      	mov	r2, r0
 800075e:	4b0d      	ldr	r3, [pc, #52]	; (8000794 <EXTI1_IRQHandler+0x40>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	1ad3      	subs	r3, r2, r3
 8000764:	2bfa      	cmp	r3, #250	; 0xfa
 8000766:	d910      	bls.n	800078a <EXTI1_IRQHandler+0x36>
		  {
			tIN_IRQ1 = HAL_GetTick();                // tIN (ms) da √∫ltima IRQ1
 8000768:	f000 f8e0 	bl	800092c <HAL_GetTick>
 800076c:	4603      	mov	r3, r0
 800076e:	4a09      	ldr	r2, [pc, #36]	; (8000794 <EXTI1_IRQHandler+0x40>)
 8000770:	6013      	str	r3, [r2, #0]
			//   if (HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1)==0)
			// {
			  ++ modo_oper;                          // incrementa modo opera√ß√£o
 8000772:	4b09      	ldr	r3, [pc, #36]	; (8000798 <EXTI1_IRQHandler+0x44>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3301      	adds	r3, #1
 8000778:	4a07      	ldr	r2, [pc, #28]	; (8000798 <EXTI1_IRQHandler+0x44>)
 800077a:	6013      	str	r3, [r2, #0]
			  if (modo_oper>MAX_MODO_OPER) modo_oper=0;// se >MAX voltar modo_oper=0
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <EXTI1_IRQHandler+0x44>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b02      	cmp	r3, #2
 8000782:	d902      	bls.n	800078a <EXTI1_IRQHandler+0x36>
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <EXTI1_IRQHandler+0x44>)
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
			//   }
		  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800078a:	2002      	movs	r0, #2
 800078c:	f000 fb82 	bl	8000e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000030 	.word	0x20000030
 8000798:	2000002c 	.word	0x2000002c

0800079c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80007a0:	2004      	movs	r0, #4
 80007a2:	f000 fb77 	bl	8000e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}

080007aa <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80007ae:	2008      	movs	r0, #8
 80007b0:	f000 fb70 	bl	8000e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <set_modo_oper>:

/* USER CODE BEGIN 1 */
// fn que permite setar o valor da var modo_oper
void set_modo_oper(int m)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop
  // OBS: se√ß√£o cr√≠tica, desabilitamos todas as IRQs p/ atualizar var
  __disable_irq();                     // desabilita IRQs
  if(m > MAX_MODO_OPER)                // se x maior MAX permitido
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b02      	cmp	r3, #2
 80007c8:	dd03      	ble.n	80007d2 <set_modo_oper+0x1a>
  {
	modo_oper=MAX_MODO_OPER;           // set apenas com max
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <set_modo_oper+0x3c>)
 80007cc:	2202      	movs	r2, #2
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	e009      	b.n	80007e6 <set_modo_oper+0x2e>
  }else if(m < 0)                      // se x menor que 0
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	da03      	bge.n	80007e0 <set_modo_oper+0x28>
  {
	modo_oper=0;                       // set com 0
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <set_modo_oper+0x3c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	e002      	b.n	80007e6 <set_modo_oper+0x2e>
  }else                                // valor no intervalo 0-MAX
  {
	modo_oper=m;                       // modifica modo_oper
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	4a04      	ldr	r2, [pc, #16]	; (80007f4 <set_modo_oper+0x3c>)
 80007e4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007e6:	b662      	cpsie	i
}
 80007e8:	bf00      	nop
  }
  __enable_irq();                      // volta habilitar IRQs
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr
 80007f4:	2000002c 	.word	0x2000002c

080007f8 <get_modo_oper>:

// fn que qpenas retorna o valor da var modo_oper
int get_modo_oper(void){
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80007fc:	b672      	cpsid	i
}
 80007fe:	bf00      	nop
  static int x;                        // var local recebe modo_oper
  // OBS: se√ß√£o cr√≠tica, desabilitamos todas as IRQs p/ atualizar var
  __disable_irq();                     // desabilita IRQs
  x = modo_oper;                       // faz x = modo_oper
 8000800:	4b06      	ldr	r3, [pc, #24]	; (800081c <get_modo_oper+0x24>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	461a      	mov	r2, r3
 8000806:	4b06      	ldr	r3, [pc, #24]	; (8000820 <get_modo_oper+0x28>)
 8000808:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800080a:	b662      	cpsie	i
}
 800080c:	bf00      	nop
  __enable_irq();                      // volta habilitar IRQs
  return x;                            // retorna x (=modo_oper)
 800080e:	4b04      	ldr	r3, [pc, #16]	; (8000820 <get_modo_oper+0x28>)
 8000810:	681b      	ldr	r3, [r3, #0]
}
 8000812:	4618      	mov	r0, r3
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	2000002c 	.word	0x2000002c
 8000820:	20000034 	.word	0x20000034

08000824 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480c      	ldr	r0, [pc, #48]	; (8000864 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000832:	490d      	ldr	r1, [pc, #52]	; (8000868 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000834:	4a0d      	ldr	r2, [pc, #52]	; (800086c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000848:	4c0a      	ldr	r4, [pc, #40]	; (8000874 <LoopFillZerobss+0x22>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000856:	f7ff ffe5 	bl	8000824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800085a:	f000 ff25 	bl	80016a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085e:	f7ff fc75 	bl	800014c <main>
  bx lr
 8000862:	4770      	bx	lr
  ldr r0, =_sdata
 8000864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000868:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800086c:	08001740 	.word	0x08001740
  ldr r2, =_sbss
 8000870:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000874:	2000003c 	.word	0x2000003c

08000878 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000878:	e7fe      	b.n	8000878 <ADC1_2_IRQHandler>
	...

0800087c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000880:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <HAL_Init+0x28>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a07      	ldr	r2, [pc, #28]	; (80008a4 <HAL_Init+0x28>)
 8000886:	f043 0310 	orr.w	r3, r3, #16
 800088a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800088c:	2003      	movs	r0, #3
 800088e:	f000 f923 	bl	8000ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000892:	200f      	movs	r0, #15
 8000894:	f000 f808 	bl	80008a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000898:	f7ff ff02 	bl	80006a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800089c:	2300      	movs	r3, #0
}
 800089e:	4618      	mov	r0, r3
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40022000 	.word	0x40022000

080008a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_InitTick+0x54>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <HAL_InitTick+0x58>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	4619      	mov	r1, r3
 80008ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008be:	fbb3 f3f1 	udiv	r3, r3, r1
 80008c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 f93b 	bl	8000b42 <HAL_SYSTICK_Config>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e00e      	b.n	80008f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b0f      	cmp	r3, #15
 80008da:	d80a      	bhi.n	80008f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008dc:	2200      	movs	r2, #0
 80008de:	6879      	ldr	r1, [r7, #4]
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295
 80008e4:	f000 f903 	bl	8000aee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e8:	4a06      	ldr	r2, [pc, #24]	; (8000904 <HAL_InitTick+0x5c>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ee:	2300      	movs	r3, #0
 80008f0:	e000      	b.n	80008f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000000 	.word	0x20000000
 8000900:	20000008 	.word	0x20000008
 8000904:	20000004 	.word	0x20000004

08000908 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800090c:	4b05      	ldr	r3, [pc, #20]	; (8000924 <HAL_IncTick+0x1c>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	461a      	mov	r2, r3
 8000912:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_IncTick+0x20>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4413      	add	r3, r2
 8000918:	4a03      	ldr	r2, [pc, #12]	; (8000928 <HAL_IncTick+0x20>)
 800091a:	6013      	str	r3, [r2, #0]
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr
 8000924:	20000008 	.word	0x20000008
 8000928:	20000038 	.word	0x20000038

0800092c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  return uwTick;
 8000930:	4b02      	ldr	r3, [pc, #8]	; (800093c <HAL_GetTick+0x10>)
 8000932:	681b      	ldr	r3, [r3, #0]
}
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr
 800093c:	20000038 	.word	0x20000038

08000940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <__NVIC_SetPriorityGrouping+0x44>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800095c:	4013      	ands	r3, r2
 800095e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000968:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800096c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000972:	4a04      	ldr	r2, [pc, #16]	; (8000984 <__NVIC_SetPriorityGrouping+0x44>)
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	60d3      	str	r3, [r2, #12]
}
 8000978:	bf00      	nop
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <__NVIC_GetPriorityGrouping+0x18>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	0a1b      	lsrs	r3, r3, #8
 8000992:	f003 0307 	and.w	r3, r3, #7
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	db0b      	blt.n	80009ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	f003 021f 	and.w	r2, r3, #31
 80009bc:	4906      	ldr	r1, [pc, #24]	; (80009d8 <__NVIC_EnableIRQ+0x34>)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	095b      	lsrs	r3, r3, #5
 80009c4:	2001      	movs	r0, #1
 80009c6:	fa00 f202 	lsl.w	r2, r0, r2
 80009ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	e000e100 	.word	0xe000e100

080009dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	db0a      	blt.n	8000a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	490c      	ldr	r1, [pc, #48]	; (8000a28 <__NVIC_SetPriority+0x4c>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	0112      	lsls	r2, r2, #4
 80009fc:	b2d2      	uxtb	r2, r2
 80009fe:	440b      	add	r3, r1
 8000a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a04:	e00a      	b.n	8000a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4908      	ldr	r1, [pc, #32]	; (8000a2c <__NVIC_SetPriority+0x50>)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	f003 030f 	and.w	r3, r3, #15
 8000a12:	3b04      	subs	r3, #4
 8000a14:	0112      	lsls	r2, r2, #4
 8000a16:	b2d2      	uxtb	r2, r2
 8000a18:	440b      	add	r3, r1
 8000a1a:	761a      	strb	r2, [r3, #24]
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	e000e100 	.word	0xe000e100
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b089      	sub	sp, #36	; 0x24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a44:	69fb      	ldr	r3, [r7, #28]
 8000a46:	f1c3 0307 	rsb	r3, r3, #7
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	bf28      	it	cs
 8000a4e:	2304      	movcs	r3, #4
 8000a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	3304      	adds	r3, #4
 8000a56:	2b06      	cmp	r3, #6
 8000a58:	d902      	bls.n	8000a60 <NVIC_EncodePriority+0x30>
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	3b03      	subs	r3, #3
 8000a5e:	e000      	b.n	8000a62 <NVIC_EncodePriority+0x32>
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a64:	f04f 32ff 	mov.w	r2, #4294967295
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	43da      	mvns	r2, r3
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	401a      	ands	r2, r3
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a78:	f04f 31ff 	mov.w	r1, #4294967295
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a82:	43d9      	mvns	r1, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	4313      	orrs	r3, r2
         );
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3724      	adds	r7, #36	; 0x24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aa4:	d301      	bcc.n	8000aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e00f      	b.n	8000aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ad4 <SysTick_Config+0x40>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ab2:	210f      	movs	r1, #15
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	f7ff ff90 	bl	80009dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <SysTick_Config+0x40>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac2:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <SysTick_Config+0x40>)
 8000ac4:	2207      	movs	r2, #7
 8000ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	e000e010 	.word	0xe000e010

08000ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff ff2d 	bl	8000940 <__NVIC_SetPriorityGrouping>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b086      	sub	sp, #24
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	60b9      	str	r1, [r7, #8]
 8000af8:	607a      	str	r2, [r7, #4]
 8000afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b00:	f7ff ff42 	bl	8000988 <__NVIC_GetPriorityGrouping>
 8000b04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	6978      	ldr	r0, [r7, #20]
 8000b0c:	f7ff ff90 	bl	8000a30 <NVIC_EncodePriority>
 8000b10:	4602      	mov	r2, r0
 8000b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b16:	4611      	mov	r1, r2
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff5f 	bl	80009dc <__NVIC_SetPriority>
}
 8000b1e:	bf00      	nop
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff ff35 	bl	80009a4 <__NVIC_EnableIRQ>
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b082      	sub	sp, #8
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff ffa2 	bl	8000a94 <SysTick_Config>
 8000b50:	4603      	mov	r3, r0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b08b      	sub	sp, #44	; 0x2c
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b6e:	e169      	b.n	8000e44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b70:	2201      	movs	r2, #1
 8000b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	69fa      	ldr	r2, [r7, #28]
 8000b80:	4013      	ands	r3, r2
 8000b82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	f040 8158 	bne.w	8000e3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	4a9a      	ldr	r2, [pc, #616]	; (8000dfc <HAL_GPIO_Init+0x2a0>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d05e      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
 8000b98:	4a98      	ldr	r2, [pc, #608]	; (8000dfc <HAL_GPIO_Init+0x2a0>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d875      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000b9e:	4a98      	ldr	r2, [pc, #608]	; (8000e00 <HAL_GPIO_Init+0x2a4>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d058      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
 8000ba4:	4a96      	ldr	r2, [pc, #600]	; (8000e00 <HAL_GPIO_Init+0x2a4>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d86f      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000baa:	4a96      	ldr	r2, [pc, #600]	; (8000e04 <HAL_GPIO_Init+0x2a8>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d052      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
 8000bb0:	4a94      	ldr	r2, [pc, #592]	; (8000e04 <HAL_GPIO_Init+0x2a8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d869      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000bb6:	4a94      	ldr	r2, [pc, #592]	; (8000e08 <HAL_GPIO_Init+0x2ac>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d04c      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
 8000bbc:	4a92      	ldr	r2, [pc, #584]	; (8000e08 <HAL_GPIO_Init+0x2ac>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d863      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000bc2:	4a92      	ldr	r2, [pc, #584]	; (8000e0c <HAL_GPIO_Init+0x2b0>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d046      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
 8000bc8:	4a90      	ldr	r2, [pc, #576]	; (8000e0c <HAL_GPIO_Init+0x2b0>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d85d      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000bce:	2b12      	cmp	r3, #18
 8000bd0:	d82a      	bhi.n	8000c28 <HAL_GPIO_Init+0xcc>
 8000bd2:	2b12      	cmp	r3, #18
 8000bd4:	d859      	bhi.n	8000c8a <HAL_GPIO_Init+0x12e>
 8000bd6:	a201      	add	r2, pc, #4	; (adr r2, 8000bdc <HAL_GPIO_Init+0x80>)
 8000bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bdc:	08000c57 	.word	0x08000c57
 8000be0:	08000c31 	.word	0x08000c31
 8000be4:	08000c43 	.word	0x08000c43
 8000be8:	08000c85 	.word	0x08000c85
 8000bec:	08000c8b 	.word	0x08000c8b
 8000bf0:	08000c8b 	.word	0x08000c8b
 8000bf4:	08000c8b 	.word	0x08000c8b
 8000bf8:	08000c8b 	.word	0x08000c8b
 8000bfc:	08000c8b 	.word	0x08000c8b
 8000c00:	08000c8b 	.word	0x08000c8b
 8000c04:	08000c8b 	.word	0x08000c8b
 8000c08:	08000c8b 	.word	0x08000c8b
 8000c0c:	08000c8b 	.word	0x08000c8b
 8000c10:	08000c8b 	.word	0x08000c8b
 8000c14:	08000c8b 	.word	0x08000c8b
 8000c18:	08000c8b 	.word	0x08000c8b
 8000c1c:	08000c8b 	.word	0x08000c8b
 8000c20:	08000c39 	.word	0x08000c39
 8000c24:	08000c4d 	.word	0x08000c4d
 8000c28:	4a79      	ldr	r2, [pc, #484]	; (8000e10 <HAL_GPIO_Init+0x2b4>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d013      	beq.n	8000c56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c2e:	e02c      	b.n	8000c8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	623b      	str	r3, [r7, #32]
          break;
 8000c36:	e029      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	623b      	str	r3, [r7, #32]
          break;
 8000c40:	e024      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	68db      	ldr	r3, [r3, #12]
 8000c46:	3308      	adds	r3, #8
 8000c48:	623b      	str	r3, [r7, #32]
          break;
 8000c4a:	e01f      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	330c      	adds	r3, #12
 8000c52:	623b      	str	r3, [r7, #32]
          break;
 8000c54:	e01a      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d102      	bne.n	8000c64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c5e:	2304      	movs	r3, #4
 8000c60:	623b      	str	r3, [r7, #32]
          break;
 8000c62:	e013      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d105      	bne.n	8000c78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	69fa      	ldr	r2, [r7, #28]
 8000c74:	611a      	str	r2, [r3, #16]
          break;
 8000c76:	e009      	b.n	8000c8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c78:	2308      	movs	r3, #8
 8000c7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	69fa      	ldr	r2, [r7, #28]
 8000c80:	615a      	str	r2, [r3, #20]
          break;
 8000c82:	e003      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
          break;
 8000c88:	e000      	b.n	8000c8c <HAL_GPIO_Init+0x130>
          break;
 8000c8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	2bff      	cmp	r3, #255	; 0xff
 8000c90:	d801      	bhi.n	8000c96 <HAL_GPIO_Init+0x13a>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	e001      	b.n	8000c9a <HAL_GPIO_Init+0x13e>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2bff      	cmp	r3, #255	; 0xff
 8000ca0:	d802      	bhi.n	8000ca8 <HAL_GPIO_Init+0x14c>
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	e002      	b.n	8000cae <HAL_GPIO_Init+0x152>
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000caa:	3b08      	subs	r3, #8
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	210f      	movs	r1, #15
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	401a      	ands	r2, r3
 8000cc0:	6a39      	ldr	r1, [r7, #32]
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 80b1 	beq.w	8000e3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cdc:	4b4d      	ldr	r3, [pc, #308]	; (8000e14 <HAL_GPIO_Init+0x2b8>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a4c      	ldr	r2, [pc, #304]	; (8000e14 <HAL_GPIO_Init+0x2b8>)
 8000ce2:	f043 0301 	orr.w	r3, r3, #1
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b4a      	ldr	r3, [pc, #296]	; (8000e14 <HAL_GPIO_Init+0x2b8>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cf4:	4a48      	ldr	r2, [pc, #288]	; (8000e18 <HAL_GPIO_Init+0x2bc>)
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	089b      	lsrs	r3, r3, #2
 8000cfa:	3302      	adds	r3, #2
 8000cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	220f      	movs	r2, #15
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	4013      	ands	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a40      	ldr	r2, [pc, #256]	; (8000e1c <HAL_GPIO_Init+0x2c0>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d013      	beq.n	8000d48 <HAL_GPIO_Init+0x1ec>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a3f      	ldr	r2, [pc, #252]	; (8000e20 <HAL_GPIO_Init+0x2c4>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d00d      	beq.n	8000d44 <HAL_GPIO_Init+0x1e8>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a3e      	ldr	r2, [pc, #248]	; (8000e24 <HAL_GPIO_Init+0x2c8>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d007      	beq.n	8000d40 <HAL_GPIO_Init+0x1e4>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a3d      	ldr	r2, [pc, #244]	; (8000e28 <HAL_GPIO_Init+0x2cc>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d101      	bne.n	8000d3c <HAL_GPIO_Init+0x1e0>
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e006      	b.n	8000d4a <HAL_GPIO_Init+0x1ee>
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	e004      	b.n	8000d4a <HAL_GPIO_Init+0x1ee>
 8000d40:	2302      	movs	r3, #2
 8000d42:	e002      	b.n	8000d4a <HAL_GPIO_Init+0x1ee>
 8000d44:	2301      	movs	r3, #1
 8000d46:	e000      	b.n	8000d4a <HAL_GPIO_Init+0x1ee>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d4c:	f002 0203 	and.w	r2, r2, #3
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	4093      	lsls	r3, r2
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d5a:	492f      	ldr	r1, [pc, #188]	; (8000e18 <HAL_GPIO_Init+0x2bc>)
 8000d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5e:	089b      	lsrs	r3, r3, #2
 8000d60:	3302      	adds	r3, #2
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d006      	beq.n	8000d82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d74:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	492c      	ldr	r1, [pc, #176]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	600b      	str	r3, [r1, #0]
 8000d80:	e006      	b.n	8000d90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d82:	4b2a      	ldr	r3, [pc, #168]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	4928      	ldr	r1, [pc, #160]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d006      	beq.n	8000daa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d9c:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000d9e:	685a      	ldr	r2, [r3, #4]
 8000da0:	4922      	ldr	r1, [pc, #136]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	604b      	str	r3, [r1, #4]
 8000da8:	e006      	b.n	8000db8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000daa:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000dac:	685a      	ldr	r2, [r3, #4]
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	491e      	ldr	r1, [pc, #120]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000db4:	4013      	ands	r3, r2
 8000db6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d006      	beq.n	8000dd2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dc4:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	4918      	ldr	r1, [pc, #96]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	608b      	str	r3, [r1, #8]
 8000dd0:	e006      	b.n	8000de0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dd2:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	4914      	ldr	r1, [pc, #80]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000ddc:	4013      	ands	r3, r2
 8000dde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d021      	beq.n	8000e30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	490e      	ldr	r1, [pc, #56]	; (8000e2c <HAL_GPIO_Init+0x2d0>)
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	60cb      	str	r3, [r1, #12]
 8000df8:	e021      	b.n	8000e3e <HAL_GPIO_Init+0x2e2>
 8000dfa:	bf00      	nop
 8000dfc:	10320000 	.word	0x10320000
 8000e00:	10310000 	.word	0x10310000
 8000e04:	10220000 	.word	0x10220000
 8000e08:	10210000 	.word	0x10210000
 8000e0c:	10120000 	.word	0x10120000
 8000e10:	10110000 	.word	0x10110000
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40010000 	.word	0x40010000
 8000e1c:	40010800 	.word	0x40010800
 8000e20:	40010c00 	.word	0x40010c00
 8000e24:	40011000 	.word	0x40011000
 8000e28:	40011400 	.word	0x40011400
 8000e2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <HAL_GPIO_Init+0x304>)
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	4909      	ldr	r1, [pc, #36]	; (8000e60 <HAL_GPIO_Init+0x304>)
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e40:	3301      	adds	r3, #1
 8000e42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f47f ae8e 	bne.w	8000b70 <HAL_GPIO_Init+0x14>
  }
}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	372c      	adds	r7, #44	; 0x2c
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr
 8000e60:	40010400 	.word	0x40010400

08000e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	807b      	strh	r3, [r7, #2]
 8000e70:	4613      	mov	r3, r2
 8000e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e74:	787b      	ldrb	r3, [r7, #1]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e7a:	887a      	ldrh	r2, [r7, #2]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e80:	e003      	b.n	8000e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e82:	887b      	ldrh	r3, [r7, #2]
 8000e84:	041a      	lsls	r2, r3, #16
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	611a      	str	r2, [r3, #16]
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr

08000e94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e9e:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ea0:	695a      	ldr	r2, [r3, #20]
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d006      	beq.n	8000eb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f806 	bl	8000ec4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40010400 	.word	0x40010400

08000ec4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr

08000ed8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d101      	bne.n	8000eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e272      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 8087 	beq.w	8001006 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef8:	4b92      	ldr	r3, [pc, #584]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 030c 	and.w	r3, r3, #12
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d00c      	beq.n	8000f1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f04:	4b8f      	ldr	r3, [pc, #572]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 030c 	and.w	r3, r3, #12
 8000f0c:	2b08      	cmp	r3, #8
 8000f0e:	d112      	bne.n	8000f36 <HAL_RCC_OscConfig+0x5e>
 8000f10:	4b8c      	ldr	r3, [pc, #560]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f1c:	d10b      	bne.n	8000f36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1e:	4b89      	ldr	r3, [pc, #548]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d06c      	beq.n	8001004 <HAL_RCC_OscConfig+0x12c>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d168      	bne.n	8001004 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e24c      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f3e:	d106      	bne.n	8000f4e <HAL_RCC_OscConfig+0x76>
 8000f40:	4b80      	ldr	r3, [pc, #512]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a7f      	ldr	r2, [pc, #508]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	e02e      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d10c      	bne.n	8000f70 <HAL_RCC_OscConfig+0x98>
 8000f56:	4b7b      	ldr	r3, [pc, #492]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a7a      	ldr	r2, [pc, #488]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b78      	ldr	r3, [pc, #480]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a77      	ldr	r2, [pc, #476]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e01d      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f78:	d10c      	bne.n	8000f94 <HAL_RCC_OscConfig+0xbc>
 8000f7a:	4b72      	ldr	r3, [pc, #456]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a71      	ldr	r2, [pc, #452]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4b6f      	ldr	r3, [pc, #444]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a6e      	ldr	r2, [pc, #440]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f90:	6013      	str	r3, [r2, #0]
 8000f92:	e00b      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f94:	4b6b      	ldr	r3, [pc, #428]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a6a      	ldr	r2, [pc, #424]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4b68      	ldr	r3, [pc, #416]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a67      	ldr	r2, [pc, #412]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000faa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d013      	beq.n	8000fdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb4:	f7ff fcba 	bl	800092c <HAL_GetTick>
 8000fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fcb6 	bl	800092c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b64      	cmp	r3, #100	; 0x64
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e200      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b5d      	ldr	r3, [pc, #372]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0f0      	beq.n	8000fbc <HAL_RCC_OscConfig+0xe4>
 8000fda:	e014      	b.n	8001006 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fca6 	bl	800092c <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fca2 	bl	800092c <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b64      	cmp	r3, #100	; 0x64
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e1ec      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff6:	4b53      	ldr	r3, [pc, #332]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x10c>
 8001002:	e000      	b.n	8001006 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d063      	beq.n	80010da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001012:	4b4c      	ldr	r3, [pc, #304]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f003 030c 	and.w	r3, r3, #12
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800101e:	4b49      	ldr	r3, [pc, #292]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 030c 	and.w	r3, r3, #12
 8001026:	2b08      	cmp	r3, #8
 8001028:	d11c      	bne.n	8001064 <HAL_RCC_OscConfig+0x18c>
 800102a:	4b46      	ldr	r3, [pc, #280]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d116      	bne.n	8001064 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001036:	4b43      	ldr	r3, [pc, #268]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_RCC_OscConfig+0x176>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e1c0      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4b3d      	ldr	r3, [pc, #244]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	00db      	lsls	r3, r3, #3
 800105c:	4939      	ldr	r1, [pc, #228]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800105e:	4313      	orrs	r3, r2
 8001060:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001062:	e03a      	b.n	80010da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d020      	beq.n	80010ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800106c:	4b36      	ldr	r3, [pc, #216]	; (8001148 <HAL_RCC_OscConfig+0x270>)
 800106e:	2201      	movs	r2, #1
 8001070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001072:	f7ff fc5b 	bl	800092c <HAL_GetTick>
 8001076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800107a:	f7ff fc57 	bl	800092c <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e1a1      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108c:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0f0      	beq.n	800107a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001098:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	4927      	ldr	r1, [pc, #156]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	600b      	str	r3, [r1, #0]
 80010ac:	e015      	b.n	80010da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ae:	4b26      	ldr	r3, [pc, #152]	; (8001148 <HAL_RCC_OscConfig+0x270>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fc3a 	bl	800092c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010bc:	f7ff fc36 	bl	800092c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e180      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ce:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d03a      	beq.n	800115c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d019      	beq.n	8001122 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_RCC_OscConfig+0x274>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f4:	f7ff fc1a 	bl	800092c <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010fc:	f7ff fc16 	bl	800092c <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e160      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f000 faa6 	bl	800166c <RCC_Delay>
 8001120:	e01c      	b.n	800115c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001122:	4b0a      	ldr	r3, [pc, #40]	; (800114c <HAL_RCC_OscConfig+0x274>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001128:	f7ff fc00 	bl	800092c <HAL_GetTick>
 800112c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112e:	e00f      	b.n	8001150 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001130:	f7ff fbfc 	bl	800092c <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d908      	bls.n	8001150 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	e146      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000
 8001148:	42420000 	.word	0x42420000
 800114c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001150:	4b92      	ldr	r3, [pc, #584]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 80a6 	beq.w	80012b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800116e:	4b8b      	ldr	r3, [pc, #556]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d10d      	bne.n	8001196 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800117a:	4b88      	ldr	r3, [pc, #544]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	4a87      	ldr	r2, [pc, #540]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001184:	61d3      	str	r3, [r2, #28]
 8001186:	4b85      	ldr	r3, [pc, #532]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001192:	2301      	movs	r3, #1
 8001194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001196:	4b82      	ldr	r3, [pc, #520]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d118      	bne.n	80011d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011a2:	4b7f      	ldr	r3, [pc, #508]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a7e      	ldr	r2, [pc, #504]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011ae:	f7ff fbbd 	bl	800092c <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b4:	e008      	b.n	80011c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011b6:	f7ff fbb9 	bl	800092c <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b64      	cmp	r3, #100	; 0x64
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e103      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c8:	4b75      	ldr	r3, [pc, #468]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0f0      	beq.n	80011b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d106      	bne.n	80011ea <HAL_RCC_OscConfig+0x312>
 80011dc:	4b6f      	ldr	r3, [pc, #444]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	4a6e      	ldr	r2, [pc, #440]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6213      	str	r3, [r2, #32]
 80011e8:	e02d      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d10c      	bne.n	800120c <HAL_RCC_OscConfig+0x334>
 80011f2:	4b6a      	ldr	r3, [pc, #424]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	4a69      	ldr	r2, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	f023 0301 	bic.w	r3, r3, #1
 80011fc:	6213      	str	r3, [r2, #32]
 80011fe:	4b67      	ldr	r3, [pc, #412]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	4a66      	ldr	r2, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001204:	f023 0304 	bic.w	r3, r3, #4
 8001208:	6213      	str	r3, [r2, #32]
 800120a:	e01c      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b05      	cmp	r3, #5
 8001212:	d10c      	bne.n	800122e <HAL_RCC_OscConfig+0x356>
 8001214:	4b61      	ldr	r3, [pc, #388]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4a60      	ldr	r2, [pc, #384]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800121a:	f043 0304 	orr.w	r3, r3, #4
 800121e:	6213      	str	r3, [r2, #32]
 8001220:	4b5e      	ldr	r3, [pc, #376]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	4a5d      	ldr	r2, [pc, #372]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001226:	f043 0301 	orr.w	r3, r3, #1
 800122a:	6213      	str	r3, [r2, #32]
 800122c:	e00b      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 800122e:	4b5b      	ldr	r3, [pc, #364]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	4a5a      	ldr	r2, [pc, #360]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001234:	f023 0301 	bic.w	r3, r3, #1
 8001238:	6213      	str	r3, [r2, #32]
 800123a:	4b58      	ldr	r3, [pc, #352]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	4a57      	ldr	r2, [pc, #348]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001240:	f023 0304 	bic.w	r3, r3, #4
 8001244:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d015      	beq.n	800127a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124e:	f7ff fb6d 	bl	800092c <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001254:	e00a      	b.n	800126c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001256:	f7ff fb69 	bl	800092c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	f241 3288 	movw	r2, #5000	; 0x1388
 8001264:	4293      	cmp	r3, r2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e0b1      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800126c:	4b4b      	ldr	r3, [pc, #300]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800126e:	6a1b      	ldr	r3, [r3, #32]
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0ee      	beq.n	8001256 <HAL_RCC_OscConfig+0x37e>
 8001278:	e014      	b.n	80012a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127a:	f7ff fb57 	bl	800092c <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001280:	e00a      	b.n	8001298 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001282:	f7ff fb53 	bl	800092c <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001290:	4293      	cmp	r3, r2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e09b      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001298:	4b40      	ldr	r3, [pc, #256]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800129a:	6a1b      	ldr	r3, [r3, #32]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1ee      	bne.n	8001282 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d105      	bne.n	80012b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012aa:	4b3c      	ldr	r3, [pc, #240]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a3b      	ldr	r2, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 8087 	beq.w	80013ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012c0:	4b36      	ldr	r3, [pc, #216]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 030c 	and.w	r3, r3, #12
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d061      	beq.n	8001390 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d146      	bne.n	8001362 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d4:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fb27 	bl	800092c <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e2:	f7ff fb23 	bl	800092c <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e06d      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f4:	4b29      	ldr	r3, [pc, #164]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f0      	bne.n	80012e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001308:	d108      	bne.n	800131c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	4921      	ldr	r1, [pc, #132]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a19      	ldr	r1, [r3, #32]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132c:	430b      	orrs	r3, r1
 800132e:	491b      	ldr	r1, [pc, #108]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001330:	4313      	orrs	r3, r2
 8001332:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 8001336:	2201      	movs	r2, #1
 8001338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133a:	f7ff faf7 	bl	800092c <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001342:	f7ff faf3 	bl	800092c <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e03d      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d0f0      	beq.n	8001342 <HAL_RCC_OscConfig+0x46a>
 8001360:	e035      	b.n	80013ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fae0 	bl	800092c <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001370:	f7ff fadc 	bl	800092c <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e026      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001382:	4b06      	ldr	r3, [pc, #24]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x498>
 800138e:	e01e      	b.n	80013ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d107      	bne.n	80013a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e019      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
 800139c:	40021000 	.word	0x40021000
 80013a0:	40007000 	.word	0x40007000
 80013a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_RCC_OscConfig+0x500>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d106      	bne.n	80013ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d001      	beq.n	80013ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e0d0      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013f0:	4b6a      	ldr	r3, [pc, #424]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0307 	and.w	r3, r3, #7
 80013f8:	683a      	ldr	r2, [r7, #0]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d910      	bls.n	8001420 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fe:	4b67      	ldr	r3, [pc, #412]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f023 0207 	bic.w	r2, r3, #7
 8001406:	4965      	ldr	r1, [pc, #404]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	4313      	orrs	r3, r2
 800140c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140e:	4b63      	ldr	r3, [pc, #396]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	683a      	ldr	r2, [r7, #0]
 8001418:	429a      	cmp	r2, r3
 800141a:	d001      	beq.n	8001420 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e0b8      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d020      	beq.n	800146e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	d005      	beq.n	8001444 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001438:	4b59      	ldr	r3, [pc, #356]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4a58      	ldr	r2, [pc, #352]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001442:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	2b00      	cmp	r3, #0
 800144e:	d005      	beq.n	800145c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001450:	4b53      	ldr	r3, [pc, #332]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	4a52      	ldr	r2, [pc, #328]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800145a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800145c:	4b50      	ldr	r3, [pc, #320]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	494d      	ldr	r1, [pc, #308]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	d040      	beq.n	80014fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d107      	bne.n	8001492 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d115      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e07f      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d107      	bne.n	80014aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d109      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e073      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014aa:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e06b      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014ba:	4b39      	ldr	r3, [pc, #228]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f023 0203 	bic.w	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	4936      	ldr	r1, [pc, #216]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014cc:	f7ff fa2e 	bl	800092c <HAL_GetTick>
 80014d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d2:	e00a      	b.n	80014ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d4:	f7ff fa2a 	bl	800092c <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e053      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ea:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 020c 	and.w	r2, r3, #12
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d1eb      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d210      	bcs.n	800152c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f023 0207 	bic.w	r2, r3, #7
 8001512:	4922      	ldr	r1, [pc, #136]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	4313      	orrs	r3, r2
 8001518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151a:	4b20      	ldr	r3, [pc, #128]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d001      	beq.n	800152c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e032      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	4916      	ldr	r1, [pc, #88]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	4313      	orrs	r3, r2
 8001548:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0308 	and.w	r3, r3, #8
 8001552:	2b00      	cmp	r3, #0
 8001554:	d009      	beq.n	800156a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	490e      	ldr	r1, [pc, #56]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	4313      	orrs	r3, r2
 8001568:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800156a:	f000 f821 	bl	80015b0 <HAL_RCC_GetSysClockFreq>
 800156e:	4602      	mov	r2, r0
 8001570:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	490a      	ldr	r1, [pc, #40]	; (80015a4 <HAL_RCC_ClockConfig+0x1c8>)
 800157c:	5ccb      	ldrb	r3, [r1, r3]
 800157e:	fa22 f303 	lsr.w	r3, r2, r3
 8001582:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <HAL_RCC_ClockConfig+0x1cc>)
 8001584:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_RCC_ClockConfig+0x1d0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff f98c 	bl	80008a8 <HAL_InitTick>

  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40022000 	.word	0x40022000
 80015a0:	40021000 	.word	0x40021000
 80015a4:	08001728 	.word	0x08001728
 80015a8:	20000000 	.word	0x20000000
 80015ac:	20000004 	.word	0x20000004

080015b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015b0:	b490      	push	{r4, r7}
 80015b2:	b08a      	sub	sp, #40	; 0x28
 80015b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015b6:	4b29      	ldr	r3, [pc, #164]	; (800165c <HAL_RCC_GetSysClockFreq+0xac>)
 80015b8:	1d3c      	adds	r4, r7, #4
 80015ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015c0:	f240 2301 	movw	r3, #513	; 0x201
 80015c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61fb      	str	r3, [r7, #28]
 80015ca:	2300      	movs	r3, #0
 80015cc:	61bb      	str	r3, [r7, #24]
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015da:	4b21      	ldr	r3, [pc, #132]	; (8001660 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	f003 030c 	and.w	r3, r3, #12
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	d002      	beq.n	80015f0 <HAL_RCC_GetSysClockFreq+0x40>
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d003      	beq.n	80015f6 <HAL_RCC_GetSysClockFreq+0x46>
 80015ee:	e02b      	b.n	8001648 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015f0:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015f2:	623b      	str	r3, [r7, #32]
      break;
 80015f4:	e02b      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	0c9b      	lsrs	r3, r3, #18
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	3328      	adds	r3, #40	; 0x28
 8001600:	443b      	add	r3, r7
 8001602:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001606:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d012      	beq.n	8001638 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	0c5b      	lsrs	r3, r3, #17
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	3328      	adds	r3, #40	; 0x28
 800161e:	443b      	add	r3, r7
 8001620:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001624:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <HAL_RCC_GetSysClockFreq+0xb4>)
 800162a:	fb03 f202 	mul.w	r2, r3, r2
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	fbb2 f3f3 	udiv	r3, r2, r3
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
 8001636:	e004      	b.n	8001642 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <HAL_RCC_GetSysClockFreq+0xb8>)
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001644:	623b      	str	r3, [r7, #32]
      break;
 8001646:	e002      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_RCC_GetSysClockFreq+0xb4>)
 800164a:	623b      	str	r3, [r7, #32]
      break;
 800164c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800164e:	6a3b      	ldr	r3, [r7, #32]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3728      	adds	r7, #40	; 0x28
 8001654:	46bd      	mov	sp, r7
 8001656:	bc90      	pop	{r4, r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	08001718 	.word	0x08001718
 8001660:	40021000 	.word	0x40021000
 8001664:	007a1200 	.word	0x007a1200
 8001668:	003d0900 	.word	0x003d0900

0800166c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001674:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <RCC_Delay+0x34>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <RCC_Delay+0x38>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	0a5b      	lsrs	r3, r3, #9
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	fb02 f303 	mul.w	r3, r2, r3
 8001686:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001688:	bf00      	nop
  }
  while (Delay --);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	1e5a      	subs	r2, r3, #1
 800168e:	60fa      	str	r2, [r7, #12]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d1f9      	bne.n	8001688 <RCC_Delay+0x1c>
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	20000000 	.word	0x20000000
 80016a4:	10624dd3 	.word	0x10624dd3

080016a8 <__libc_init_array>:
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	2600      	movs	r6, #0
 80016ac:	4d0c      	ldr	r5, [pc, #48]	; (80016e0 <__libc_init_array+0x38>)
 80016ae:	4c0d      	ldr	r4, [pc, #52]	; (80016e4 <__libc_init_array+0x3c>)
 80016b0:	1b64      	subs	r4, r4, r5
 80016b2:	10a4      	asrs	r4, r4, #2
 80016b4:	42a6      	cmp	r6, r4
 80016b6:	d109      	bne.n	80016cc <__libc_init_array+0x24>
 80016b8:	f000 f822 	bl	8001700 <_init>
 80016bc:	2600      	movs	r6, #0
 80016be:	4d0a      	ldr	r5, [pc, #40]	; (80016e8 <__libc_init_array+0x40>)
 80016c0:	4c0a      	ldr	r4, [pc, #40]	; (80016ec <__libc_init_array+0x44>)
 80016c2:	1b64      	subs	r4, r4, r5
 80016c4:	10a4      	asrs	r4, r4, #2
 80016c6:	42a6      	cmp	r6, r4
 80016c8:	d105      	bne.n	80016d6 <__libc_init_array+0x2e>
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
 80016cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80016d0:	4798      	blx	r3
 80016d2:	3601      	adds	r6, #1
 80016d4:	e7ee      	b.n	80016b4 <__libc_init_array+0xc>
 80016d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016da:	4798      	blx	r3
 80016dc:	3601      	adds	r6, #1
 80016de:	e7f2      	b.n	80016c6 <__libc_init_array+0x1e>
 80016e0:	08001738 	.word	0x08001738
 80016e4:	08001738 	.word	0x08001738
 80016e8:	08001738 	.word	0x08001738
 80016ec:	0800173c 	.word	0x0800173c

080016f0 <memset>:
 80016f0:	4603      	mov	r3, r0
 80016f2:	4402      	add	r2, r0
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d100      	bne.n	80016fa <memset+0xa>
 80016f8:	4770      	bx	lr
 80016fa:	f803 1b01 	strb.w	r1, [r3], #1
 80016fe:	e7f9      	b.n	80016f4 <memset+0x4>

08001700 <_init>:
 8001700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001702:	bf00      	nop
 8001704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001706:	bc08      	pop	{r3}
 8001708:	469e      	mov	lr, r3
 800170a:	4770      	bx	lr

0800170c <_fini>:
 800170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800170e:	bf00      	nop
 8001710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001712:	bc08      	pop	{r3}
 8001714:	469e      	mov	lr, r3
 8001716:	4770      	bx	lr
