Analysis & Synthesis report for sdr
Thu May 21 10:10:21 2020
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm
 12. State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_next
 13. State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_state
 14. State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|i_next
 15. State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|i_state
 16. State Machine - |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated
 25. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated
 26. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated
 28. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 33. Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 34. Source assignments for qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated
 35. Source assignments for qsys_block:qsys|qsys_block_sdram:sdram
 36. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 37. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 38. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 39. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 40. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002
 41. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003
 42. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004
 43. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005
 44. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006
 45. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller
 46. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:a_delay
 49. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[16]
 50. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[15]
 51. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[14]
 52. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[13]
 53. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[12]
 54. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[11]
 55. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[10]
 56. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[9]
 57. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[8]
 58. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[7]
 59. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[6]
 60. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[5]
 61. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[4]
 62. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[3]
 63. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[2]
 64. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[1]
 65. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[0]
 66. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[16]
 67. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[15]
 68. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[14]
 69. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[13]
 70. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[12]
 71. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[11]
 72. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[10]
 73. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[9]
 74. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[8]
 75. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[7]
 76. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[6]
 77. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[5]
 78. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[4]
 79. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[3]
 80. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[2]
 81. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[1]
 82. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0]
 83. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:q_final_dff
 84. Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_final_dff
 85. Source assignments for am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated
 86. Parameter Settings for User Entity Instance: pll0:pll0|altpll:altpll_component
 87. Parameter Settings for User Entity Instance: system_monitor:monitor0
 88. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a
 89. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b
 91. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 93. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram
 94. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 96. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 97. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 98. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 99. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy
100. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo
101. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo
102. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram
103. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2
105. Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx
106. Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk
107. Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat
108. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
109. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
110. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator
111. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
112. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
113. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
114. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator
115. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator
116. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator
117. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent
118. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent
119. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent
120. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
126. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent
133. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent
136. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent
139. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router|qsys_block_mm_interconnect_0_addr_router_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|qsys_block_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router_001|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002|qsys_block_mm_interconnect_0_id_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_004|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_005|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_006|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
151. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
152. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
163. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
165. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage
166. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core
167. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001
168. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core
169. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002
170. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core
171. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003
172. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core
173. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004
174. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core
175. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005
176. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core
177. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller
178. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
179. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
180. Parameter Settings for User Entity Instance: lvds_rf_input:rf_in
181. Parameter Settings for User Entity Instance: am_receiver:am_receiver
182. Parameter Settings for User Entity Instance: am_receiver:am_receiver|nco:nco
183. Parameter Settings for User Entity Instance: am_receiver:am_receiver|nco:nco|sine_cosine:lut
184. Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer
185. Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine
186. Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine
187. Parameter Settings for User Entity Instance: am_receiver:am_receiver|cic_filter:i_cic
188. Parameter Settings for User Entity Instance: am_receiver:am_receiver|cic_filter:q_cic
189. Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod
190. Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt
191. Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|lpm_mult:i_square
192. Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square
193. Parameter Settings for User Entity Instance: pwm:pwm
194. Parameter Settings for Inferred Entity Instance: am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0
195. altpll Parameter Settings by Entity Instance
196. altsyncram Parameter Settings by Entity Instance
197. scfifo Parameter Settings by Entity Instance
198. lpm_mult Parameter Settings by Entity Instance
199. Port Connectivity Checks: "pwm:pwm"
200. Port Connectivity Checks: "am_receiver:am_receiver|cic_filter:q_cic"
201. Port Connectivity Checks: "am_receiver:am_receiver|cic_filter:i_cic"
202. Port Connectivity Checks: "am_receiver:am_receiver"
203. Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
204. Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller"
205. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005"
206. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004"
207. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003"
208. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002"
209. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001"
210. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage"
211. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
212. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
213. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
214. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
215. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
216. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
217. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
218. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002|qsys_block_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
219. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode"
220. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|qsys_block_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
221. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router|qsys_block_mm_interconnect_0_addr_router_default_decode:the_default_decode"
222. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
223. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent"
224. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
225. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent"
226. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
227. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent"
228. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
229. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
230. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
231. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
232. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
233. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
234. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent"
235. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
236. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
237. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent"
238. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent"
239. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator"
240. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator"
241. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator"
242. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
243. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
244. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
245. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator"
246. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
247. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
248. Port Connectivity Checks: "qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx"
249. Port Connectivity Checks: "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module"
250. Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"
251. Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart"
252. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy"
253. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
254. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
255. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_pib:the_qsys_block_NIOS_nios2_oci_pib"
256. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_nios2_oci_fifo_wrptr_inc:the_qsys_block_NIOS_nios2_oci_fifo_wrptr_inc"
257. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dtrace:the_qsys_block_NIOS_nios2_oci_dtrace|qsys_block_NIOS_nios2_oci_td_mode:qsys_block_NIOS_nios2_oci_trc_ctrl_td_mode"
258. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_itrace:the_qsys_block_NIOS_nios2_oci_itrace"
259. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk"
260. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_xbrk:the_qsys_block_NIOS_nios2_oci_xbrk"
261. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug"
262. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci"
263. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_test_bench:the_qsys_block_NIOS_test_bench"
264. Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios"
265. Port Connectivity Checks: "oscillator:osc"
266. Elapsed Time Per Partition
267. Analysis & Synthesis Messages
268. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 21 10:10:20 2020       ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                      ; sdr                                         ;
; Top-level Entity Name              ; sdr                                         ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 6,056                                       ;
;     Total combinational functions  ; 4,548                                       ;
;     Dedicated logic registers      ; 4,489                                       ;
; Total registers                    ; 4489                                        ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 150,528                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; sdr                ; sdr                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                         ; Library    ;
+------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; qsys_block/synthesis/qsys_block.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/qsys_block.v                                                  ; qsys_block ;
; qsys_block/synthesis/submodules/altera_reset_controller.v                          ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_reset_controller.v                          ; qsys_block ;
; qsys_block/synthesis/submodules/altera_reset_synchronizer.v                        ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_reset_synchronizer.v                        ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv                           ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v                     ; qsys_block ;
; qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                 ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                 ; qsys_block ;
; qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v                   ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v                   ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv                     ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv                        ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux_001.sv   ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux.sv       ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux_003.sv ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux_003.sv ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux.sv     ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux_003.sv   ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux_003.sv   ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux.sv       ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux_001.sv ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux.sv     ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv                     ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_003.sv      ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_003.sv      ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_002.sv      ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router.sv          ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router_001.sv    ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router.sv        ; qsys_block ;
; qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v                            ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v                            ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv                       ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_master_agent.sv                      ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv                      ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv                  ; qsys_block ;
; qsys_block/synthesis/submodules/altera_merlin_master_translator.sv                 ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv                 ; qsys_block ;
; qsys_block/synthesis/submodules/debounce.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/debounce.sv                                        ; qsys_block ;
; qsys_block/synthesis/submodules/ps2_keyboard.sv                                    ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/ps2_keyboard.sv                                    ; qsys_block ;
; qsys_block/synthesis/submodules/ps2_receive.sv                                     ; yes             ; User SystemVerilog HDL File                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/ps2_receive.sv                                     ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_phase_increment.v                       ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_phase_increment.v                       ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_cic_gain.v                              ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_cic_gain.v                              ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_sdram.v                                 ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_sdram.v                                 ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_onchip_ram.v                            ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v                            ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_jtag_uart.v                             ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v                             ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS.v                                  ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS.v                                  ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_sysclk.v         ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_sysclk.v         ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_tck.v            ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_tck.v            ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_wrapper.v        ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS_jtag_debug_module_wrapper.v        ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS_oci_test_bench.v                   ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS_oci_test_bench.v                   ; qsys_block ;
; qsys_block/synthesis/submodules/qsys_block_NIOS_test_bench.v                       ; yes             ; User Verilog HDL File                                 ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/qsys_block/synthesis/submodules/qsys_block_NIOS_test_bench.v                       ; qsys_block ;
; sdr.sv                                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/sdr.sv                                                                             ;            ;
; oscillator.v                                                                       ; yes             ; Auto-Found Wizard-Generated File                      ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/oscillator.v                                                                       ;            ;
; pll0.v                                                                             ; yes             ; Auto-Found Wizard-Generated File                      ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/pll0.v                                                                             ;            ;
; altpll.tdf                                                                         ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                                                            ;            ;
; aglobal131.inc                                                                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                        ;            ;
; stratix_pll.inc                                                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                       ;            ;
; stratixii_pll.inc                                                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                     ;            ;
; cycloneii_pll.inc                                                                  ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                     ;            ;
; db/pll0_altpll.v                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/pll0_altpll.v                                                                   ;            ;
; system_monitor.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/system_monitor.sv                                                                  ;            ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;            ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;            ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;            ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;            ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;            ;
; altrom.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                            ;            ;
; altram.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                            ;            ;
; altdpram.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;            ;
; db/altsyncram_3ig1.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_3ig1.tdf                                                             ;            ;
; db/altsyncram_4ig1.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_4ig1.tdf                                                             ;            ;
; altera_std_synchronizer.v                                                          ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                             ;            ;
; db/altsyncram_mo81.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_mo81.tdf                                                             ;            ;
; sld_virtual_jtag_basic.v                                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                              ;            ;
; scfifo.tdf                                                                         ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                            ;            ;
; a_regfifo.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                         ;            ;
; a_dpfifo.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                          ;            ;
; a_i2fifo.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                          ;            ;
; a_fffifo.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                          ;            ;
; a_f2fifo.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                          ;            ;
; db/scfifo_aq21.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/scfifo_aq21.tdf                                                                 ;            ;
; db/a_dpfifo_h031.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/a_dpfifo_h031.tdf                                                               ;            ;
; db/a_fefifo_7cf.tdf                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/a_fefifo_7cf.tdf                                                                ;            ;
; db/cntr_4n7.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/cntr_4n7.tdf                                                                    ;            ;
; db/dpram_ek21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/dpram_ek21.tdf                                                                  ;            ;
; db/altsyncram_i0m1.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_i0m1.tdf                                                             ;            ;
; db/cntr_omb.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/cntr_omb.tdf                                                                    ;            ;
; alt_jtag_atlantic.v                                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                   ;            ;
; db/altsyncram_hrc1.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_hrc1.tdf                                                             ;            ;
; lvds_rf_input.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/lvds_rf_input.sv                                                                   ;            ;
; am_receiver.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/am_receiver.sv                                                                     ;            ;
; nco.sv                                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/nco.sv                                                                             ;            ;
; sine_cosine.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/sine_cosine.sv                                                                     ;            ;
; mixer.sv                                                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/mixer.sv                                                                           ;            ;
; lpm_mult.tdf                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                          ;            ;
; lpm_add_sub.inc                                                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;            ;
; multcore.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                                                          ;            ;
; bypassff.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                                          ;            ;
; altshift.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                                          ;            ;
; db/mult_8oo.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/mult_8oo.tdf                                                                    ;            ;
; cic_filter.sv                                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/cic_filter.sv                                                                      ;            ;
; am_demod.sv                                                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/am_demod.sv                                                                        ;            ;
; altsqrt.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                                                                                           ;            ;
; dffpipe.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                           ;            ;
; lpm_add_sub.tdf                                                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                       ;            ;
; addcore.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                                                           ;            ;
; look_add.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                                                          ;            ;
; alt_stratix_add_sub.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                               ;            ;
; db/add_sub_npc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_npc.tdf                                                                 ;            ;
; db/add_sub_mpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_mpc.tdf                                                                 ;            ;
; db/add_sub_lpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_lpc.tdf                                                                 ;            ;
; db/add_sub_kpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_kpc.tdf                                                                 ;            ;
; db/add_sub_jpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_jpc.tdf                                                                 ;            ;
; db/add_sub_ipc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_ipc.tdf                                                                 ;            ;
; db/add_sub_hpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_hpc.tdf                                                                 ;            ;
; db/add_sub_gpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_gpc.tdf                                                                 ;            ;
; db/add_sub_fpc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_fpc.tdf                                                                 ;            ;
; db/add_sub_epc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_epc.tdf                                                                 ;            ;
; db/add_sub_6oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_6oc.tdf                                                                 ;            ;
; db/add_sub_5oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_5oc.tdf                                                                 ;            ;
; db/add_sub_4oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_4oc.tdf                                                                 ;            ;
; db/add_sub_3oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_3oc.tdf                                                                 ;            ;
; db/add_sub_2oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_2oc.tdf                                                                 ;            ;
; db/add_sub_1oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_1oc.tdf                                                                 ;            ;
; db/add_sub_vnc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/add_sub_vnc.tdf                                                                 ;            ;
; dffpipe.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                                                                                           ;            ;
; pwm.sv                                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/pwm.sv                                                                             ;            ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ;            ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;            ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;            ;
; db/altsyncram_vno1.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/altsyncram_vno1.tdf                                                             ;            ;
; db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif                                           ;            ;
+------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,056                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 4548                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1346                                                                          ;
;     -- 3 input functions                    ; 2647                                                                          ;
;     -- <=2 input functions                  ; 555                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 2680                                                                          ;
;     -- arithmetic mode                      ; 1868                                                                          ;
;                                             ;                                                                               ;
; Total registers                             ; 4489                                                                          ;
;     -- Dedicated logic registers            ; 4489                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 46                                                                            ;
; Total memory bits                           ; 150528                                                                        ;
; Embedded Multiplier 9-bit elements          ; 8                                                                             ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; pll0:pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4456                                                                          ;
; Total fan-out                               ; 30515                                                                         ;
; Average fan-out                             ; 3.27                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdr                                                                                                            ; 4548 (1)          ; 4489 (0)     ; 150528      ; 8            ; 0       ; 4         ; 46   ; 0            ; |sdr                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |am_receiver:am_receiver|                                                                                    ; 2052 (0)          ; 2489 (1)     ; 8192        ; 8            ; 0       ; 4         ; 0    ; 0            ; |sdr|am_receiver:am_receiver                                                                                                                                                                                                                                                                                                         ; work         ;
;       |am_demod:demod|                                                                                          ; 131 (33)          ; 133 (27)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsqrt:sqrt|                                                                                         ; 98 (17)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt                                                                                                                                                                                                                                                                             ; work         ;
;             |dffpipe:a_delay|                                                                                   ; 0 (0)             ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:a_delay                                                                                                                                                                                                                                                             ; work         ;
;             |dffpipe:b_dffe[0]|                                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[0]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:b_dffe[11]|                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[11]                                                                                                                                                                                                                                                          ; work         ;
;             |dffpipe:b_dffe[13]|                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[13]                                                                                                                                                                                                                                                          ; work         ;
;             |dffpipe:b_dffe[15]|                                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[15]                                                                                                                                                                                                                                                          ; work         ;
;             |dffpipe:b_dffe[3]|                                                                                 ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[3]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:b_dffe[5]|                                                                                 ; 2 (2)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[5]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:b_dffe[7]|                                                                                 ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[7]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:b_dffe[9]|                                                                                 ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[9]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:r_dffe[3]|                                                                                 ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[3]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:r_dffe[5]|                                                                                 ; 4 (4)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[5]                                                                                                                                                                                                                                                           ; work         ;
;             |dffpipe:r_dffe[7]|                                                                                 ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[7]                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_1oc:auto_generated|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[1]|add_sub_1oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_2oc:auto_generated|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[2]|add_sub_2oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_3oc:auto_generated|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[3]|add_sub_3oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_4oc:auto_generated|                                                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[4]|add_sub_4oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                        ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_5oc:auto_generated|                                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[5]|add_sub_5oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_6oc:auto_generated|                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[6]|add_sub_6oc:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                        ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                  ; work         ;
;                |add_sub_epc:auto_generated|                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[7]|add_sub_epc:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |lpm_mult:i_square|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|lpm_mult:i_square                                                                                                                                                                                                                                                                        ; work         ;
;             |mult_8oo:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|lpm_mult:i_square|mult_8oo:auto_generated                                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:q_square|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square                                                                                                                                                                                                                                                                        ; work         ;
;             |mult_8oo:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated                                                                                                                                                                                                                                                ; work         ;
;       |cic_filter:i_cic|                                                                                        ; 917 (917)         ; 1136 (1136)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|cic_filter:i_cic                                                                                                                                                                                                                                                                                        ; work         ;
;       |cic_filter:q_cic|                                                                                        ; 904 (904)         ; 1122 (1122)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|cic_filter:q_cic                                                                                                                                                                                                                                                                                        ; work         ;
;       |mixer:mixer|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|mixer:mixer                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:mult_cosine|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine                                                                                                                                                                                                                                                                        ; work         ;
;             |mult_8oo:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine|mult_8oo:auto_generated                                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:mult_sine|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine                                                                                                                                                                                                                                                                          ; work         ;
;             |mult_8oo:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;       |nco:nco|                                                                                                 ; 100 (32)          ; 97 (32)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|nco:nco                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sine_cosine:lut|                                                                                      ; 68 (68)           ; 65 (65)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|nco:nco|sine_cosine:lut                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:ram_table_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_vno1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated                                                                                                                                                                                                                       ; work         ;
;    |lvds_rf_input:rf_in|                                                                                        ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|lvds_rf_input:rf_in                                                                                                                                                                                                                                                                                                             ; work         ;
;    |oscillator:osc|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|oscillator:osc                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|oscillator:osc|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component                                                                                                                                                                                                                                                    ; work         ;
;    |pll0:pll0|                                                                                                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|pll0:pll0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                                 ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|pll0:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |pll0_altpll:auto_generated|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|pll0:pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;    |pwm:pwm|                                                                                                    ; 35 (35)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|pwm:pwm                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |qsys_block:qsys|                                                                                            ; 2274 (0)          ; 1848 (0)     ; 142336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys                                                                                                                                                                                                                                                                                                                 ; qsys_block   ;
;       |altera_reset_controller:rst_controller|                                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                           ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; qsys_block   ;
;       |ps2_keyboard:ps2|                                                                                        ; 72 (16)           ; 71 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|ps2_keyboard:ps2                                                                                                                                                                                                                                                                                                ; qsys_block   ;
;          |ps2_receive:ps2_rx|                                                                                   ; 56 (20)           ; 51 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx                                                                                                                                                                                                                                                                             ; qsys_block   ;
;             |debounce:clk|                                                                                      ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk                                                                                                                                                                                                                                                                ; qsys_block   ;
;             |debounce:dat|                                                                                      ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat                                                                                                                                                                                                                                                                ; qsys_block   ;
;       |qsys_block_NIOS:nios|                                                                                    ; 995 (708)         ; 583 (314)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios                                                                                                                                                                                                                                                                                            ; qsys_block   ;
;          |qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|                                              ; 287 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci                                                                                                                                                                                                                                    ; qsys_block   ;
;             |qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|           ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper                                                                                                                                            ; qsys_block   ;
;                |qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|          ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk                                                      ; qsys_block   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|                ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck                                                            ; qsys_block   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy                                                                               ; work         ;
;             |qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|                             ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg                                                                                                                                                              ; qsys_block   ;
;             |qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break                                                                                                                                                                ; qsys_block   ;
;             |qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|                               ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug                                                                                                                                                                ; qsys_block   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; work         ;
;             |qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|                                     ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem                                                                                                                                                                      ; qsys_block   ;
;                |qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram                                                                                                   ; qsys_block   ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_mo81:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated                                          ; work         ;
;          |qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a                                                                                                                                                                                                                     ; qsys_block   ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_3ig1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated                                                                                                                                                            ; work         ;
;          |qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b                                                                                                                                                                                                                     ; qsys_block   ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_4ig1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated                                                                                                                                                            ; work         ;
;       |qsys_block_cic_gain:cic_gain|                                                                            ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_cic_gain:cic_gain                                                                                                                                                                                                                                                                                    ; qsys_block   ;
;       |qsys_block_jtag_uart:jtag_uart|                                                                          ; 142 (38)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                  ; qsys_block   ;
;          |alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|                                             ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                         ; work         ;
;          |qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r                                                                                                                                                                                                                  ; qsys_block   ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_aq21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                         |cntr_4n7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                        ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                               ; work         ;
;                      |cntr_omb:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                     ; work         ;
;                      |dpram_ek21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                  ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                      ; work         ;
;          |qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w                                                                                                                                                                                                                  ; qsys_block   ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_aq21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                         |cntr_4n7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                        ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                               ; work         ;
;                      |cntr_omb:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                     ; work         ;
;                      |dpram_ek21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                  ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                      ; work         ;
;       |qsys_block_mm_interconnect_0:mm_interconnect_0|                                                          ; 751 (0)           ; 789 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                  ; qsys_block   ;
;          |altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                             ; qsys_block   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                             ; qsys_block   ;
;          |altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; qsys_block   ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                      ; qsys_block   ;
;          |altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                               ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                              ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_001|                                                   ; 50 (0)            ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001                                                                                                                                                                                                               ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 50 (50)           ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_002|                                                   ; 1 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002                                                                                                                                                                                                               ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 1 (1)             ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_003|                                                   ; 1 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003                                                                                                                                                                                                               ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 1 (1)             ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_004|                                                   ; 1 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004                                                                                                                                                                                                               ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 1 (1)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage_005|                                                   ; 27 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005                                                                                                                                                                                                               ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 27 (27)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                           ; qsys_block   ;
;          |altera_avalon_st_pipeline_stage:pipeline_stage|                                                       ; 57 (0)            ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage                                                                                                                                                                                                                   ; qsys_block   ;
;             |altera_avalon_st_pipeline_base:core|                                                               ; 57 (57)           ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; qsys_block   ;
;          |altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                           ; qsys_block   ;
;          |altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                    ; qsys_block   ;
;          |altera_merlin_master_translator:nios_data_master_translator|                                          ; 15 (15)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                      ; qsys_block   ;
;          |altera_merlin_master_translator:nios_instruction_master_translator|                                   ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                               ; qsys_block   ;
;          |altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                  ; qsys_block   ;
;          |altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                       ; qsys_block   ;
;          |altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                    ; qsys_block   ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                         ; 12 (4)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ; qsys_block   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                       ; qsys_block   ;
;          |altera_merlin_slave_translator:cic_gain_s1_translator|                                                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator                                                                                                                                                                                                            ; qsys_block   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                            ; qsys_block   ;
;          |altera_merlin_slave_translator:nios_jtag_debug_module_translator|                                     ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator                                                                                                                                                                                                 ; qsys_block   ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                          ; qsys_block   ;
;          |altera_merlin_slave_translator:phase_increment_s1_translator|                                         ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator                                                                                                                                                                                                     ; qsys_block   ;
;          |altera_merlin_slave_translator:ps2_slave_translator|                                                  ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator                                                                                                                                                                                                              ; qsys_block   ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                        ; 6 (6)             ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                    ; qsys_block   ;
;          |altera_merlin_width_adapter:width_adapter|                                                            ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                        ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_addr_router:addr_router|                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                             ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|                                         ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                       ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                               ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                           ; 59 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                       ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                          ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|                                           ; 69 (65)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                       ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                          ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                               ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                           ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                              ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002|                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                       ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                                                                                                               ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                           ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                       ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                   ; qsys_block   ;
;       |qsys_block_onchip_ram:onchip_ram|                                                                        ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                ; qsys_block   ;
;          |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_hrc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated                                                                                                                                                                                                                       ; work         ;
;       |qsys_block_phase_increment:phase_increment|                                                              ; 34 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_phase_increment:phase_increment                                                                                                                                                                                                                                                                      ; qsys_block   ;
;       |qsys_block_sdram:sdram|                                                                                  ; 268 (218)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram                                                                                                                                                                                                                                                                                          ; qsys_block   ;
;          |qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|                          ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module                                                                                                                                                                                                              ; qsys_block   ;
;    |sld_hub:auto_hub|                                                                                           ; 160 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 159 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                         ; work         ;
;    |system_monitor:monitor0|                                                                                    ; 24 (24)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr|system_monitor:monitor0                                                                                                                                                                                                                                                                                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif    ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; qsys_block_NIOS_ociram_default_contents.mif ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; qsys_block_NIOS_rf_ram_a.mif                ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; qsys_block_NIOS_rf_ram_b.mif                ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; qsys_block_onchip_ram.hex                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                          ; IP Include File                                                                ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Altera ; ALTINT_OSC                         ; N/A     ; N/A          ; N/A          ; |sdr|oscillator:osc                                                                                                                                                      ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/oscillator.v ;
; Altera ; ALTPLL                             ; N/A     ; N/A          ; N/A          ; |sdr|pll0:pll0                                                                                                                                                           ; D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/pll0.v       ;
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys                                                                                                                                                     ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_cic_gain:cic_gain                                                                                                                        ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_irq_mapper:irq_mapper                                                                                                                    ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart                                                                                                                      ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0                                                                                                      ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router                                                 ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001                                         ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                            ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator                                                ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent                      ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                           ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                               ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                           ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                           ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_004                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_005                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_006                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router                                                     ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router_001                                                 ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002                                             ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003                                             ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_004                                             ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_005                                             ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_006                                             ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                          ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent               ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent        ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator                                     ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent           ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo      ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                              ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent                    ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo               ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator                                         ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent               ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo          ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage                                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_st_pipeline_stage    ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator                                                  ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent                        ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                           ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                               ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                       ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                   ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                         ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                            ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                        ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios                                                                                                                                ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram                                                                                                                    ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_phase_increment:phase_increment                                                                                                          ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|altera_reset_controller:rst_controller                                                                                                              ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
; Altera ; altera_avalon_new_sdram_controller ; 13.1    ; N/A          ; N/A          ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram                                                                                                                              ; qsys_block/synthesis/../../qsys_block.qsys                                     ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm ;
+--------+--------+--------+--------+------------------------------------------+
; Name   ; fsm.S4 ; fsm.S3 ; fsm.S2 ; fsm.S1                                   ;
+--------+--------+--------+--------+------------------------------------------+
; fsm.S1 ; 0      ; 0      ; 0      ; 0                                        ;
; fsm.S2 ; 0      ; 0      ; 1      ; 1                                        ;
; fsm.S3 ; 0      ; 1      ; 0      ; 1                                        ;
; fsm.S4 ; 1      ; 0      ; 0      ; 1                                        ;
+--------+--------+--------+--------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_next                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_state                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000     ;
+------------+------------+------------+------------+----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1              ;
+------------+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|qsys_block_sdram:sdram|i_state                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[48,50]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[50]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[50]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[49]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[48]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|av_readdata_pre[4..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_chipselect_pre                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[1,2,4..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ipending_reg[1,2,4..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_im:the_qsys_block_NIOS_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_im:the_qsys_block_NIOS_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_xbrk:the_qsys_block_NIOS_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data0[11,23..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[42,64,65,79,81]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[48,50]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[60,66,67,82,83]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[45]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[1,2,4..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[11,23..31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[56]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[42,64,65,79,81]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[60,66,67,82,83]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[26]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0,1]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0]|sr[0][1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0]|sr[0][0]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; lvds_rf_input:rf_in|data_out[0]                                                                                                                                                                                                                                                 ; Merged with am_receiver:am_receiver|clock_sreset_reg                                                                                                                                                                                                                                        ;
; lvds_rf_input:rf_in|data_out[2..15]                                                                                                                                                                                                                                             ; Merged with lvds_rf_input:rf_in|data_out[1]                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2]                                                                                                                                                      ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                    ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                    ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                           ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                           ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                       ;
; qsys_block:qsys|ps2_keyboard:ps2|s_readdata[9..31]                                                                                                                                                                                                                              ; Merged with qsys_block:qsys|ps2_keyboard:ps2|s_readdata[8]                                                                                                                                                                                                                                  ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                                                       ; Merged with qsys_block:qsys|qsys_block_sdram:sdram|i_addr[11]                                                                                                                                                                                                                               ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|av_readdata_pre[8..30]                                                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|av_readdata_pre[31]                                                                                                                                          ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[43]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[44]                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[43]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                          ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                   ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|waitrequest_reset_override                                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                      ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|waitrequest_reset_override                                                                                                                          ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[67,68,79,81]                                                                                                        ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[67,68,79,81]                                                                                                        ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[56]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                           ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                           ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                  ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                    ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                    ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[62]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[61]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[68]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[100]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                 ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[52,80]                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[51]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[62]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[61]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[68]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[100]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[52,80]                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[51]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][79]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                     ;
; am_receiver:am_receiver|cic_filter:q_cic|comb_enable                                                                                                                                                                                                                            ; Merged with am_receiver:am_receiver|cic_filter:i_cic|comb_enable                                                                                                                                                                                                                            ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[11]                                                                                                                                                                                                                   ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[11]                                                                                                                                                                                                                   ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[10]                                                                                                                                                                                                                   ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[10]                                                                                                                                                                                                                   ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[9]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[9]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[8]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[8]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[7]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[7]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[6]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[6]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[5]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[5]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[4]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[4]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[3]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[3]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[2]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[2]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[1]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[1]                                                                                                                                                                                                                    ;
; am_receiver:am_receiver|cic_filter:q_cic|decimation_count[0]                                                                                                                                                                                                                    ; Merged with am_receiver:am_receiver|cic_filter:i_cic|decimation_count[0]                                                                                                                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|ps2_keyboard:ps2|s_readdata[8]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|av_readdata_pre[31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[56]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[55]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[55]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[55]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[55]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[49]                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[54]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][31]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][30]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][29]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][28]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][27]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][26]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][25]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][24]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][23]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][22]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][21]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][20]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][19]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][18]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][17]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][16]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][15]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][14]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][13]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][12]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][11]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][10]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][9]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][8]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][7]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][6]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][5]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][4]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][3]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][2]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][31]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][30]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][29]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][28]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][27]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][26]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][25]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][24]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][23]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][22]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][21]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][20]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][19]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][18]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][17]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][16]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][15]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][14]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][13]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][12]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][11]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][10]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][9]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][8]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][7]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][6]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][5]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][4]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][3]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][2]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; am_receiver:am_receiver|cic_filter:i_cic|sub_node[4][0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[0..15,19,44,54,66,80,82]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[100]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[100]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[62]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[62]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[4]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[4]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[3]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[3]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[16]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[16]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[11]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[11]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[5]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[5]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[1]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[1]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[21]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[21]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[20]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[20]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[18]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[18]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[17]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[17]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[10]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[10]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[6]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[6]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[27]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[27]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[25]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[25]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[24]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[24]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[23]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[23]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[22]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[22]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[28]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[28]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[30]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[30]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data0[31]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[31]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~6                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~7                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~8                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~9                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~10                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~11                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~12                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm~13                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~9                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~10                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~13                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~14                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~16                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~4                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~5                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~6                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~14                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~15                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~16                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.011 ; Merged with qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.001 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[53]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[41]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[53]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[54]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 1028                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[19],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[41],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[41],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[16],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[15],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[14],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[13],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[12],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[11],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[21],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[20],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[19],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[18],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[17],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[10],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[9],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[7],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[27],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[26],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[25],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[24],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[23],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[22],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[28],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[29],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[30],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data0[31]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                           ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[50],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[50],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[48],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[48],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[26],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[56],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[55],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[54]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[54],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[80],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[82],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[66],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[44],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[15],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[14],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[13],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[12],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[11],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[10],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[9],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[7],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[0]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[42]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[42],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                     ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[53],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[53],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                               ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[45],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[18],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[55]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[55],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[81]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[81],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                 ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                  ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                        ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[49],                                                                                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data0[49]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[60]                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[60],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                ;
;                                                                                                                                                                                                                                                                               ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[100]                                                                                                                    ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|trigbrktype                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[83]                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[83],                                                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                  ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                   ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[2]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[2]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[1]                                                                                                                                                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[1]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[24]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[79]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[79]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[65]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[65]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[64]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[64]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[50]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[50]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[48]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[82]                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[82]                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[67]                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[66]                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[66]                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                  ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                  ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                  ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                    ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                         ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                         ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                         ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                              ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[56]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[28]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[27]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[26]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[25]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                      ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|ps2_keyboard:ps2|s_readdata[8]                                                                                                                                                                                                                                ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|av_readdata_pre[31]                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_NIOS:nios|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                 ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                   ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                               ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                   ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                               ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                 ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.101 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                     ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4489  ;
; Number of registers using Synchronous Clear  ; 206   ;
; Number of registers using Synchronous Load   ; 283   ;
; Number of registers using Asynchronous Clear ; 1274  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2621  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                                                                                   ; 1       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[11]                                                                                                                                 ; 10      ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                   ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                   ; 2       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                        ; 1       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[13]                                                                                                                        ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[11]                                                                                                                        ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[10]                                                                                                                        ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[9]                                                                                                                         ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[7]                                                                                                                         ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[6]                                                                                                                         ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[5]                                                                                                                         ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                  ; 11      ;
; qsys_block:qsys|qsys_block_NIOS:nios|i_read                                                                                                                                       ; 7       ;
; qsys_block:qsys|qsys_block_NIOS:nios|F_pc[21]                                                                                                                                     ; 2       ;
; qsys_block:qsys|qsys_block_NIOS:nios|F_pc[13]                                                                                                                                     ; 5       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                     ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                     ; 4       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                        ; 2       ;
; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                               ; 9       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|t_dav                                                                                                                              ; 3       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                      ; 22      ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|av_waitrequest                                                                                                                     ; 4       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                     ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                        ; 1       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst2                                                                      ; 3       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; 2       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]        ; 2       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                          ; 2       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                     ; 1       ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                         ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                          ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; 3       ;
; Total number of inverted registers = 44                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                              ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                    ; Type ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------+
; am_receiver:am_receiver|nco:nco|sine_cosine:lut|ram_dataa[0..15] ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|ram_table_rtl_0 ; RAM  ;
; am_receiver:am_receiver|nco:nco|sine_cosine:lut|ram_datab[0..15] ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|ram_table_rtl_0 ; RAM  ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdr|pwm:pwm|compare_reg[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdr|pwm:pwm|data_reg[1]                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|d_byteenable[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|readdata[1]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|wait_latency_counter[1]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[0]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|av_ld_byte0_data[0]                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|av_ld_byte1_data[6]                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_src2[15]                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_src1[1]                                                                                                                                                                                                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_src1[19]                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_shift_rot_result[15]                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|D_iw[31]                                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|s_readdata[2]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|s_readdata[1]                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_out[1]                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_out[3]                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdr|system_monitor:monitor0|counter[8]                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[16]                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:i_cic|decimation_count[10]                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|MonDReg[7]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|MonDReg[15]                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[8]                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_src2[18]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|d_writedata[26]                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|counter[8]                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|counter[5]                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|F_pc[3]                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[25]                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|MonAReg[5]                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:i_cic|data_out[5]                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:i_cic|data_out[11]                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_bank[1]                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break|break_readreg[4]                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|d_byteenable[3]                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:q_cic|data_out[3]                                                                                                                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:q_cic|data_out[14]                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[8]                                                                                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sdr|am_receiver:am_receiver|cic_filter:q_cic|data_out[1]                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|active_addr[1]                                                                                                                                                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|F_pc[13]                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|E_logic_result[28]                                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|W_rf_wr_data[20]                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sdr|qsys_block:qsys|qsys_block_NIOS:nios|D_dst_regnum[4]                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |sdr|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |sdr|qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm                                                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|Selector34                                                                                                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sdr|qsys_block:qsys|qsys_block_sdram:sdram|Selector27                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |sdr|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[16] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[16] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER      ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; -833                   ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_monitor:monitor0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLOCKS         ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                                     ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_block_NIOS_rf_ram_a.mif ; String                                                                                                   ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                                                           ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                    ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                           ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                            ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                           ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                           ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                            ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                           ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                       ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                       ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                        ;
; INIT_FILE                          ; qsys_block_NIOS_rf_ram_a.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                            ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_3ig1              ; Untyped                                                                                                        ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                                                                     ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_block_NIOS_rf_ram_b.mif ; String                                                                                                   ;
+----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                                                           ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                    ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                           ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                            ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                           ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                           ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                            ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                           ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                       ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                       ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                        ;
; INIT_FILE                          ; qsys_block_NIOS_rf_ram_b.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                            ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4ig1              ; Untyped                                                                                                        ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram ;
+----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                       ; Type                                                                                                                                                                                                        ;
+----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_block_NIOS_ociram_default_contents.mif ; String                                                                                                                                                                                                      ;
+----------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                                                                                                                              ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                 ; Untyped                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                                          ; Signed Integer                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                                           ; Signed Integer                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                                         ; Signed Integer                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                                           ; Untyped                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                                           ; Untyped                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                                           ; Untyped                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                           ; Signed Integer                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE                          ; qsys_block_NIOS_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                           ; Signed Integer                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III                                 ; Untyped                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mo81                             ; Untyped                                                                                                                                                                                                           ;
+------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram ;
+----------------+---------------------------+--------------------------------------------------+
; Parameter Name ; Value                     ; Type                                             ;
+----------------+---------------------------+--------------------------------------------------+
; INIT_FILE      ; qsys_block_onchip_ram.hex ; String                                           ;
+----------------+---------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                   ;
+------------------------------------+---------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                ;
; WIDTH_A                            ; 32                        ; Signed Integer                                         ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                         ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                ;
; WIDTH_B                            ; 1                         ; Untyped                                                ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                ;
; INIT_FILE                          ; qsys_block_onchip_ram.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 4096                      ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_hrc1           ; Untyped                                                ;
+------------------------------------+---------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2 ;
+----------------+-----------+--------------------------------------------------+
; Parameter Name ; Value     ; Type                                             ;
+----------------+-----------+--------------------------------------------------+
; SYSTEM_CLOCK   ; 100000000 ; Signed Integer                                   ;
+----------------+-----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx ;
+----------------+-----------+---------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                ;
+----------------+-----------+---------------------------------------------------------------------+
; SYSTEM_CLOCK   ; 100000000 ; Signed Integer                                                      ;
+----------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk ;
+----------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                             ;
+----------------+-----------+----------------------------------------------------------------------------------+
; SYSTEM_CLOCK   ; 100000000 ; Signed Integer                                                                   ;
; DELAY_US       ; 5         ; Signed Integer                                                                   ;
; WIDTHM         ; 3         ; Signed Integer                                                                   ;
+----------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat ;
+----------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                             ;
+----------------+-----------+----------------------------------------------------------------------------------+
; SYSTEM_CLOCK   ; 100000000 ; Signed Integer                                                                   ;
; DELAY_US       ; 5         ; Signed Integer                                                                   ;
; WIDTHM         ; 3         ; Signed Integer                                                                   ;
+----------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 24    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 24    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 24    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 24    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 24    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 65    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_W                ; 24    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                                                                 ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                                                                 ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                                                                 ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 65    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_W                ; 24    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                     ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 41    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 46    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 42    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 43    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 44    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 45    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 51    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 48    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                                          ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                          ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                 ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                          ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 24    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router|qsys_block_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|qsys_block_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router_001|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002|qsys_block_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_004|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_005|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_006|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 41    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 48    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 42    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 44    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 45    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 58    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 57    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                    ;
; OUT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                    ;
; OUT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 50    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 48    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 82    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                ;
; IN_PKT_ADDR_H                 ; 41    ; Signed Integer                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 42    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 48    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 50    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 51    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 53    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 54    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 56    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 77    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 78    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 47    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 57    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 58    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 79    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 81    ; Signed Integer                                                                                                ;
; IN_ST_DATA_W                  ; 82    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_H                ; 59    ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 60    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 66    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 68    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 65    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                ;
; OUT_ST_DATA_W                 ; 100   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 24    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 59    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 60    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 66    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 68    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 69    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 71    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 72    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 74    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 95    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 96    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 65    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 75    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 76    ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 97    ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 99    ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 100   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 41    ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 42    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 48    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 47    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 57    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 58    ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 82    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL  ; 100   ; Signed Integer                                                                                                                  ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                  ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH    ; 7     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH       ; 100   ; Signed Integer                                                                                                                  ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 109   ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL  ; 82    ; Signed Integer                                                                                                                      ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                      ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH    ; 7     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH       ; 82    ; Signed Integer                                                                                                                      ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 91    ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL  ; 100   ; Signed Integer                                                                                                                      ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                      ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH    ; 7     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH       ; 100   ; Signed Integer                                                                                                                      ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 109   ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL  ; 100   ; Signed Integer                                                                                                                      ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                      ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH    ; 7     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH       ; 100   ; Signed Integer                                                                                                                      ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 109   ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL  ; 82    ; Signed Integer                                                                                                                      ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                      ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH    ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH       ; 82    ; Signed Integer                                                                                                                      ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 84    ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL  ; 100   ; Signed Integer                                                                                                                      ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                      ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH    ; 7     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH       ; 100   ; Signed Integer                                                                                                                      ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 109   ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lvds_rf_input:rf_in ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
; CIC_DECIMATION ; 4096  ; Signed Integer                              ;
; CIC_STAGES     ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|nco:nco ;
+----------------+----------------------+--------------------------------------+
; Parameter Name ; Value                ; Type                                 ;
+----------------+----------------------+--------------------------------------+
; WIDTH          ; 16                   ; Signed Integer                       ;
; WIDTHA         ; 32                   ; Signed Integer                       ;
; WIDTHS         ; 16                   ; Signed Integer                       ;
; WIDTHT         ; 11                   ; Signed Integer                       ;
; FILE           ; quarter_wave_512.hex ; String                               ;
+----------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|nco:nco|sine_cosine:lut ;
+----------------+----------------------+------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                 ;
+----------------+----------------------+------------------------------------------------------+
; WIDTH          ; 16                   ; Signed Integer                                       ;
; WIDTHT         ; 11                   ; Signed Integer                                       ;
; FILE           ; quarter_wave_512.hex ; String                                               ;
+----------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine ;
+------------------------------------------------+-------------+--------------------------------------+
; Parameter Name                                 ; Value       ; Type                                 ;
+------------------------------------------------+-------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                       ;
; LPM_WIDTHB                                     ; 16          ; Signed Integer                       ;
; LPM_WIDTHP                                     ; 32          ; Signed Integer                       ;
; LPM_WIDTHR                                     ; 0           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                       ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                              ;
; LPM_PIPELINE                                   ; 2           ; Signed Integer                       ;
; LATENCY                                        ; 0           ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                              ;
; USE_EAB                                        ; OFF         ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_8oo    ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                              ;
+------------------------------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine ;
+------------------------------------------------+-------------+----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                   ;
+------------------------------------------------+-------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHB                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHP                                     ; 32          ; Signed Integer                         ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                         ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                ;
; LPM_PIPELINE                                   ; 2           ; Signed Integer                         ;
; LATENCY                                        ; 0           ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                ;
; USE_EAB                                        ; OFF         ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_8oo    ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                ;
+------------------------------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|cic_filter:i_cic ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
; STAGES         ; 5     ; Signed Integer                                               ;
; DDELAY         ; 1     ; Signed Integer                                               ;
; DECIMATION     ; 4096  ; Signed Integer                                               ;
; WIDTHR         ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|cic_filter:q_cic ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
; STAGES         ; 5     ; Signed Integer                                               ;
; DDELAY         ; 1     ; Signed Integer                                               ;
; DECIMATION     ; 4096  ; Signed Integer                                               ;
; WIDTHR         ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                          ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                          ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                          ;
; PIPELINE       ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|lpm_mult:i_square ;
+------------------------------------------------+-------------+----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                   ;
+------------------------------------------------+-------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHB                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHP                                     ; 32          ; Signed Integer                         ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                         ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                ;
; LPM_PIPELINE                                   ; 2           ; Signed Integer                         ;
; LATENCY                                        ; 0           ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                ;
; USE_EAB                                        ; OFF         ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_8oo    ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                ;
+------------------------------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square ;
+------------------------------------------------+-------------+----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                   ;
+------------------------------------------------+-------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHB                                     ; 16          ; Signed Integer                         ;
; LPM_WIDTHP                                     ; 32          ; Signed Integer                         ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                         ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                ;
; LPM_PIPELINE                                   ; 2           ; Signed Integer                         ;
; LATENCY                                        ; 0           ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                ;
; USE_EAB                                        ; OFF         ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_8oo    ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                ;
+------------------------------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:pwm ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; WIDTH          ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                        ;
+------------------------------------+------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped                                     ;
; WIDTH_A                            ; 16                                       ; Untyped                                     ;
; WIDTHAD_A                          ; 9                                        ; Untyped                                     ;
; NUMWORDS_A                         ; 512                                      ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                     ;
; WIDTH_B                            ; 16                                       ; Untyped                                     ;
; WIDTHAD_B                          ; 9                                        ; Untyped                                     ;
; NUMWORDS_B                         ; 512                                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                     ;
; INIT_FILE                          ; db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_vno1                          ; Untyped                                     ;
+------------------------------------+------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll0:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                 ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
; Entity Instance                           ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 4                                                        ;
; Entity Instance                       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine   ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:i_square ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm:pwm"                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "am_receiver:am_receiver|cic_filter:q_cic" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; data_in_valid  ; Input  ; Info     ; Stuck at VCC                    ;
; data_out_valid ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "am_receiver:am_receiver|cic_filter:i_cic" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; data_in_valid ; Input ; Info     ; Stuck at VCC                      ;
+---------------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "am_receiver:am_receiver"                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; demodulated_out[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002|qsys_block_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|qsys_block_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router|qsys_block_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ps2_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cic_gain_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_increment_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx"                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_clk         ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_dat         ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_pib:the_qsys_block_NIOS_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_nios2_oci_fifo_wrptr_inc:the_qsys_block_NIOS_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dtrace:the_qsys_block_NIOS_nios2_oci_dtrace|qsys_block_NIOS_nios2_oci_td_mode:qsys_block_NIOS_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_itrace:the_qsys_block_NIOS_nios2_oci_itrace"                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_xbrk:the_qsys_block_NIOS_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci"     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[2..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_test_bench:the_qsys_block_NIOS_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                               ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                          ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_NIOS:nios"            ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "oscillator:osc" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; oscena ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Thu May 21 10:09:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdr -c sdr
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/qsys_block.v
    Info (12023): Found entity 1: qsys_block
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv
    Info (12023): Found entity 1: qsys_block_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_003.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_id_router_003_default_decode
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/debounce.sv
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/ps2_keyboard.sv
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/ps2_receive.sv
    Info (12023): Found entity 1: ps2_receive
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_phase_increment.v
    Info (12023): Found entity 1: qsys_block_phase_increment
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_cic_gain.v
    Info (12023): Found entity 1: qsys_block_cic_gain
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_sdram.v
    Info (12023): Found entity 1: qsys_block_sdram_input_efifo_module
    Info (12023): Found entity 2: qsys_block_sdram
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_onchip_ram.v
    Info (12023): Found entity 1: qsys_block_onchip_ram
Info (12021): Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/qsys_block_jtag_uart.v
    Info (12023): Found entity 1: qsys_block_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: qsys_block_jtag_uart_scfifo_w
    Info (12023): Found entity 3: qsys_block_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: qsys_block_jtag_uart_scfifo_r
    Info (12023): Found entity 5: qsys_block_jtag_uart
Info (12021): Found 21 design units, including 21 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios.v
    Info (12023): Found entity 1: qsys_block_NIOS_register_bank_a_module
    Info (12023): Found entity 2: qsys_block_NIOS_register_bank_b_module
    Info (12023): Found entity 3: qsys_block_NIOS_nios2_oci_debug
    Info (12023): Found entity 4: qsys_block_NIOS_ociram_sp_ram_module
    Info (12023): Found entity 5: qsys_block_NIOS_nios2_ocimem
    Info (12023): Found entity 6: qsys_block_NIOS_nios2_avalon_reg
    Info (12023): Found entity 7: qsys_block_NIOS_nios2_oci_break
    Info (12023): Found entity 8: qsys_block_NIOS_nios2_oci_xbrk
    Info (12023): Found entity 9: qsys_block_NIOS_nios2_oci_dbrk
    Info (12023): Found entity 10: qsys_block_NIOS_nios2_oci_itrace
    Info (12023): Found entity 11: qsys_block_NIOS_nios2_oci_td_mode
    Info (12023): Found entity 12: qsys_block_NIOS_nios2_oci_dtrace
    Info (12023): Found entity 13: qsys_block_NIOS_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: qsys_block_NIOS_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: qsys_block_NIOS_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: qsys_block_NIOS_nios2_oci_fifo
    Info (12023): Found entity 17: qsys_block_NIOS_nios2_oci_pib
    Info (12023): Found entity 18: qsys_block_NIOS_nios2_oci_im
    Info (12023): Found entity 19: qsys_block_NIOS_nios2_performance_monitors
    Info (12023): Found entity 20: qsys_block_NIOS_nios2_oci
    Info (12023): Found entity 21: qsys_block_NIOS
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: qsys_block_NIOS_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios_jtag_debug_module_tck.v
    Info (12023): Found entity 1: qsys_block_NIOS_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: qsys_block_NIOS_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios_oci_test_bench.v
    Info (12023): Found entity 1: qsys_block_NIOS_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios_test_bench.v
    Info (12023): Found entity 1: qsys_block_NIOS_test_bench
Warning (12125): Using design file sdr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdr
Info (12127): Elaborating entity "sdr" for the top level hierarchy
Warning (12125): Using design file oscillator.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: oscillator_altint_osc_i57
    Info (12023): Found entity 2: oscillator
Info (12128): Elaborating entity "oscillator" for hierarchy "oscillator:osc"
Info (12128): Elaborating entity "oscillator_altint_osc_i57" for hierarchy "oscillator:osc|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component"
Warning (12125): Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll0
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll0:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll0:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-833"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:pll0|altpll:altpll_component|pll0_altpll:auto_generated"
Warning (12125): Using design file system_monitor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: system_monitor
Info (12128): Elaborating entity "system_monitor" for hierarchy "system_monitor:monitor0"
Info (12128): Elaborating entity "qsys_block" for hierarchy "qsys_block:qsys"
Info (12128): Elaborating entity "qsys_block_NIOS" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios"
Info (12128): Elaborating entity "qsys_block_NIOS_test_bench" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_test_bench:the_qsys_block_NIOS_test_bench"
Info (12128): Elaborating entity "qsys_block_NIOS_register_bank_a_module" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "qsys_block_NIOS_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ig1.tdf
    Info (12023): Found entity 1: altsyncram_3ig1
Info (12128): Elaborating entity "altsyncram_3ig1" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated"
Info (12128): Elaborating entity "qsys_block_NIOS_register_bank_b_module" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "qsys_block_NIOS_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf
    Info (12023): Found entity 1: altsyncram_4ig1
Info (12128): Elaborating entity "altsyncram_4ig1" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_debug" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_ocimem" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem"
Info (12128): Elaborating entity "qsys_block_NIOS_ociram_sp_ram_module" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "qsys_block_NIOS_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mo81.tdf
    Info (12023): Found entity 1: altsyncram_mo81
Info (12128): Elaborating entity "altsyncram_mo81" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_avalon_reg" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_avalon_reg:the_qsys_block_NIOS_nios2_avalon_reg"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_break" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_break:the_qsys_block_NIOS_nios2_oci_break"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_xbrk" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_xbrk:the_qsys_block_NIOS_nios2_oci_xbrk"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_dbrk" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dbrk:the_qsys_block_NIOS_nios2_oci_dbrk"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_itrace" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_itrace:the_qsys_block_NIOS_nios2_oci_itrace"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_dtrace" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dtrace:the_qsys_block_NIOS_nios2_oci_dtrace"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_td_mode" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_dtrace:the_qsys_block_NIOS_nios2_oci_dtrace|qsys_block_NIOS_nios2_oci_td_mode:qsys_block_NIOS_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_fifo" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_compute_input_tm_cnt" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_nios2_oci_compute_input_tm_cnt:the_qsys_block_NIOS_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_fifo_wrptr_inc" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_nios2_oci_fifo_wrptr_inc:the_qsys_block_NIOS_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_fifo_cnt_inc" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_nios2_oci_fifo_cnt_inc:the_qsys_block_NIOS_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "qsys_block_NIOS_oci_test_bench" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_fifo:the_qsys_block_NIOS_nios2_oci_fifo|qsys_block_NIOS_oci_test_bench:the_qsys_block_NIOS_oci_test_bench"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_pib" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_pib:the_qsys_block_NIOS_nios2_oci_pib"
Info (12128): Elaborating entity "qsys_block_NIOS_nios2_oci_im" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_im:the_qsys_block_NIOS_nios2_oci_im"
Info (12128): Elaborating entity "qsys_block_NIOS_jtag_debug_module_wrapper" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "qsys_block_NIOS_jtag_debug_module_tck" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck"
Info (12128): Elaborating entity "qsys_block_NIOS_jtag_debug_module_sysclk" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_block_NIOS_jtag_debug_module_phy"
Info (12128): Elaborating entity "qsys_block_jtag_uart" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "qsys_block_jtag_uart_scfifo_w" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "qsys_block_jtag_uart_scfifo_r" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "qsys_block_onchip_ram" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "qsys_block_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrc1.tdf
    Info (12023): Found entity 1: altsyncram_hrc1
Info (12128): Elaborating entity "altsyncram_hrc1" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated"
Info (12128): Elaborating entity "qsys_block_sdram" for hierarchy "qsys_block:qsys|qsys_block_sdram:sdram"
Info (12128): Elaborating entity "qsys_block_sdram_input_efifo_module" for hierarchy "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module"
Info (12128): Elaborating entity "qsys_block_cic_gain" for hierarchy "qsys_block:qsys|qsys_block_cic_gain:cic_gain"
Info (12128): Elaborating entity "qsys_block_phase_increment" for hierarchy "qsys_block:qsys|qsys_block_phase_increment:phase_increment"
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "qsys_block:qsys|ps2_keyboard:ps2"
Info (12128): Elaborating entity "ps2_receive" for hierarchy "qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx"
Info (12128): Elaborating entity "debounce" for hierarchy "qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_addr_router" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_addr_router_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router:addr_router|qsys_block_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_addr_router_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_addr_router_001:addr_router_001|qsys_block_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router:id_router|qsys_block_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router_002" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router_002_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_002:id_router_002|qsys_block_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router_003" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_id_router_003_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_id_router_003:id_router_003|qsys_block_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_xbar_demux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_xbar_mux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_xbar_mux_003" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_xbar_demux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_xbar_demux_003" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_xbar_mux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core"
Info (12128): Elaborating entity "qsys_block_irq_mapper" for hierarchy "qsys_block:qsys|qsys_block_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12125): Using design file lvds_rf_input.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lvds_rf_input
Info (12128): Elaborating entity "lvds_rf_input" for hierarchy "lvds_rf_input:rf_in"
Warning (12125): Using design file am_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: am_receiver
Info (12128): Elaborating entity "am_receiver" for hierarchy "am_receiver:am_receiver"
Warning (12125): Using design file nco.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: nco
Info (12128): Elaborating entity "nco" for hierarchy "am_receiver:am_receiver|nco:nco"
Warning (12125): Using design file sine_cosine.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sine_cosine
Info (12128): Elaborating entity "sine_cosine" for hierarchy "am_receiver:am_receiver|nco:nco|sine_cosine:lut"
Warning (10030): Net "ram_table.data_a" at sine_cosine.sv(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram_table.waddr_a" at sine_cosine.sv(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram_table.we_a" at sine_cosine.sv(16) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file mixer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mixer
Info (12128): Elaborating entity "mixer" for hierarchy "am_receiver:am_receiver|mixer:mixer"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine"
Info (12130): Elaborated megafunction instantiation "am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine"
Info (12133): Instantiated megafunction "am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8oo.tdf
    Info (12023): Found entity 1: mult_8oo
Info (12128): Elaborating entity "mult_8oo" for hierarchy "am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated"
Warning (12125): Using design file cic_filter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cic_filter
Info (12128): Elaborating entity "cic_filter" for hierarchy "am_receiver:am_receiver|cic_filter:i_cic"
Info (10648): Verilog HDL Display System Task info at cic_filter.sv(54): Output Width :          76
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cdata_reg" into its bus
Warning (12125): Using design file am_demod.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: am_demod
Info (12128): Elaborating entity "am_demod" for hierarchy "am_receiver:am_receiver|am_demod:demod"
Info (12128): Elaborating entity "altsqrt" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12130): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12133): Instantiated megafunction "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt" with the following parameter:
    Info (12134): Parameter "pipeline" = "8"
    Info (12134): Parameter "width" = "33"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[16]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[16]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_npc.tdf
    Info (12023): Found entity 1: add_sub_npc
Info (12128): Elaborating entity "add_sub_npc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[16]|add_sub_npc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mpc.tdf
    Info (12023): Found entity 1: add_sub_mpc
Info (12128): Elaborating entity "add_sub_mpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[15]|add_sub_mpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lpc.tdf
    Info (12023): Found entity 1: add_sub_lpc
Info (12128): Elaborating entity "add_sub_lpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[14]|add_sub_lpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kpc.tdf
    Info (12023): Found entity 1: add_sub_kpc
Info (12128): Elaborating entity "add_sub_kpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[13]|add_sub_kpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jpc.tdf
    Info (12023): Found entity 1: add_sub_jpc
Info (12128): Elaborating entity "add_sub_jpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[12]|add_sub_jpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ipc.tdf
    Info (12023): Found entity 1: add_sub_ipc
Info (12128): Elaborating entity "add_sub_ipc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[11]|add_sub_ipc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hpc.tdf
    Info (12023): Found entity 1: add_sub_hpc
Info (12128): Elaborating entity "add_sub_hpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[10]|add_sub_hpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gpc.tdf
    Info (12023): Found entity 1: add_sub_gpc
Info (12128): Elaborating entity "add_sub_gpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[9]|add_sub_gpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[8]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[7]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6oc.tdf
    Info (12023): Found entity 1: add_sub_6oc
Info (12128): Elaborating entity "add_sub_6oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[6]|add_sub_6oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5oc.tdf
    Info (12023): Found entity 1: add_sub_5oc
Info (12128): Elaborating entity "add_sub_5oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[5]|add_sub_5oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4oc.tdf
    Info (12023): Found entity 1: add_sub_4oc
Info (12128): Elaborating entity "add_sub_4oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[4]|add_sub_4oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3oc.tdf
    Info (12023): Found entity 1: add_sub_3oc
Info (12128): Elaborating entity "add_sub_3oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[3]|add_sub_3oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2oc.tdf
    Info (12023): Found entity 1: add_sub_2oc
Info (12128): Elaborating entity "add_sub_2oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[2]|add_sub_2oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1oc.tdf
    Info (12023): Found entity 1: add_sub_1oc
Info (12128): Elaborating entity "add_sub_1oc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[1]|add_sub_1oc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12128): Elaborating entity "add_sub_vnc" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|lpm_add_sub:subtractors[0]|add_sub_vnc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:a_delay", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[16]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[16]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[15]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[14]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[13]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[12]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[11]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[10]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[9]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[8]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[7]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[6]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[5]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[4]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[3]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[2]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[1]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:b_dffe[0]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[16]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[16]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[15]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[14]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[13]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[12]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[11]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[10]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[9]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[8]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[7]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[6]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[5]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[4]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[3]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[2]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[1]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:r_dffe[0]", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Info (12128): Elaborating entity "dffpipe" for hierarchy "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:q_final_dff"
Info (12131): Elaborated megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt|dffpipe:q_final_dff", which is child of megafunction instantiation "am_receiver:am_receiver|am_demod:demod|altsqrt:sqrt"
Warning (12125): Using design file pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pwm"
Info (13014): Ignored 9 buffer(s)
    Info (13016): Ignored 9 CARRY_SUM buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "am_receiver:am_receiver|nco:nco|sine_cosine:lut|ram_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif
Info (12130): Elaborated megafunction instantiation "am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0"
Info (12133): Instantiated megafunction "am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/sdr.ram0_sine_cosine_b4905c4d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vno1.tdf
    Info (12023): Found entity 1: altsyncram_vno1
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "qsys_block:qsys|ps2_keyboard:ps2|ps2_dat" has no driver
    Warning (13040): Bidir "qsys_block:qsys|ps2_keyboard:ps2|ps2_clk" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "audio_out[1]" is stuck at GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 468 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pwm:pwm|data_reg[7]~1"
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    clock_in1
    Info (332111):   20.000    clock_in2
    Info (332111):   10.000 pll0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll0|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/output_files/sdr.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_in1"
Info (21057): Implemented 6495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 6274 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu May 21 10:10:21 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusProjects/Development_Kits/DE0_CYCLONEIII/SDR_CycloneIII/output_files/sdr.map.smsg.


