;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; dialDirPin
dialDirPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
dialDirPin__0__MASK EQU 0x20
dialDirPin__0__PC EQU CYREG_PRT2_PC5
dialDirPin__0__PORT EQU 2
dialDirPin__0__SHIFT EQU 5
dialDirPin__AG EQU CYREG_PRT2_AG
dialDirPin__AMUX EQU CYREG_PRT2_AMUX
dialDirPin__BIE EQU CYREG_PRT2_BIE
dialDirPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dialDirPin__BYP EQU CYREG_PRT2_BYP
dialDirPin__CTL EQU CYREG_PRT2_CTL
dialDirPin__DM0 EQU CYREG_PRT2_DM0
dialDirPin__DM1 EQU CYREG_PRT2_DM1
dialDirPin__DM2 EQU CYREG_PRT2_DM2
dialDirPin__DR EQU CYREG_PRT2_DR
dialDirPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dialDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dialDirPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dialDirPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dialDirPin__MASK EQU 0x20
dialDirPin__PORT EQU 2
dialDirPin__PRT EQU CYREG_PRT2_PRT
dialDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dialDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dialDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dialDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dialDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dialDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dialDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dialDirPin__PS EQU CYREG_PRT2_PS
dialDirPin__SHIFT EQU 5
dialDirPin__SLW EQU CYREG_PRT2_SLW

; fireDirPin
fireDirPin__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
fireDirPin__0__MASK EQU 0x02
fireDirPin__0__PC EQU CYREG_PRT3_PC1
fireDirPin__0__PORT EQU 3
fireDirPin__0__SHIFT EQU 1
fireDirPin__AG EQU CYREG_PRT3_AG
fireDirPin__AMUX EQU CYREG_PRT3_AMUX
fireDirPin__BIE EQU CYREG_PRT3_BIE
fireDirPin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
fireDirPin__BYP EQU CYREG_PRT3_BYP
fireDirPin__CTL EQU CYREG_PRT3_CTL
fireDirPin__DM0 EQU CYREG_PRT3_DM0
fireDirPin__DM1 EQU CYREG_PRT3_DM1
fireDirPin__DM2 EQU CYREG_PRT3_DM2
fireDirPin__DR EQU CYREG_PRT3_DR
fireDirPin__INP_DIS EQU CYREG_PRT3_INP_DIS
fireDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
fireDirPin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
fireDirPin__LCD_EN EQU CYREG_PRT3_LCD_EN
fireDirPin__MASK EQU 0x02
fireDirPin__PORT EQU 3
fireDirPin__PRT EQU CYREG_PRT3_PRT
fireDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
fireDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
fireDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
fireDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
fireDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
fireDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
fireDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
fireDirPin__PS EQU CYREG_PRT3_PS
fireDirPin__SHIFT EQU 1
fireDirPin__SLW EQU CYREG_PRT3_SLW

; angleDirPin
angleDirPin__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
angleDirPin__0__MASK EQU 0x80
angleDirPin__0__PC EQU CYREG_PRT1_PC7
angleDirPin__0__PORT EQU 1
angleDirPin__0__SHIFT EQU 7
angleDirPin__AG EQU CYREG_PRT1_AG
angleDirPin__AMUX EQU CYREG_PRT1_AMUX
angleDirPin__BIE EQU CYREG_PRT1_BIE
angleDirPin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
angleDirPin__BYP EQU CYREG_PRT1_BYP
angleDirPin__CTL EQU CYREG_PRT1_CTL
angleDirPin__DM0 EQU CYREG_PRT1_DM0
angleDirPin__DM1 EQU CYREG_PRT1_DM1
angleDirPin__DM2 EQU CYREG_PRT1_DM2
angleDirPin__DR EQU CYREG_PRT1_DR
angleDirPin__INP_DIS EQU CYREG_PRT1_INP_DIS
angleDirPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
angleDirPin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
angleDirPin__LCD_EN EQU CYREG_PRT1_LCD_EN
angleDirPin__MASK EQU 0x80
angleDirPin__PORT EQU 1
angleDirPin__PRT EQU CYREG_PRT1_PRT
angleDirPin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
angleDirPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
angleDirPin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
angleDirPin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
angleDirPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
angleDirPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
angleDirPin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
angleDirPin__PS EQU CYREG_PRT1_PS
angleDirPin__SHIFT EQU 7
angleDirPin__SLW EQU CYREG_PRT1_SLW

; dialStepPin
dialStepPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
dialStepPin__0__MASK EQU 0x10
dialStepPin__0__PC EQU CYREG_PRT2_PC4
dialStepPin__0__PORT EQU 2
dialStepPin__0__SHIFT EQU 4
dialStepPin__AG EQU CYREG_PRT2_AG
dialStepPin__AMUX EQU CYREG_PRT2_AMUX
dialStepPin__BIE EQU CYREG_PRT2_BIE
dialStepPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dialStepPin__BYP EQU CYREG_PRT2_BYP
dialStepPin__CTL EQU CYREG_PRT2_CTL
dialStepPin__DM0 EQU CYREG_PRT2_DM0
dialStepPin__DM1 EQU CYREG_PRT2_DM1
dialStepPin__DM2 EQU CYREG_PRT2_DM2
dialStepPin__DR EQU CYREG_PRT2_DR
dialStepPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dialStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dialStepPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dialStepPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dialStepPin__MASK EQU 0x10
dialStepPin__PORT EQU 2
dialStepPin__PRT EQU CYREG_PRT2_PRT
dialStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dialStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dialStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dialStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dialStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dialStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dialStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dialStepPin__PS EQU CYREG_PRT2_PS
dialStepPin__SHIFT EQU 4
dialStepPin__SLW EQU CYREG_PRT2_SLW

; fireStepPin
fireStepPin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
fireStepPin__0__MASK EQU 0x01
fireStepPin__0__PC EQU CYREG_PRT3_PC0
fireStepPin__0__PORT EQU 3
fireStepPin__0__SHIFT EQU 0
fireStepPin__AG EQU CYREG_PRT3_AG
fireStepPin__AMUX EQU CYREG_PRT3_AMUX
fireStepPin__BIE EQU CYREG_PRT3_BIE
fireStepPin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
fireStepPin__BYP EQU CYREG_PRT3_BYP
fireStepPin__CTL EQU CYREG_PRT3_CTL
fireStepPin__DM0 EQU CYREG_PRT3_DM0
fireStepPin__DM1 EQU CYREG_PRT3_DM1
fireStepPin__DM2 EQU CYREG_PRT3_DM2
fireStepPin__DR EQU CYREG_PRT3_DR
fireStepPin__INP_DIS EQU CYREG_PRT3_INP_DIS
fireStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
fireStepPin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
fireStepPin__LCD_EN EQU CYREG_PRT3_LCD_EN
fireStepPin__MASK EQU 0x01
fireStepPin__PORT EQU 3
fireStepPin__PRT EQU CYREG_PRT3_PRT
fireStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
fireStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
fireStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
fireStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
fireStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
fireStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
fireStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
fireStepPin__PS EQU CYREG_PRT3_PS
fireStepPin__SHIFT EQU 0
fireStepPin__SLW EQU CYREG_PRT3_SLW

; angleStepPin
angleStepPin__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
angleStepPin__0__MASK EQU 0x40
angleStepPin__0__PC EQU CYREG_PRT1_PC6
angleStepPin__0__PORT EQU 1
angleStepPin__0__SHIFT EQU 6
angleStepPin__AG EQU CYREG_PRT1_AG
angleStepPin__AMUX EQU CYREG_PRT1_AMUX
angleStepPin__BIE EQU CYREG_PRT1_BIE
angleStepPin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
angleStepPin__BYP EQU CYREG_PRT1_BYP
angleStepPin__CTL EQU CYREG_PRT1_CTL
angleStepPin__DM0 EQU CYREG_PRT1_DM0
angleStepPin__DM1 EQU CYREG_PRT1_DM1
angleStepPin__DM2 EQU CYREG_PRT1_DM2
angleStepPin__DR EQU CYREG_PRT1_DR
angleStepPin__INP_DIS EQU CYREG_PRT1_INP_DIS
angleStepPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
angleStepPin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
angleStepPin__LCD_EN EQU CYREG_PRT1_LCD_EN
angleStepPin__MASK EQU 0x40
angleStepPin__PORT EQU 1
angleStepPin__PRT EQU CYREG_PRT1_PRT
angleStepPin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
angleStepPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
angleStepPin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
angleStepPin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
angleStepPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
angleStepPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
angleStepPin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
angleStepPin__PS EQU CYREG_PRT1_PS
angleStepPin__SHIFT EQU 6
angleStepPin__SLW EQU CYREG_PRT1_SLW

; stepper_isr_timer
stepper_isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
stepper_isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
stepper_isr_timer__INTC_MASK EQU 0x01
stepper_isr_timer__INTC_NUMBER EQU 0
stepper_isr_timer__INTC_PRIOR_NUM EQU 7
stepper_isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
stepper_isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
stepper_isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
