$comment
	File created using the following command:
		vcd file lab5.msim.vcd -direction
$end
$date
	Thu Apr 09 09:25:12 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab5_vlg_vec_tst $end
$var reg 1 ! addi $end
$var reg 1 " br $end
$var reg 1 # brz $end
$var reg 1 $ clr $end
$var reg 1 % delay_done $end
$var reg 1 & mov $end
$var reg 1 ' mova $end
$var reg 1 ( movr $end
$var reg 1 ) movrhs $end
$var reg 1 * pause $end
$var reg 1 + register_is_zero $end
$var reg 1 , sr0 $end
$var reg 1 - srh0 $end
$var reg 1 . subi $end
$var reg 1 / temp_is_negative $end
$var reg 1 0 temp_is_positive $end
$var reg 1 1 temp_is_zero $end
$var wire 1 2 alu_add_sub $end
$var wire 1 3 alu_set_high $end
$var wire 1 4 alu_set_low $end
$var wire 1 5 commit_branch $end
$var wire 1 6 decrement_temp $end
$var wire 1 7 enable_delay_counter $end
$var wire 1 8 increment_pc $end
$var wire 1 9 increment_temp $end
$var wire 1 : load_temp $end
$var wire 1 ; op1_mux_select [1] $end
$var wire 1 < op1_mux_select [0] $end
$var wire 1 = op2_mux_select [1] $end
$var wire 1 > op2_mux_select [0] $end
$var wire 1 ? result_mux_select $end
$var wire 1 @ select_immediate [1] $end
$var wire 1 A select_immediate [0] $end
$var wire 1 B select_write_address [1] $end
$var wire 1 C select_write_address [0] $end
$var wire 1 D start_delay_counter $end
$var wire 1 E write_reg_file $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L mova~input_o $end
$var wire 1 M ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 N register_is_zero~input_o $end
$var wire 1 O br~input_o $end
$var wire 1 P brz~input_o $end
$var wire 1 Q commit_branch_reg~0_combout $end
$var wire 1 R temp_is_zero~input_o $end
$var wire 1 S clr~input_o $end
$var wire 1 T increment_pc_reg~3_combout $end
$var wire 1 U movhrs_stage.01_372~combout $end
$var wire 1 V movhrs_stage.10~0_combout $end
$var wire 1 W movhrs_stage.10_359~combout $end
$var wire 1 X movrhs~input_o $end
$var wire 1 Y movhrs_stage.10~1_combout $end
$var wire 1 Z movhrs_stage.00~0_combout $end
$var wire 1 [ movhrs_stage.00_385~combout $end
$var wire 1 \ movr_stage.01_333~combout $end
$var wire 1 ] increment_pc_reg~5_combout $end
$var wire 1 ^ movr_stage.10_320~combout $end
$var wire 1 _ movr~input_o $end
$var wire 1 ` movr_stage.10~0_combout $end
$var wire 1 a movr_stage.00~0_combout $end
$var wire 1 b movr_stage.00_346~combout $end
$var wire 1 c increment_pc_reg~0_combout $end
$var wire 1 d mov~input_o $end
$var wire 1 e addi~input_o $end
$var wire 1 f srh0~input_o $end
$var wire 1 g subi~input_o $end
$var wire 1 h sr0~input_o $end
$var wire 1 i increment_pc_reg~2_combout $end
$var wire 1 j pause~input_o $end
$var wire 1 k delay_done~input_o $end
$var wire 1 l pause_delay~0_combout $end
$var wire 1 m start_delay_counter_reg~0_combout $end
$var wire 1 n pause_delay~combout $end
$var wire 1 o increment_pc_reg~1_combout $end
$var wire 1 p increment_pc_reg~4_combout $end
$var wire 1 q temp_is_positive~input_o $end
$var wire 1 r temp_is_negative~input_o $end
$var wire 1 s write_reg_file_reg~0_combout $end
$var wire 1 t write_reg_file_reg~1_combout $end
$var wire 1 u start_delay_counter_reg~1_combout $end
$var wire 1 v enable_delay_counter_reg~1_combout $end
$var wire 1 w enable_delay_counter_reg~0_combout $end
$var wire 1 x enable_delay_counter_reg~2_combout $end
$var wire 1 y load_temp_reg~0_combout $end
$var wire 1 z increment_temp_reg~0_combout $end
$var wire 1 { decrement_temp_reg~0_combout $end
$var wire 1 | alu_set_low_reg~0_combout $end
$var wire 1 } alu_add_sub_reg~0_combout $end
$var wire 1 ~ result_mux_select_reg~0_combout $end
$var wire 1 !! select_immediate_reg~0_combout $end
$var wire 1 "! select_immediate_reg~1_combout $end
$var wire 1 #! select_immediate_reg~2_combout $end
$var wire 1 $! select_write_address_reg~0_combout $end
$var wire 1 %! select_write_address_reg~1_combout $end
$var wire 1 &! write_reg_file_reg~2_combout $end
$var wire 1 '! op1_mux_select_reg~0_combout $end
$var wire 1 (! op1_mux_select_reg~1_combout $end
$var wire 1 )! increment_pc_reg~6_combout $end
$var wire 1 *! increment_pc_reg~7_combout $end
$var wire 1 +! op2_mux_select_reg~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
0'
0(
0)
0*
x+
0,
0-
0.
x/
x0
x1
02
03
04
05
06
07
08
09
0:
0<
0;
0>
0=
0?
0A
0@
0C
0B
0D
0E
0F
1G
xH
1I
1J
1K
0L
0M
xN
0O
0P
0Q
xR
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
xk
1l
0m
0n
0o
0p
xq
xr
xs
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
$end
#20000
1"
1O
1~
1t
1Q
15
1E
1?
0+!
1#!
1@
1>
#180000
0"
0O
0~
0t
0Q
05
0E
0?
1+!
0#!
0@
0>
#220000
1$
1S
0T
1t
1E
1p
18
#310000
0$
0S
1T
0t
0E
0p
08
#390000
1&
1d
0$!
0i
1|
14
1'!
1~
1t
1p
1%!
1C
18
1E
1?
1<
#470000
0&
0d
1$!
1i
0|
04
0'!
0~
0t
0p
0%!
0C
08
0E
0?
0<
#1000000
