// Seed: 2434937058
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output tri id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17,
    output tri id_18,
    input tri1 id_19
);
  wire id_21;
  nor primCall (
      id_2, id_1, id_19, id_4, id_9, id_22, id_21, id_3, id_7, id_15, id_12, id_10, id_0, id_6
  );
  assign id_16 = id_7;
  wire id_22;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_1
  );
endmodule
