$comment
	File created using the following command:
		vcd file display7_en.msim.vcd -direction
$end
$date
	Wed Sep 27 16:50:15 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module display7_en_vlg_vec_tst $end
$var reg 1 ! EN $end
$var reg 4 " SW [3:0] $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' e $end
$var wire 1 ( f $end
$var wire 1 ) g $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 a~output_o $end
$var wire 1 1 b~output_o $end
$var wire 1 2 c~output_o $end
$var wire 1 3 d~output_o $end
$var wire 1 4 e~output_o $end
$var wire 1 5 f~output_o $end
$var wire 1 6 g~output_o $end
$var wire 1 7 EN~input_o $end
$var wire 1 8 SW[0]~input_o $end
$var wire 1 9 SW[1]~input_o $end
$var wire 1 : SW[3]~input_o $end
$var wire 1 ; SW[2]~input_o $end
$var wire 1 < inst4~0_combout $end
$var wire 1 = inst2~0_combout $end
$var wire 1 > inst3~0_combout $end
$var wire 1 ? inst4~combout $end
$var wire 1 @ inst5~0_combout $end
$var wire 1 A inst6~0_combout $end
$var wire 1 B inst7~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
1$
1%
1&
1'
1(
1)
0*
1+
x,
1-
1.
1/
10
11
12
13
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#90000
1!
17
1A
1@
1?
1>
1=
1<
00
01
02
03
04
05
0(
0'
0&
0%
0$
0#
#190000
0!
07
0A
0@
0?
0>
0=
0<
10
11
12
13
14
15
1(
1'
1&
1%
1$
1#
#200000
b1 "
18
#320000
1!
17
1>
1=
01
02
0%
0$
#400000
b11 "
b10 "
08
19
1B
1@
1?
0>
1<
00
12
03
04
06
0)
0'
0&
1%
0#
#490000
0!
07
0B
0@
0?
0=
0<
10
11
13
14
16
1)
1'
1&
1$
1#
#600000
b11 "
18
#670000
1!
17
1B
1?
1>
1=
1<
00
01
02
03
06
0)
0&
0%
0$
0#
#710000
0!
07
0B
0?
0>
0=
0<
10
11
12
13
16
1)
1&
1%
1$
1#
#800000
b111 "
b101 "
b100 "
1!
08
09
1;
17
1B
1A
1>
1=
01
02
05
06
0)
0(
0%
0$
#1000000
