{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634142986307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634142986307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 11:36:26 2021 " "Processing started: Wed Oct 13 11:36:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634142986307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142986307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142986307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634142986807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634142986807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ing_serving_time_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ing_serving_time_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ing_serving_time_module " "Found entity 1: ing_serving_time_module" {  } { { "ing_serving_time_module.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/ing_serving_time_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drink_cost_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file drink_cost_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drink_cost_module " "Found entity 1: drink_cost_module" {  } { { "drink_cost_module.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/drink_cost_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_boton.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_boton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sel_boton " "Found entity 1: sel_boton" {  } { { "sel_boton.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/sel_boton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/maquina_cafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sumador.sv(13) " "Verilog HDL information at Sumador.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Sumador.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Sumador.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file registersumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSumador " "Found entity 1: RegisterSumador" {  } { { "RegisterSumador.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/RegisterSumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_mod " "Found entity 1: clock_mod" {  } { { "clock_mod.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/clock_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634142998917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result prueba.sv(33) " "Verilog HDL Implicit Net warning at prueba.sv(33): created implicit net for \"result\"" {  } { { "prueba.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142998917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba " "Elaborating entity \"prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634142998948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:maquina_estados " "Elaborating entity \"FSM\" for hierarchy \"FSM:maquina_estados\"" {  } { { "prueba.sv" "maquina_estados" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_mod clock_mod:clk_mod " "Elaborating entity \"clock_mod\" for hierarchy \"clock_mod:clk_mod\"" {  } { { "prueba.sv" "clk_mod" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_boton sel_boton:btn_or " "Elaborating entity \"sel_boton\" for hierarchy \"sel_boton:btn_or\"" {  } { { "prueba.sv" "btn_or" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sumador_monedas " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sumador_monedas\"" {  } { { "prueba.sv" "sumador_monedas" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sumador.sv(22) " "Verilog HDL assignment warning at Sumador.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "Sumador.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Sumador.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634142999073 "|prueba|Sumador:sumador_monedas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sumador.sv(25) " "Verilog HDL assignment warning at Sumador.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "Sumador.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Sumador.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634142999073 "|prueba|Sumador:sumador_monedas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:btn_reg " "Elaborating entity \"Register\" for hierarchy \"Register:btn_reg\"" {  } { { "prueba.sv" "btn_reg" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drink_cost_module drink_cost_module:bebida " "Elaborating entity \"drink_cost_module\" for hierarchy \"drink_cost_module:bebida\"" {  } { { "prueba.sv" "bebida" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ing_serving_time_module ing_serving_time_module:modulo_tiempo_servido " "Elaborating entity \"ing_serving_time_module\" for hierarchy \"ing_serving_time_module:modulo_tiempo_servido\"" {  } { { "prueba.sv" "modulo_tiempo_servido" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comparador_plata " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comparador_plata\"" {  } { { "prueba.sv" "comparador_plata" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:contador\"" {  } { { "prueba.sv" "contador" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999229 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Counter.sv(5) " "Verilog HDL Conditional Statement error at Counter.sv(5): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 5 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Counter.sv(4) " "Verilog HDL Always Construct warning at Counter.sv(4): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 "|prueba|Counter:contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Counter.sv(6) " "Inferred latch for \"Q\[0\]\" at Counter.sv(6)" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 "|prueba|Counter:contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Counter.sv(6) " "Inferred latch for \"Q\[1\]\" at Counter.sv(6)" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 "|prueba|Counter:contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Counter.sv(6) " "Inferred latch for \"Q\[2\]\" at Counter.sv(6)" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 "|prueba|Counter:contador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Counter.sv(6) " "Inferred latch for \"Q\[3\]\" at Counter.sv(6)" {  } { { "Counter.sv" "" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/Counter.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 "|prueba|Counter:contador"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Counter:contador " "Can't elaborate user hierarchy \"Counter:contador\"" {  } { { "prueba.sv" "contador" { Text "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/prueba.sv" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634142999245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/output_files/Laboratorio4.map.smsg " "Generated suppressed messages file C:/Users/Ignacio Carazo/Desktop/TallerDD/Lab4/output_files/Laboratorio4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634142999573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 13 11:36:39 2021 " "Processing ended: Wed Oct 13 11:36:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634142999573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634142999573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634142999573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634142999573 ""}
