# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do SAT_accelerator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic {C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:56 on Apr 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic" C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_synchronizer.v 
# -- Compiling module SAT_synchronizer
# 
# Top level modules:
# 	SAT_synchronizer
# End time: 01:09:56 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic {C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:56 on Apr 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic" C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_top.v 
# -- Compiling module SAT_accelerator_top
# 
# Top level modules:
# 	SAT_accelerator_top
# End time: 01:09:56 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic {C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:56 on Apr 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic" C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator.v 
# -- Compiling module SAT_accelerator
# ** Warning: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator.v(6): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	SAT_accelerator
# End time: 01:09:56 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:11 on Apr 09,2017
# vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_tb.v 
# -- Compiling module SAT_accelerator_tb
# -- Compiling module bufferReg
# 
# Top level modules:
# 	SAT_accelerator_tb
# End time: 01:10:11 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SAT_accelerator_tb
# vsim work.SAT_accelerator_tb 
# Start time: 01:10:15 on Apr 09,2017
# Loading work.SAT_accelerator_tb
# Loading work.SAT_accelerator_top
# Loading work.SAT_synchronizer
# Loading work.bufferReg
# Loading work.SAT_accelerator
add wave -position insertpoint  \
sim:/SAT_accelerator_tb/N
do C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/simulation/modelsim/wave.do
run
vlog -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:32 on Apr 09,2017
# vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/SAT_accelerator_tb.v 
# -- Compiling module SAT_accelerator_tb
# -- Compiling module bufferReg
# 
# Top level modules:
# 	SAT_accelerator_tb
# End time: 01:16:32 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SAT_accelerator_tb
# End time: 01:16:35 on Apr 09,2017, Elapsed time: 0:06:20
# Errors: 0, Warnings: 0
# vsim work.SAT_accelerator_tb 
# Start time: 01:16:35 on Apr 09,2017
# Loading work.SAT_accelerator_tb
# Loading work.SAT_accelerator_top
# Loading work.SAT_synchronizer
# Loading work.bufferReg
# Loading work.SAT_accelerator
add wave -position insertpoint  \
sim:/SAT_accelerator_tb/clk
do C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator_basic/simulation/modelsim/wave.do
run
# End time: 01:35:28 on Apr 09,2017, Elapsed time: 0:18:53
# Errors: 0, Warnings: 0
