#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 19 05:20:59 2025
# Process ID         : 5996
# Current directory  : C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.runs/synth_1
# Command line       : vivado.exe -log l2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source l2_wrapper.tcl
# Log file           : C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.runs/synth_1/l2_wrapper.vds
# Journal file       : C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.runs/synth_1\vivado.jou
# Running On         : Amars-XPS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 68374 MB
# Swap memory        : 9485 MB
# Total Virtual      : 77859 MB
# Available Virtual  : 14044 MB
#-----------------------------------------------------------
source l2_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/utils_1/imports/synth_1/Pipelined_FIR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/utils_1/imports/synth_1/Pipelined_FIR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top l2_wrapper -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.203 ; gain = 469.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'l2_wrapper' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/l2_wrapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fir_filter' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
	Parameter N bound to: 32'sb00000000000000000000000000110011 
	Parameter IO_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter COEFF_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter COEFF_FILE bound to: l2_coeffs_h0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'l2_coeffs_h0.mem' is read successfully [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter' (0#1) [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fir_filter__parameterized0' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
	Parameter N bound to: 32'sb00000000000000000000000000110011 
	Parameter IO_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter COEFF_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter COEFF_FILE bound to: l2_coeffs_h1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'l2_coeffs_h1.mem' is read successfully [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter__parameterized0' (0#1) [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fir_filter__parameterized1' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
	Parameter N bound to: 32'sb00000000000000000000000000110011 
	Parameter IO_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter COEFF_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter COEFF_FILE bound to: l2_coeffs_h0h1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'l2_coeffs_h0h1.mem' is read successfully [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter__parameterized1' (0#1) [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/fir_filter.sv:3]
WARNING: [Synth 8-324] index 2 out of range [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/l2_wrapper.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'l2_wrapper' (0#1) [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sources_1/new/l2_wrapper.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.465 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.465 ; gain = 591.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.465 ; gain = 591.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1146.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/constrs_1/new/fir_filter.xdc]
Finished Parsing XDC File [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/constrs_1/new/fir_filter.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1234.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1234.551 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.551 ; gain = 679.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.551 ; gain = 679.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.551 ; gain = 679.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.551 ; gain = 679.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 114   
	               16 Bit    Registers := 304   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP H1/accumulator_pipeline_reg[0], operation Mode is: (A*(B:0x3e32b))'.
DSP Report: register H1/accumulator_pipeline_reg[0] is absorbed into DSP H1/accumulator_pipeline_reg[0].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[0].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[1], operation Mode is: (PCIN+(A:0x3fff5e22)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[1] is absorbed into DSP H1/accumulator_pipeline_reg[1].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[1].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[1].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[2], operation Mode is: (PCIN+(A:0x3ffe1ac3)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[2] is absorbed into DSP H1/accumulator_pipeline_reg[2].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[2].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[2].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[3], operation Mode is: (PCIN+(A:0x3ffc414c)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[3] is absorbed into DSP H1/accumulator_pipeline_reg[3].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[3].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[3].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[4], operation Mode is: (PCIN+(A:0x3ffae924)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[4] is absorbed into DSP H1/accumulator_pipeline_reg[4].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[4].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[4].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[5], operation Mode is: (PCIN+(A:0x3ffba4a6)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[5] is absorbed into DSP H1/accumulator_pipeline_reg[5].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[5].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[5].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[6], operation Mode is: (PCIN+(A:0x3fff0559)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[6] is absorbed into DSP H1/accumulator_pipeline_reg[6].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[6].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[6].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[7], operation Mode is: (PCIN+(A:0x364e2)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[7] is absorbed into DSP H1/accumulator_pipeline_reg[7].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[7].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[7].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[8], operation Mode is: (PCIN+(A:0x5b190)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[8] is absorbed into DSP H1/accumulator_pipeline_reg[8].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[8].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[8].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[9], operation Mode is: (PCIN+(A:0x4311c)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[9] is absorbed into DSP H1/accumulator_pipeline_reg[9].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[9].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[9].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[10], operation Mode is: (PCIN+(A:0x9568)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[10] is absorbed into DSP H1/accumulator_pipeline_reg[10].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[10].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[10].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[11], operation Mode is: (PCIN+(A:0x3ffea9a9)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[11] is absorbed into DSP H1/accumulator_pipeline_reg[11].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[11].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[11].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[12], operation Mode is: PCIN+A*(B:0x5d57).
DSP Report: register H1/accumulator_pipeline_reg[12] is absorbed into DSP H1/accumulator_pipeline_reg[12].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[12].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[12].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[13], operation Mode is: (PCIN+(A:0x37555)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[13] is absorbed into DSP H1/accumulator_pipeline_reg[13].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[13].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[13].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[14], operation Mode is: (PCIN+(A:0x3fe2a)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[14] is absorbed into DSP H1/accumulator_pipeline_reg[14].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[14].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[14].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[15], operation Mode is: (PCIN+(A:0x11e51)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[15] is absorbed into DSP H1/accumulator_pipeline_reg[15].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[15].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[15].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[16], operation Mode is: (PCIN+(A:0x3ffe7278)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[16] is absorbed into DSP H1/accumulator_pipeline_reg[16].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[16].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[16].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[17], operation Mode is: PCIN+A*(B:0x3b388).
DSP Report: register H1/accumulator_pipeline_reg[17] is absorbed into DSP H1/accumulator_pipeline_reg[17].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[17].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[17].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[18], operation Mode is: (PCIN+(A:0x397db)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[18] is absorbed into DSP H1/accumulator_pipeline_reg[18].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[18].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[18].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[19], operation Mode is: (PCIN+(A:0x4bb4c)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[19] is absorbed into DSP H1/accumulator_pipeline_reg[19].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[19].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[19].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[20], operation Mode is: PCIN+A*(B:0x754e).
DSP Report: register H1/accumulator_pipeline_reg[20] is absorbed into DSP H1/accumulator_pipeline_reg[20].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[20].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[20].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[21], operation Mode is: (PCIN+(A:0x3ffb9123)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[21] is absorbed into DSP H1/accumulator_pipeline_reg[21].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[21].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[21].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[22], operation Mode is: (PCIN+(A:0x3ffe2a88)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[22] is absorbed into DSP H1/accumulator_pipeline_reg[22].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[22].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[22].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[23], operation Mode is: (PCIN+(A:0xa36d7)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[23] is absorbed into DSP H1/accumulator_pipeline_reg[23].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[23].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[23].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[24], operation Mode is: (PCIN+(A:0x178ca4)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[24] is absorbed into DSP H1/accumulator_pipeline_reg[24].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[24].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[24].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[25], operation Mode is: (PCIN+(A:0x1afc21)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[25] is absorbed into DSP H1/accumulator_pipeline_reg[25].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[25].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[25].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[26], operation Mode is: (PCIN+(A:0x117e0c)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[26] is absorbed into DSP H1/accumulator_pipeline_reg[26].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[26].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[26].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[27], operation Mode is: (PCIN+(A:0x350ac)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[27] is absorbed into DSP H1/accumulator_pipeline_reg[27].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[27].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[27].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[28], operation Mode is: (PCIN+(A:0x3ffb9060)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[28] is absorbed into DSP H1/accumulator_pipeline_reg[28].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[28].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[28].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[29], operation Mode is: (PCIN+(A:0x3ffd8d22)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[29] is absorbed into DSP H1/accumulator_pipeline_reg[29].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[29].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[29].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[30], operation Mode is: (PCIN+(A:0x32544)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[30] is absorbed into DSP H1/accumulator_pipeline_reg[30].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[30].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[30].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[31], operation Mode is: (PCIN+(A:0x4d3b7)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[31] is absorbed into DSP H1/accumulator_pipeline_reg[31].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[31].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[31].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[32], operation Mode is: (PCIN+(A:0x19faf)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[32] is absorbed into DSP H1/accumulator_pipeline_reg[32].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[32].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[32].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[33], operation Mode is: (PCIN+(A:0x3ffe8461)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[33] is absorbed into DSP H1/accumulator_pipeline_reg[33].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[33].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[33].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[34], operation Mode is: (PCIN+(A:0x3fff7383)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[34] is absorbed into DSP H1/accumulator_pipeline_reg[34].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[34].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[34].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[35], operation Mode is: (PCIN+(A:0x2d515)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[35] is absorbed into DSP H1/accumulator_pipeline_reg[35].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[35].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[35].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[36], operation Mode is: (PCIN+(A:0x437a6)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[36] is absorbed into DSP H1/accumulator_pipeline_reg[36].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[36].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[36].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[37], operation Mode is: (PCIN+(A:0x200c1)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[37] is absorbed into DSP H1/accumulator_pipeline_reg[37].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[37].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[37].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[38], operation Mode is: (PCIN+(A:0x3fff1b70)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[38] is absorbed into DSP H1/accumulator_pipeline_reg[38].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[38].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[38].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[39], operation Mode is: (PCIN+(A:0x3fff3353)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[39] is absorbed into DSP H1/accumulator_pipeline_reg[39].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[39].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[39].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[40], operation Mode is: (PCIN+(A:0x26bd5)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[40] is absorbed into DSP H1/accumulator_pipeline_reg[40].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[40].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[40].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[41], operation Mode is: (PCIN+(A:0x56581)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[41] is absorbed into DSP H1/accumulator_pipeline_reg[41].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[41].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[41].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[42], operation Mode is: (PCIN+(A:0x4fa9d)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[42] is absorbed into DSP H1/accumulator_pipeline_reg[42].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[42].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[42].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[43], operation Mode is: (PCIN+(A:0x144c4)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[43] is absorbed into DSP H1/accumulator_pipeline_reg[43].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[43].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[43].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[44], operation Mode is: (PCIN+(A:0x3ffd0c8e)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[44] is absorbed into DSP H1/accumulator_pipeline_reg[44].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[44].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[44].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[45], operation Mode is: (PCIN+(A:0x3ffaf014)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[45] is absorbed into DSP H1/accumulator_pipeline_reg[45].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[45].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[45].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[46], operation Mode is: (PCIN+(A:0x3ffb6b35)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[46] is absorbed into DSP H1/accumulator_pipeline_reg[46].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[46].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[46].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[47], operation Mode is: (PCIN+(A:0x3ffd3523)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[47] is absorbed into DSP H1/accumulator_pipeline_reg[47].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[47].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[47].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[48], operation Mode is: (PCIN+(A:0x3ffed69f)*B)'.
DSP Report: register H1/accumulator_pipeline_reg[48] is absorbed into DSP H1/accumulator_pipeline_reg[48].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[48].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[48].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[49], operation Mode is: PCIN+A*(B:0x3b418).
DSP Report: register H1/accumulator_pipeline_reg[49] is absorbed into DSP H1/accumulator_pipeline_reg[49].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[49].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[49].
DSP Report: Generating DSP H1/accumulator_pipeline_reg[50], operation Mode is: PCIN+A*(B:0x3f850).
DSP Report: register H1/accumulator_pipeline_reg[50] is absorbed into DSP H1/accumulator_pipeline_reg[50].
DSP Report: operator p_1_out is absorbed into DSP H1/accumulator_pipeline_reg[50].
DSP Report: operator p_0_out is absorbed into DSP H1/accumulator_pipeline_reg[50].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[0], operation Mode is: (A*(B:0x3f850))'.
DSP Report: register H0/accumulator_pipeline_reg[0] is absorbed into DSP H0/accumulator_pipeline_reg[0].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[0].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[1], operation Mode is: PCIN+A*(B:0x3b418).
DSP Report: register H0/accumulator_pipeline_reg[1] is absorbed into DSP H0/accumulator_pipeline_reg[1].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[1].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[1].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[2], operation Mode is: (PCIN+(A:0x3ffed69f)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[2] is absorbed into DSP H0/accumulator_pipeline_reg[2].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[2].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[2].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[3], operation Mode is: (PCIN+(A:0x3ffd3523)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[3] is absorbed into DSP H0/accumulator_pipeline_reg[3].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[3].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[3].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[4], operation Mode is: (PCIN+(A:0x3ffb6b35)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[4] is absorbed into DSP H0/accumulator_pipeline_reg[4].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[4].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[4].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[5], operation Mode is: (PCIN+(A:0x3ffaf014)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[5] is absorbed into DSP H0/accumulator_pipeline_reg[5].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[5].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[5].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[6], operation Mode is: (PCIN+(A:0x3ffd0c8e)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[6] is absorbed into DSP H0/accumulator_pipeline_reg[6].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[6].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[6].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[7], operation Mode is: (PCIN+(A:0x144c4)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[7] is absorbed into DSP H0/accumulator_pipeline_reg[7].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[7].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[7].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[8], operation Mode is: (PCIN+(A:0x4fa9d)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[8] is absorbed into DSP H0/accumulator_pipeline_reg[8].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[8].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[8].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[9], operation Mode is: (PCIN+(A:0x56581)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[9] is absorbed into DSP H0/accumulator_pipeline_reg[9].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[9].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[9].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[10], operation Mode is: (PCIN+(A:0x26bd5)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[10] is absorbed into DSP H0/accumulator_pipeline_reg[10].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[10].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[10].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[11], operation Mode is: (PCIN+(A:0x3fff3353)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[11] is absorbed into DSP H0/accumulator_pipeline_reg[11].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[11].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[11].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[12], operation Mode is: (PCIN+(A:0x3fff1b70)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[12] is absorbed into DSP H0/accumulator_pipeline_reg[12].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[12].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[12].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[13], operation Mode is: (PCIN+(A:0x200c1)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[13] is absorbed into DSP H0/accumulator_pipeline_reg[13].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[13].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[13].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[14], operation Mode is: (PCIN+(A:0x437a6)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[14] is absorbed into DSP H0/accumulator_pipeline_reg[14].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[14].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[14].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[15], operation Mode is: (PCIN+(A:0x2d515)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[15] is absorbed into DSP H0/accumulator_pipeline_reg[15].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[15].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[15].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[16], operation Mode is: (PCIN+(A:0x3fff7383)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[16] is absorbed into DSP H0/accumulator_pipeline_reg[16].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[16].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[16].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[17], operation Mode is: (PCIN+(A:0x3ffe8461)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[17] is absorbed into DSP H0/accumulator_pipeline_reg[17].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[17].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[17].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[18], operation Mode is: (PCIN+(A:0x19faf)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[18] is absorbed into DSP H0/accumulator_pipeline_reg[18].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[18].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[18].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[19], operation Mode is: (PCIN+(A:0x4d3b7)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[19] is absorbed into DSP H0/accumulator_pipeline_reg[19].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[19].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[19].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[20], operation Mode is: (PCIN+(A:0x32544)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[20] is absorbed into DSP H0/accumulator_pipeline_reg[20].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[20].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[20].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[21], operation Mode is: (PCIN+(A:0x3ffd8d22)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[21] is absorbed into DSP H0/accumulator_pipeline_reg[21].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[21].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[21].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[22], operation Mode is: (PCIN+(A:0x3ffb9060)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[22] is absorbed into DSP H0/accumulator_pipeline_reg[22].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[22].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[22].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[23], operation Mode is: (PCIN+(A:0x350ac)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[23] is absorbed into DSP H0/accumulator_pipeline_reg[23].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[23].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[23].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[24], operation Mode is: (PCIN+(A:0x117e0c)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[24] is absorbed into DSP H0/accumulator_pipeline_reg[24].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[24].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[24].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[25], operation Mode is: (PCIN+(A:0x1afc21)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[25] is absorbed into DSP H0/accumulator_pipeline_reg[25].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[25].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[25].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[26], operation Mode is: (PCIN+(A:0x178ca4)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[26] is absorbed into DSP H0/accumulator_pipeline_reg[26].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[26].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[26].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[27], operation Mode is: (PCIN+(A:0xa36d7)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[27] is absorbed into DSP H0/accumulator_pipeline_reg[27].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[27].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[27].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[28], operation Mode is: (PCIN+(A:0x3ffe2a88)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[28] is absorbed into DSP H0/accumulator_pipeline_reg[28].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[28].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[28].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[29], operation Mode is: (PCIN+(A:0x3ffb9123)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[29] is absorbed into DSP H0/accumulator_pipeline_reg[29].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[29].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[29].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[30], operation Mode is: PCIN+A*(B:0x754e).
DSP Report: register H0/accumulator_pipeline_reg[30] is absorbed into DSP H0/accumulator_pipeline_reg[30].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[30].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[30].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[31], operation Mode is: (PCIN+(A:0x4bb4c)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[31] is absorbed into DSP H0/accumulator_pipeline_reg[31].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[31].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[31].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[32], operation Mode is: (PCIN+(A:0x397db)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[32] is absorbed into DSP H0/accumulator_pipeline_reg[32].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[32].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[32].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[33], operation Mode is: PCIN+A*(B:0x3b388).
DSP Report: register H0/accumulator_pipeline_reg[33] is absorbed into DSP H0/accumulator_pipeline_reg[33].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[33].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[33].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[34], operation Mode is: (PCIN+(A:0x3ffe7278)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[34] is absorbed into DSP H0/accumulator_pipeline_reg[34].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[34].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[34].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[35], operation Mode is: (PCIN+(A:0x11e51)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[35] is absorbed into DSP H0/accumulator_pipeline_reg[35].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[35].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[35].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[36], operation Mode is: (PCIN+(A:0x3fe2a)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[36] is absorbed into DSP H0/accumulator_pipeline_reg[36].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[36].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[36].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[37], operation Mode is: (PCIN+(A:0x37555)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[37] is absorbed into DSP H0/accumulator_pipeline_reg[37].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[37].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[37].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[38], operation Mode is: PCIN+A*(B:0x5d57).
DSP Report: register H0/accumulator_pipeline_reg[38] is absorbed into DSP H0/accumulator_pipeline_reg[38].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[38].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[38].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[39], operation Mode is: (PCIN+(A:0x3ffea9a9)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[39] is absorbed into DSP H0/accumulator_pipeline_reg[39].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[39].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[39].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[40], operation Mode is: (PCIN+(A:0x9568)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[40] is absorbed into DSP H0/accumulator_pipeline_reg[40].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[40].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[40].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[41], operation Mode is: (PCIN+(A:0x4311c)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[41] is absorbed into DSP H0/accumulator_pipeline_reg[41].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[41].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[41].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[42], operation Mode is: (PCIN+(A:0x5b190)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[42] is absorbed into DSP H0/accumulator_pipeline_reg[42].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[42].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[42].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[43], operation Mode is: (PCIN+(A:0x364e2)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[43] is absorbed into DSP H0/accumulator_pipeline_reg[43].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[43].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[43].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[44], operation Mode is: (PCIN+(A:0x3fff0559)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[44] is absorbed into DSP H0/accumulator_pipeline_reg[44].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[44].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[44].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[45], operation Mode is: (PCIN+(A:0x3ffba4a6)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[45] is absorbed into DSP H0/accumulator_pipeline_reg[45].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[45].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[45].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[46], operation Mode is: (PCIN+(A:0x3ffae924)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[46] is absorbed into DSP H0/accumulator_pipeline_reg[46].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[46].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[46].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[47], operation Mode is: (PCIN+(A:0x3ffc414c)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[47] is absorbed into DSP H0/accumulator_pipeline_reg[47].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[47].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[47].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[48], operation Mode is: (PCIN+(A:0x3ffe1ac3)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[48] is absorbed into DSP H0/accumulator_pipeline_reg[48].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[48].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[48].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[49], operation Mode is: (PCIN+(A:0x3fff5e22)*B)'.
DSP Report: register H0/accumulator_pipeline_reg[49] is absorbed into DSP H0/accumulator_pipeline_reg[49].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[49].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[49].
DSP Report: Generating DSP H0/accumulator_pipeline_reg[50], operation Mode is: PCIN+A*(B:0x3e32b).
DSP Report: register H0/accumulator_pipeline_reg[50] is absorbed into DSP H0/accumulator_pipeline_reg[50].
DSP Report: operator p_1_out is absorbed into DSP H0/accumulator_pipeline_reg[50].
DSP Report: operator p_0_out is absorbed into DSP H0/accumulator_pipeline_reg[50].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[0], operation Mode is: (A*(B:0x3db7b))'.
DSP Report: register H0H1/accumulator_pipeline_reg[0] is absorbed into DSP H0H1/accumulator_pipeline_reg[0].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[0].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[1], operation Mode is: (PCIN+(A:0x3fff123a)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[1] is absorbed into DSP H0H1/accumulator_pipeline_reg[1].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[1].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[1].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[2], operation Mode is: (PCIN+(A:0x3ffcf162)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[2] is absorbed into DSP H0H1/accumulator_pipeline_reg[2].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[2].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[2].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[3], operation Mode is: (PCIN+(A:0x3ff9766f)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[3] is absorbed into DSP H0H1/accumulator_pipeline_reg[3].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[3].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[3].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[4], operation Mode is: (PCIN+(A:0x3ff65459)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[4] is absorbed into DSP H0H1/accumulator_pipeline_reg[4].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[4].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[4].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[5], operation Mode is: (PCIN+(A:0x3ff694ba)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[5] is absorbed into DSP H0H1/accumulator_pipeline_reg[5].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[5].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[5].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[6], operation Mode is: (PCIN+(A:0x3ffc11e7)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[6] is absorbed into DSP H0H1/accumulator_pipeline_reg[6].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[6].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[6].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[7], operation Mode is: (PCIN+(A:0x4a9a6)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[7] is absorbed into DSP H0H1/accumulator_pipeline_reg[7].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[7].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[7].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[8], operation Mode is: (PCIN+(A:0xaac2d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[8] is absorbed into DSP H0H1/accumulator_pipeline_reg[8].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[8].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[8].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[9], operation Mode is: (PCIN+(A:0x9969d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[9] is absorbed into DSP H0H1/accumulator_pipeline_reg[9].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[9].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[9].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[10], operation Mode is: (PCIN+(A:0x3013d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[10] is absorbed into DSP H0H1/accumulator_pipeline_reg[10].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[10].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[10].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[11], operation Mode is: (PCIN+(A:0x3ffddcfc)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[11] is absorbed into DSP H0H1/accumulator_pipeline_reg[11].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[11].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[11].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[12], operation Mode is: (PCIN+(A:0x3fff78c7)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[12] is absorbed into DSP H0H1/accumulator_pipeline_reg[12].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[12].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[12].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[13], operation Mode is: (PCIN+(A:0x57616)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[13] is absorbed into DSP H0H1/accumulator_pipeline_reg[13].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[13].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[13].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[14], operation Mode is: (PCIN+(A:0x835d0)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[14] is absorbed into DSP H0H1/accumulator_pipeline_reg[14].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[14].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[14].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[15], operation Mode is: (PCIN+(A:0x3f366)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[15] is absorbed into DSP H0H1/accumulator_pipeline_reg[15].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[15].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[15].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[16], operation Mode is: (PCIN+(A:0x3ffde5fb)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[16] is absorbed into DSP H0H1/accumulator_pipeline_reg[16].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[16].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[16].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[17], operation Mode is: (PCIN+(A:0x3ffe37e9)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[17] is absorbed into DSP H0H1/accumulator_pipeline_reg[17].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[17].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[17].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[18], operation Mode is: (PCIN+(A:0x5378a)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[18] is absorbed into DSP H0H1/accumulator_pipeline_reg[18].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[18].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[18].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[19], operation Mode is: (PCIN+(A:0x98f03)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[19] is absorbed into DSP H0H1/accumulator_pipeline_reg[19].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[19].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[19].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[20], operation Mode is: (PCIN+(A:0x39a92)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[20] is absorbed into DSP H0H1/accumulator_pipeline_reg[20].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[20].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[20].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[21], operation Mode is: (PCIN+(A:0x3ff91e45)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[21] is absorbed into DSP H0H1/accumulator_pipeline_reg[21].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[21].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[21].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[22], operation Mode is: (PCIN+(A:0x3ff9bae8)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[22] is absorbed into DSP H0H1/accumulator_pipeline_reg[22].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[22].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[22].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[23], operation Mode is: (PCIN+(A:0xd8783)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[23] is absorbed into DSP H0H1/accumulator_pipeline_reg[23].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[23].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[23].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[24], operation Mode is: (PCIN+(A:0x290ab0)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[24] is absorbed into DSP H0H1/accumulator_pipeline_reg[24].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[24].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[24].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[25], operation Mode is: (PCIN+(A:0x35f842)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[25] is absorbed into DSP H0H1/accumulator_pipeline_reg[25].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[25].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[25].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[26], operation Mode is: (PCIN+(A:0x290ab0)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[26] is absorbed into DSP H0H1/accumulator_pipeline_reg[26].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[26].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[26].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[27], operation Mode is: (PCIN+(A:0xd8783)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[27] is absorbed into DSP H0H1/accumulator_pipeline_reg[27].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[27].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[27].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[28], operation Mode is: (PCIN+(A:0x3ff9bae8)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[28] is absorbed into DSP H0H1/accumulator_pipeline_reg[28].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[28].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[28].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[29], operation Mode is: (PCIN+(A:0x3ff91e45)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[29] is absorbed into DSP H0H1/accumulator_pipeline_reg[29].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[29].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[29].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[30], operation Mode is: (PCIN+(A:0x39a92)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[30] is absorbed into DSP H0H1/accumulator_pipeline_reg[30].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[30].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[30].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[31], operation Mode is: (PCIN+(A:0x98f03)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[31] is absorbed into DSP H0H1/accumulator_pipeline_reg[31].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[31].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[31].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[32], operation Mode is: (PCIN+(A:0x5378a)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[32] is absorbed into DSP H0H1/accumulator_pipeline_reg[32].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[32].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[32].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[33], operation Mode is: (PCIN+(A:0x3ffe37e9)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[33] is absorbed into DSP H0H1/accumulator_pipeline_reg[33].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[33].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[33].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[34], operation Mode is: (PCIN+(A:0x3ffde5fb)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[34] is absorbed into DSP H0H1/accumulator_pipeline_reg[34].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[34].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[34].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[35], operation Mode is: (PCIN+(A:0x3f366)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[35] is absorbed into DSP H0H1/accumulator_pipeline_reg[35].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[35].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[35].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[36], operation Mode is: (PCIN+(A:0x835d0)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[36] is absorbed into DSP H0H1/accumulator_pipeline_reg[36].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[36].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[36].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[37], operation Mode is: (PCIN+(A:0x57616)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[37] is absorbed into DSP H0H1/accumulator_pipeline_reg[37].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[37].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[37].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[38], operation Mode is: (PCIN+(A:0x3fff78c7)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[38] is absorbed into DSP H0H1/accumulator_pipeline_reg[38].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[38].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[38].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[39], operation Mode is: (PCIN+(A:0x3ffddcfc)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[39] is absorbed into DSP H0H1/accumulator_pipeline_reg[39].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[39].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[39].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[40], operation Mode is: (PCIN+(A:0x3013d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[40] is absorbed into DSP H0H1/accumulator_pipeline_reg[40].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[40].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[40].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[41], operation Mode is: (PCIN+(A:0x9969d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[41] is absorbed into DSP H0H1/accumulator_pipeline_reg[41].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[41].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[41].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[42], operation Mode is: (PCIN+(A:0xaac2d)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[42] is absorbed into DSP H0H1/accumulator_pipeline_reg[42].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[42].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[42].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[43], operation Mode is: (PCIN+(A:0x4a9a6)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[43] is absorbed into DSP H0H1/accumulator_pipeline_reg[43].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[43].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[43].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[44], operation Mode is: (PCIN+(A:0x3ffc11e7)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[44] is absorbed into DSP H0H1/accumulator_pipeline_reg[44].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[44].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[44].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[45], operation Mode is: (PCIN+(A:0x3ff694ba)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[45] is absorbed into DSP H0H1/accumulator_pipeline_reg[45].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[45].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[45].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[46], operation Mode is: (PCIN+(A:0x3ff65459)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[46] is absorbed into DSP H0H1/accumulator_pipeline_reg[46].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[46].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[46].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[47], operation Mode is: (PCIN+(A:0x3ff9766f)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[47] is absorbed into DSP H0H1/accumulator_pipeline_reg[47].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[47].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[47].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[48], operation Mode is: (PCIN+(A:0x3ffcf162)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[48] is absorbed into DSP H0H1/accumulator_pipeline_reg[48].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[48].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[48].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[49], operation Mode is: (PCIN+(A:0x3fff123a)*B)'.
DSP Report: register H0H1/accumulator_pipeline_reg[49] is absorbed into DSP H0H1/accumulator_pipeline_reg[49].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[49].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[49].
DSP Report: Generating DSP H0H1/accumulator_pipeline_reg[50], operation Mode is: PCIN+A*(B:0x3db7b).
DSP Report: register H0H1/accumulator_pipeline_reg[50] is absorbed into DSP H0H1/accumulator_pipeline_reg[50].
DSP Report: operator p_1_out is absorbed into DSP H0H1/accumulator_pipeline_reg[50].
DSP Report: operator p_0_out is absorbed into DSP H0H1/accumulator_pipeline_reg[50].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.551 ; gain = 679.668
---------------------------------------------------------------------------------
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 0 : 1021 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 1 : 1205 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 2 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 3 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 4 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 5 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 6 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 7 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 8 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 9 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 10 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 11 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 12 : 1445 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 13 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 14 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 15 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 16 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 17 : 1463 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 18 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 19 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 20 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 21 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 22 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 23 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 24 : 1672 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 25 : 1672 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 26 : 1672 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 27 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 28 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 29 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 30 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 31 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 32 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 33 : 1463 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 34 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 35 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 36 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 37 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 38 : 1445 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 39 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 40 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 41 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 42 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 43 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 44 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 45 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 46 : 1861 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 47 : 1795 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 48 : 1685 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 49 : 1445 86846 : Used 1 time 0
 Sort Area is  H0H1/accumulator_pipeline_reg[0]_f : 0 50 : 1159 86846 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 0 : 963 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 1 : 1206 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 2 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 3 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 4 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 5 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 6 : 1445 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 7 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 8 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 9 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 10 : 1445 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 11 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 12 : 1261 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 13 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 14 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 15 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 16 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 17 : 1261 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 18 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 19 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 20 : 1261 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 21 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 22 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 23 : 1861 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 24 : 1716 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 25 : 1716 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 26 : 1716 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 27 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 28 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 29 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 30 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 31 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 32 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 33 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 34 : 1445 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 35 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 36 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 37 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 38 : 1445 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 39 : 1445 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 40 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 41 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 42 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 43 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 44 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 45 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 46 : 1795 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 47 : 1685 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 48 : 1463 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 49 : 1261 80594 : Used 1 time 0
 Sort Area is  H1/accumulator_pipeline_reg[0]_b : 0 50 : 740 80594 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 0 : 596 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 1 : 930 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 2 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 3 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 4 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 5 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 6 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 7 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 8 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 9 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 10 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 11 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 12 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 13 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 14 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 15 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 16 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 17 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 18 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 19 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 20 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 21 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 22 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 23 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 24 : 1716 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 25 : 1716 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 26 : 1716 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 27 : 1861 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 28 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 29 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 30 : 1261 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 31 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 32 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 33 : 1261 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 34 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 35 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 36 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 37 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 38 : 1261 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 39 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 40 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 41 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 42 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 43 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 44 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 45 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 46 : 1795 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 47 : 1685 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 48 : 1463 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 49 : 1445 80498 : Used 1 time 0
 Sort Area is  H0/accumulator_pipeline_reg[0]_0 : 0 50 : 1103 80498 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | (A*(B:0x3e32b))'         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (PCIN+(A:0x3fff5e22)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe1ac3)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffc414c)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffae924)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffba4a6)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff0559)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x364e2)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x5b190)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4311c)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x9568)*B)'     | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffea9a9)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x5d57)        | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x37555)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fe2a)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x11e51)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe7278)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3b388)       | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x397db)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4bb4c)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x754e)        | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb9123)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe2a88)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xa36d7)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x178ca4)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x1afc21)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x117e0c)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x350ac)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb9060)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd8d22)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x32544)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4d3b7)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x19faf)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe8461)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff7383)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x2d515)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x437a6)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x200c1)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff1b70)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff3353)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x26bd5)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x56581)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4fa9d)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x144c4)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd0c8e)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffaf014)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb6b35)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd3523)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffed69f)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3b418)       | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3f850)       | 16     | 12     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (A*(B:0x3f850))'         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | PCIN+A*(B:0x3b418)       | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffed69f)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd3523)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb6b35)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffaf014)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd0c8e)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x144c4)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4fa9d)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x56581)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x26bd5)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff3353)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff1b70)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x200c1)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x437a6)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x2d515)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff7383)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe8461)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x19faf)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4d3b7)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x32544)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffd8d22)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb9060)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x350ac)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x117e0c)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x1afc21)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x178ca4)*B)'   | 22     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xa36d7)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe2a88)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffb9123)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x754e)        | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4bb4c)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x397db)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3b388)       | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe7278)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x11e51)*B)'    | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fe2a)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x37555)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x5d57)        | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffea9a9)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x9568)*B)'     | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4311c)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x5b190)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x364e2)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff0559)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffba4a6)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffae924)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffc414c)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe1ac3)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff5e22)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3e32b)       | 16     | 14     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (A*(B:0x3db7b))'         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (PCIN+(A:0x3fff123a)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffcf162)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff9766f)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff65459)*B)' | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff694ba)*B)' | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffc11e7)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4a9a6)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xaac2d)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x9969d)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3013d)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffddcfc)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff78c7)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x57616)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x835d0)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3f366)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffde5fb)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe37e9)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x5378a)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x98f03)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x39a92)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff91e45)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff9bae8)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xd8783)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x290ab0)*B)'   | 23     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x35f842)*B)'   | 23     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x290ab0)*B)'   | 23     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xd8783)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff9bae8)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff91e45)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x39a92)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x98f03)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x5378a)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffe37e9)*B)' | 18     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffde5fb)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3f366)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x835d0)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x57616)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff78c7)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffddcfc)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3013d)*B)'    | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x9969d)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0xaac2d)*B)'    | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x4a9a6)*B)'    | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffc11e7)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff694ba)*B)' | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff65459)*B)' | 21     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ff9766f)*B)' | 20     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3ffcf162)*B)' | 19     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+(A:0x3fff123a)*B)' | 17     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | PCIN+A*(B:0x3db7b)       | 16     | 15     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1380.906 ; gain = 826.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.176 ; gain = 858.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1430.832 ; gain = 875.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | (A*B)'      | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 15     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 15     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 16     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (A*B)'      | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 22     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 22     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 22     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (A*B)'      | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 16     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 15     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 15     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 20     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 18     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 19     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 17     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_filter  | (PCIN+A*B)' | 30     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    18|
|3     |DSP48E1 |   153|
|5     |LUT1    |     2|
|6     |LUT2    |    64|
|7     |FDCE    |  4836|
|8     |FDRE    |    28|
|9     |IBUF    |    34|
|10    |OBUF    |    80|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1621.188 ; gain = 978.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1621.188 ; gain = 1066.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1641.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1645.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2c8275ed
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1645.422 ; gain = 1274.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1645.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.runs/synth_1/l2_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file l2_wrapper_utilization_synth.rpt -pb l2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 05:21:40 2025...
