<div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 190.0px;"/><col/><col style="width: 86.0px;"/><col style="width: 109.0px;"/><col style="width: 114.0px;"/><col style="width: 111.0px;"/><col style="width: 69.0px;"/><col style="width: 985.0px;"/><col style="width: 192.0px;"/><col style="width: 82.0px;"/></colgroup><tbody><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 65.0px;" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 93.0px;" class="confluenceTd"><br/></td><td style="width: 90.0px;" class="confluenceTd"><br/></td><td style="width: 48.0px;" class="confluenceTd"><br/></td><td style="width: 141.0px;" class="confluenceTd"><br/></td><td style="width: 171.0px;" class="confluenceTd"><br/></td><td style="width: 62.0px;" class="confluenceTd"><br/></td></tr><tr><th rowspan="2" style="text-align: center;width: 169.0px;" class="confluenceTh">Block Name</th><th rowspan="2" class="confluenceTh">Design Owner</th><th rowspan="2" style="text-align: left;width: 65.0px;" class="confluenceTh">DV Owner</th><th colspan="4" style="text-align: center;width: 319.0px;" class="confluenceTh">Coverage</th><th rowspan="2" style="text-align: center;width: 141.0px;" class="confluenceTh">Design Comments</th><th rowspan="2" style="text-align: center;width: 171.0px;" class="confluenceTh">Verification Comments</th><th rowspan="2" style="text-align: center;width: 62.0px;" class="confluenceTh">Status</th></tr><tr><td style="text-align: center;width: 88.0px;" class="confluenceTd">Conditions</td><td style="text-align: center;width: 93.0px;" class="confluenceTd">Expressions</td><td style="text-align: center;width: 90.0px;" class="confluenceTd">Statements</td><td style="text-align: center;width: 48.0px;" class="confluenceTd">FSM</td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-u_sys_evt_coh_concerto"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=513&amp;type=inst&amp;sm_page=1&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">u_sys_evt_coh_concerto</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 48.0px;" class="confluenceTd"><br/></td><td style="width: 141.0px;text-align: left;" class="confluenceTd"><p>Tied Third Largest Hole</p><p>- sys_req_rx with illegal target id ( This is the only thing needed to close this module)</p></td><td style="width: 171.0px;text-align: left;" class="confluenceTd"><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9150" rel="nofollow">CONC-9150</a></td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-g_cge/cg"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=541&amp;type=inst&amp;sm_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">g_cge/cg</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 48.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 141.0px;" class="confluenceTd"><br/></td><td style="width: 171.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: center;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-ioaiu_control"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">ioaiu_control</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="width: 48.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 141.0px;text-align: left;" class="confluenceTd"><p>- Need SNP Req with trace.</p><p>- Read / Write Wrap Transactions that are less than 4 beats. In general Wraps if 1,2,4 beats</p><p>- Need to run out of Write Credits to the DII</p><p>- Error on SnpDvmMsg</p></td><td style="width: 171.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-ccp_top"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">ccp_top</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 48.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 141.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 171.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 62.0px;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-concerto_mux"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">concerto_mux</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></p></div></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 93.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 90.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 48.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 141.0px;text-align: left;" class="confluenceTd"><p>Largest Hole</p><p>- Need str_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need snp_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need snp_req_rx with message uncorrectable error and no header uncorrectable error<br/>- Need sys_req_rx with header uncorrectable error and no message uncorrectable error<br/>- Need cmd_rsp with header uncorrectable error and no message uncorrectable error<br/>- Need dtr_rsp_rx with header uncorrectable error and no message uncorrectable error<br/>- Need dtr_req all types of errors.<br/>.....</p><p>- Correct Interfaces - Need more correctible errors on interfaces</p><p>Below may need waivers - Design to review<br/>- Backpressure on Snp Req RX ?Â <br/>- Backpressure on STR Req RX ?<br/>- Backpressure on Sys Req RX ?<br/>- Backpressure on Cmd Rsp ?<br/>- Backpressure on DTR Rsp Rx ?<br/>- Backpressure on DTW Rsp Rx ?<br/>- Backpressure on Upd Rsp Rx ?<br/>- Backpressure on Cmp Rsp Rx ?</p></td><td style="width: 171.0px;text-align: left;" class="confluenceTd">Regression is pending</td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-trace_capture"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">trace_capture</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 48.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 141.0px;" class="confluenceTd">Added waiver for this block.Â </td><td style="text-align: left;width: 171.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 62.0px;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;width: 169.0px;" class="confluenceTd"><h4 class="text-center" style="text-align: center;" id="IOAIUconfig_ace_small_ottCodeCoverageAnalysis-amc_amap"><a class="external-link" href="https://webfile.arteris.com/~spavan/codeCov/hw_cfg_2_ioc_64b/html_report/#summary.html?f=1&amp;s=543&amp;type=inst&amp;sm_page=1&amp;sm_pageSize=10&amp;loc_page=1&amp;re_page=1" rel="nofollow" style="text-decoration: none;">amc_amap</a></h4></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></p></div></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="width: 48.0px;text-align: left;" class="confluenceTd"><br/></td><td style="width: 141.0px;text-align: left;" class="confluenceTd"><p>Tied Third Largest Hole</p><p>- Need to hit NRS region with Valid and Invalid (fnCsrAccess == 0) addresses. CHIAIU was able to close this block with no exclusions</p></td><td style="width: 171.0px;text-align: left;" class="confluenceTd"><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9119" rel="nofollow">CONC-9119</a></td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: center;width: 169.0px;" class="confluenceTd">trace_trigger</td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: left;width: 65.0px;" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a></p></div></td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 93.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 90.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 48.0px;" class="confluenceTd"><br/></td><td style="text-align: left;width: 141.0px;" class="confluenceTd"><p><s>Second Largest Hole - Needs Waiver from Designer</s></p><p><s>- Need larger comparisons in the Trace Trigger Block for user mask / user bits</s></p></td><td style="text-align: left;width: 171.0px;" class="confluenceTd"><br/></td><td style="width: 62.0px;text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: center;" class="confluenceTd">od</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">-Â Need to add single and double bit errors to the address in the OD memories.</td><td colspan="1" class="confluenceTd">Pending Regression</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: center;" class="confluenceTd">ioaiu_arbiter</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">We should merge this block as they all share Verilog.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: center;" class="confluenceTd">ioaiu_stageÂ </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">We should merge this block as they all share Verilog. So merge it like the OTT in DII or CAIU.Â </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div>