/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [22:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_1z | celloutsig_1_4z[6]);
  assign celloutsig_1_4z = in_data[150:141] / { 1'h1, in_data[183:175] };
  assign celloutsig_1_6z = in_data[181:167] / { 1'h1, in_data[142:134], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[188:183], celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, in_data[140:138], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[35:23] && in_data[26:14];
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z } && { celloutsig_0_13z[3:2], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[8], celloutsig_0_0z, celloutsig_0_0z } && in_data[89:87];
  assign celloutsig_1_14z = { celloutsig_1_4z[8:5], celloutsig_1_8z, celloutsig_1_6z } < { in_data[186:178], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_4z & ~(in_data[82]);
  assign celloutsig_0_10z = celloutsig_0_4z & ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[112] & ~(in_data[111]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_4z[8]);
  assign celloutsig_1_9z = in_data[120] & ~(celloutsig_1_3z);
  assign celloutsig_1_18z = { celloutsig_1_6z[4:2], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_1z } != { celloutsig_1_17z[8:5], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[82:79] != { in_data[51:50], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[46:44], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } != { in_data[66:62], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[124:120], celloutsig_1_0z } != { in_data[153:151], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } != { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_4z[7:2] != { celloutsig_1_4z[5:1], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_7z[8], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z } | { celloutsig_1_4z[3:0], celloutsig_1_10z };
  assign celloutsig_1_17z = { in_data[167:165], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z } | { celloutsig_1_7z[10:1], celloutsig_1_11z };
  assign celloutsig_0_5z = { in_data[42:36], celloutsig_0_3z, celloutsig_0_4z } | { in_data[57:51], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:0], celloutsig_0_8z } | { celloutsig_0_5z[1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[86:85], celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z } | { celloutsig_0_5z[4:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_15z[15:12], celloutsig_0_3z } | celloutsig_0_5z[5:1];
  assign celloutsig_0_19z = celloutsig_0_15z[15:13] | { celloutsig_0_5z[7], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_3z = | in_data[93:90];
  assign celloutsig_0_6z = | { in_data[6:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_17z = | { celloutsig_0_13z[3:2], celloutsig_0_6z };
  assign celloutsig_0_22z = | { celloutsig_0_5z[8:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_11z = | celloutsig_1_6z[7:1];
  assign celloutsig_1_15z = ~^ { celloutsig_1_12z[4], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_8z = ~^ celloutsig_1_4z[6:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_23z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_15z[16:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
