// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary model header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef VERILATED_VTB_VERILATOR_H_
#define VERILATED_VTB_VERILATOR_H_  // guard

#include "verilated.h"

class Vtb_verilator__Syms;
class Vtb_verilator___024root;
class VerilatedVcdC;
class Vtb_verilator_apb_spi_master__A20;
class Vtb_verilator_apb_uart_sv__A20;
class Vtb_verilator_floatAdd;
class Vtb_verilator_floatMult;
class Vtb_verilator_sirv_gnrl_icb2apb__D20;
class Vtb_verilator_timer_module__NB30;


// This class is the main interface to the Verilated model
class alignas(VL_CACHE_LINE_BYTES) Vtb_verilator VL_NOT_FINAL : public VerilatedModel {
  private:
    // Symbol table holding complete model state (owned by this class)
    Vtb_verilator__Syms* const vlSymsp;

  public:

    // CONSTEXPR CAPABILITIES
    // Verilated with --trace?
    static constexpr bool traceCapable = true;

    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(&clk,0,0);
    VL_IN8(&lfextclk,0,0);
    VL_IN8(&rst_n,0,0);

    // CELLS
    // Public to allow access to /* verilator public */ items.
    // Otherwise the application code can consider these internals.
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb;
    Vtb_verilator_apb_spi_master__A20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb;
    Vtb_verilator_apb_spi_master__A20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb;
    Vtb_verilator_timer_module__NB30* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0;
    Vtb_verilator_timer_module__NB30* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1;
    Vtb_verilator_timer_module__NB30* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2;
    Vtb_verilator_timer_module__NB30* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* const __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o;

    // Root instance pointer to allow access to model internals,
    // including inlined /* verilator public_flat_* */ items.
    Vtb_verilator___024root* const rootp;

    // CONSTRUCTORS
    /// Construct the model; called by application code
    /// If contextp is null, then the model will use the default global context
    /// If name is "", then makes a wrapper with a
    /// single model invisible with respect to DPI scope names.
    explicit Vtb_verilator(VerilatedContext* contextp, const char* name = "TOP");
    explicit Vtb_verilator(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    virtual ~Vtb_verilator();
  private:
    VL_UNCOPYABLE(Vtb_verilator);  ///< Copying not allowed

  public:
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    /// Are there scheduled events to handle?
    bool eventsPending();
    /// Returns time at next time slot. Aborts if !eventsPending()
    uint64_t nextTimeSlot();
    /// Trace signals in the model; called by application code
    void trace(VerilatedTraceBaseC* tfp, int levels, int options = 0) { contextp()->trace(tfp, levels, options); }
    /// Retrieve name of this model instance (as passed to constructor).
    const char* name() const;

    // Abstract methods from VerilatedModel
    const char* hierName() const override final;
    const char* modelName() const override final;
    unsigned threads() const override final;
    /// Prepare for cloning the model at the process level (e.g. fork in Linux)
    /// Release necessary resources. Called before cloning.
    void prepareClone() const;
    /// Re-init after cloning the model at the process level (e.g. fork in Linux)
    /// Re-allocate necessary resources. Called after cloning.
    void atClone() const;
    std::unique_ptr<VerilatedTraceConfig> traceConfig() const override final;
  private:
    // Internal functions - trace registration
    void traceBaseModel(VerilatedTraceBaseC* tfp, int levels, int options);
};

#endif  // guard
