# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 4.18.0-305.3.1.el8.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2022-10-15 20:53:31 CST
# hostname  : cav14.ee.ncku.edu.tw.(none)
# pid       : 2274666
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:32783' '-style' 'windows' '-data' 'AAABCnicbY5NCsIwEEZf8AKeQxCs+FNKF924UwoKbkVUECypqFVw4z08nTeJX5KNUGeYmeTNN8kYIH855wjWeSp1mbNgyUy5ZK0Kb4ZMGZAwomDHlns4Z4zVSdUpqLhyw7bYUfpMZCKeKn6VbfpPG19ItIGPyKzYiUY8mPnESm78TdGjrzUrec2DjaRWYw1nec1FXx3Yi5es/NwX/aUnoQ==' '-proj' '/home/N26100197/Formal_Verification/Midterm_Project/RV12/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/N26100197/Formal_Verification/Midterm_Project/RV12/jgproject/.tmp/.initCmds.tcl'
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_beq -new_window
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
visualize -min_length [expr [visualize -get_length -window visualize:0] + 1] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 2] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 2] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 2] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
visualize -min_length [expr [visualize -get_length -window visualize:0] + 2] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_beq -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_bne -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_beq -new_window
visualize -violation -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_blt -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
visualize -property <embedded>::riscv_top_ahb3lite.formaltest_RV12.property_lw_eff_data:precondition1 -new_window
include /home/N26100197/Formal_Verification/Midterm_Project/RV12/RV12_test.tcl
