// Seed: 2571319594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input tri0 id_11,
    output tri id_12,
    output wand id_13,
    output tri0 id_14
);
  wire id_16, id_17, id_18;
  module_0(
      id_16, id_17, id_18, id_18, id_16, id_17
  );
  uwire id_19;
  id_20 :
  assert property (@(posedge 1) 1)
  else $display(id_9, (id_19), 1, id_20, 1, 1'b0);
  wire id_21;
endmodule
