{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562196915837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562196915867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 16:35:15 2019 " "Processing started: Wed Jul 03 16:35:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562196915867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196915867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196915867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562196917197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562196917197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562196929087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562196929107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Verilog2.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562196929117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562196929217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:inst10 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:inst10\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "inst10" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 504 272 456 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562196929257 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin_7seg.v(7) " "Verilog HDL Case Statement warning at bin_7seg.v(7): incomplete case statement has no default case item" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg bin_7seg.v(6) " "Verilog HDL Always Construct warning at bin_7seg.v(6): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] bin_7seg.v(6) " "Inferred latch for \"seg\[0\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] bin_7seg.v(6) " "Inferred latch for \"seg\[1\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] bin_7seg.v(6) " "Inferred latch for \"seg\[2\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] bin_7seg.v(6) " "Inferred latch for \"seg\[3\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] bin_7seg.v(6) " "Inferred latch for \"seg\[4\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] bin_7seg.v(6) " "Inferred latch for \"seg\[5\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] bin_7seg.v(6) " "Inferred latch for \"seg\[6\]\" at bin_7seg.v(6)" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196929277 "|lab3|bin_7seg:inst10"}
{ "Warning" "WSGN_SEARCH_FILE" "wire_to_bus.v 1 1 " "Using design file wire_to_bus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "wire_to_bus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/wire_to_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562196929347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562196929347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_to_bus wire_to_bus:inst17 " "Elaborating entity \"wire_to_bus\" for hierarchy \"wire_to_bus:inst17\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "inst17" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 320 88 232 400 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562196929347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst16 " "Elaborating entity \"adder\" for hierarchy \"adder:inst16\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "inst16" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 128 120 232 240 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562196929357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[4\] " "LATCH primitive \"bin_7seg:inst10\|seg\[4\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[6\] " "LATCH primitive \"bin_7seg:inst10\|seg\[6\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[5\] " "LATCH primitive \"bin_7seg:inst10\|seg\[5\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[3\] " "LATCH primitive \"bin_7seg:inst10\|seg\[3\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[2\] " "LATCH primitive \"bin_7seg:inst10\|seg\[2\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst10\|seg\[0\] " "LATCH primitive \"bin_7seg:inst10\|seg\[0\]\" is permanently enabled" {  } { { "bin_7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/bin_7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562196930387 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 616 480 656 632 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562196930707 "|lab3|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562196930707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562196930787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562196931877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562196931877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562196932307 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562196932307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562196932307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562196932307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562196932477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 16:35:32 2019 " "Processing ended: Wed Jul 03 16:35:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562196932477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562196932477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562196932477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562196932477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562196934857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562196934877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 16:35:34 2019 " "Processing started: Wed Jul 03 16:35:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562196934877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562196934877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562196934877 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562196935227 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1562196935227 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1562196935227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562196935457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562196935467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562196935507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562196935577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562196935577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562196936027 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562196936057 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562196936277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562196936277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562196936277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562196936277 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562196936277 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AC27 IOPAD_X115_Y15_N7 " "Can't place multiple pins assigned to pin location Pin_AC27 (IOPAD_X115_Y15_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "SW\[1\] Pin_AC27 IOPAD_X115_Y15_N7 " "Pin SW\[1\] is assigned to pin location Pin_AC27 (IOPAD_X115_Y15_N7)" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/apps/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 144 320 488 160 "SW" "" } } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1562196936287 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "SW\[2\] Pin_AC27 IOPAD_X115_Y15_N7 " "Pin SW\[2\] is assigned to pin location Pin_AC27 (IOPAD_X115_Y15_N7)" {  } { { "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/apps/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/lab3.bdf" { { 144 320 488 160 "SW" "" } } } } { "temporary_test_loc" "" { Generic "//samba1/sbuddhar/dcengr/Desktop/elen/lab3/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1562196936287 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1562196936287 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562196936287 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1562196936357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562196937277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 03 16:35:37 2019 " "Processing ended: Wed Jul 03 16:35:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562196937277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562196937277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562196937277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562196937277 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562196938597 ""}
