CKID0001:@|S:MSS01_0@|E:LED_VERILOG_0.write_status[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
