Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7a9df24139674234892d6c9710a60a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot task01a_test_behav xil_defaultlib.task01a_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Anul III/Sem I/CN2/lab00_skel/task01a.v" Line 1. Module task01a doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.task01a
Compiling module xil_defaultlib.task01a_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot task01a_test_behav
