--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml fpga.twx fpga.ncd -o fpga.twr fpga.pcf -ucf
fpga.ucf

Design file:              fpga.ncd
Physical constraint file: fpga.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6157237 paths analyzed, 6653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.476ns.
--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y4.DIADI13), 825755 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.459ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tito_logic            0.854   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.BQ       Tito_logic            0.788   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1313_rt
    SLICE_X4Y13.D1       net (fanout=1)        0.756   u_usb/ADDERTREE_INTERNAL_Madd_1313
    SLICE_X4Y13.CMUX     Topdc                 0.402   N353
                                                       u_usb/_n0593<3>2_F
                                                       u_usb/_n0593<3>2
    RAMB8_X0Y4.DIADI13   net (fanout=1)        1.294   u_usb/_n0593<3>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.459ns (4.303ns logic, 14.156ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.442ns (Levels of Logic = 10)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y41.C6       net (fanout=64)       3.544   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y41.C        Tilo                  0.255   u_usb/Mram_buff210_RAMD_O
                                                       u_usb/Mram_buff210_RAMC
    SLICE_X2Y40.B4       net (fanout=1)        0.972   u_usb/N231
    SLICE_X2Y40.B        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114_SW0
    SLICE_X2Y40.A5       net (fanout=1)        0.247   N192
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tito_logic            0.854   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.BQ       Tito_logic            0.788   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1313_rt
    SLICE_X4Y13.D1       net (fanout=1)        0.756   u_usb/ADDERTREE_INTERNAL_Madd_1313
    SLICE_X4Y13.CMUX     Topdc                 0.402   N353
                                                       u_usb/_n0593<3>2_F
                                                       u_usb/_n0593<3>2
    RAMB8_X0Y4.DIADI13   net (fanout=1)        1.294   u_usb/_n0593<3>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.442ns (4.557ns logic, 13.885ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.348ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.B4       net (fanout=2)        0.340   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tad_logic             1.128   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_lut<0>9
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.BQ       Tito_logic            0.788   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1313_rt
    SLICE_X4Y13.D1       net (fanout=1)        0.756   u_usb/ADDERTREE_INTERNAL_Madd_1313
    SLICE_X4Y13.CMUX     Topdc                 0.402   N353
                                                       u_usb/_n0593<3>2_F
                                                       u_usb/_n0593<3>2
    RAMB8_X0Y4.DIADI13   net (fanout=1)        1.294   u_usb/_n0593<3>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.348ns (4.577ns logic, 13.771ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y4.DIADI12), 706771 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.322ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tito_logic            0.854   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.AQ       Tito_logic            0.698   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1214_rt
    SLICE_X8Y12.D5       net (fanout=1)        0.766   u_usb/ADDERTREE_INTERNAL_Madd_1214
    SLICE_X8Y12.CMUX     Topdc                 0.402   N357
                                                       u_usb/_n0593<4>2_F
                                                       u_usb/_n0593<4>2
    RAMB8_X0Y4.DIADI12   net (fanout=1)        1.237   u_usb/_n0593<4>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.322ns (4.213ns logic, 14.109ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.305ns (Levels of Logic = 10)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y41.C6       net (fanout=64)       3.544   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y41.C        Tilo                  0.255   u_usb/Mram_buff210_RAMD_O
                                                       u_usb/Mram_buff210_RAMC
    SLICE_X2Y40.B4       net (fanout=1)        0.972   u_usb/N231
    SLICE_X2Y40.B        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114_SW0
    SLICE_X2Y40.A5       net (fanout=1)        0.247   N192
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tito_logic            0.854   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.AQ       Tito_logic            0.698   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1214_rt
    SLICE_X8Y12.D5       net (fanout=1)        0.766   u_usb/ADDERTREE_INTERNAL_Madd_1214
    SLICE_X8Y12.CMUX     Topdc                 0.402   N357
                                                       u_usb/_n0593<4>2_F
                                                       u_usb/_n0593<4>2
    RAMB8_X0Y4.DIADI12   net (fanout=1)        1.237   u_usb/_n0593<4>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.305ns (4.467ns logic, 13.838ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.211ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.B4       net (fanout=2)        0.340   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tad_logic             1.128   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_lut<0>9
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.AQ       Tito_logic            0.698   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1214_rt
    SLICE_X8Y12.D5       net (fanout=1)        0.766   u_usb/ADDERTREE_INTERNAL_Madd_1214
    SLICE_X8Y12.CMUX     Topdc                 0.402   N357
                                                       u_usb/_n0593<4>2_F
                                                       u_usb/_n0593<4>2
    RAMB8_X0Y4.DIADI12   net (fanout=1)        1.237   u_usb/_n0593<4>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.211ns (4.487ns logic, 13.724ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_out_buff (RAMB8_X0Y4.DIADI15), 1086241 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.174ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.COUT     Tbxcy                 0.156   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
    SLICE_X2Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>11
    SLICE_X2Y13.AQ       Tito_logic            0.698   u_usb/ADDERTREE_INTERNAL_Madd_1311
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1212_rt
    SLICE_X6Y13.A1       net (fanout=1)        1.218   u_usb/ADDERTREE_INTERNAL_Madd_1212
    SLICE_X6Y13.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd1312
    SLICE_X6Y13.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1313
    SLICE_X6Y13.DMUX     Tbxd                  0.403   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
    SLICE_X8Y13.D1       net (fanout=1)        0.860   u_usb/ADDERTREE_INTERNAL_Madd_1513
    SLICE_X8Y13.CMUX     Topdc                 0.402   N335
                                                       u_usb/_n0593<1>2_F
                                                       u_usb/_n0593<1>2
    RAMB8_X0Y4.DIADI15   net (fanout=1)        1.325   u_usb/_n0593<1>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.174ns (3.809ns logic, 14.365ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.157ns (Levels of Logic = 10)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y41.C6       net (fanout=64)       3.544   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y41.C        Tilo                  0.255   u_usb/Mram_buff210_RAMD_O
                                                       u_usb/Mram_buff210_RAMC
    SLICE_X2Y40.B4       net (fanout=1)        0.972   u_usb/N231
    SLICE_X2Y40.B        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114_SW0
    SLICE_X2Y40.A5       net (fanout=1)        0.247   N192
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.COUT     Tbxcy                 0.156   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
    SLICE_X2Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>11
    SLICE_X2Y13.AQ       Tito_logic            0.698   u_usb/ADDERTREE_INTERNAL_Madd_1311
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_xor<0>_14
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1212_rt
    SLICE_X6Y13.A1       net (fanout=1)        1.218   u_usb/ADDERTREE_INTERNAL_Madd_1212
    SLICE_X6Y13.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd1312
    SLICE_X6Y13.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1313
    SLICE_X6Y13.DMUX     Tbxd                  0.403   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
    SLICE_X8Y13.D1       net (fanout=1)        0.860   u_usb/ADDERTREE_INTERNAL_Madd_1513
    SLICE_X8Y13.CMUX     Topdc                 0.402   N335
                                                       u_usb/_n0593<1>2_F
                                                       u_usb/_n0593<1>2
    RAMB8_X0Y4.DIADI15   net (fanout=1)        1.325   u_usb/_n0593<1>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.157ns (4.063ns logic, 14.094ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_usb/cal_count_2 (FF)
  Destination:          u_usb/Mram_out_buff (RAM)
  Requirement:          20.833ns
  Data Path Delay:      18.126ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.452 - 0.434)
  Source Clock:         USB_IFCLK_BUFGP rising at 0.000ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_usb/cal_count_2 to u_usb/Mram_out_buff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   u_usb/cal_count<3>
                                                       u_usb/cal_count_2
    SLICE_X15Y20.C4      net (fanout=80)       2.027   u_usb/cal_count<2>
    SLICE_X15Y20.C       Tilo                  0.259   u_usb/cal_count<7>
                                                       u_usb/Madd_cal_count[8]_GND_2_o_add_40_OUT_xor<5>11
    SLICE_X6Y40.C6       net (fanout=64)       3.820   u_usb/cal_count[8]_GND_2_o_add_40_OUT<5>
    SLICE_X6Y40.C        Tilo                  0.255   u_usb/Mram_buff212_RAMD_O
                                                       u_usb/Mram_buff212_RAMC
    SLICE_X2Y40.A1       net (fanout=1)        1.214   u_usb/N243
    SLICE_X2Y40.A        Tilo                  0.254   N190
                                                       u_usb/inst_LPM_MUX16114
    SLICE_X2Y12.A2       net (fanout=3)        2.448   u_usb/n0274<8>
    SLICE_X2Y12.AMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd1116
    SLICE_X2Y12.BX       net (fanout=2)        0.725   u_usb/ADDERTREE_INTERNAL_Madd1114
    SLICE_X2Y12.CQ       Tito_logic            0.854   u_usb/ADDERTREE_INTERNAL_Madd_1113
                                                       u_usb/ADDERTREE_INTERNAL_Madd11_cy<0>_10
                                                       u_usb/ADDERTREE_INTERNAL_Madd_1011_rt
    SLICE_X6Y12.C2       net (fanout=1)        1.163   u_usb/ADDERTREE_INTERNAL_Madd_1011
    SLICE_X6Y12.CMUX     Tilo                  0.326   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd1310
    SLICE_X6Y12.DX       net (fanout=2)        0.706   u_usb/ADDERTREE_INTERNAL_Madd1311
    SLICE_X6Y12.COUT     Tdxcy                 0.109   u_usb/ADDERTREE_INTERNAL_Madd_1115
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>_10
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   u_usb/ADDERTREE_INTERNAL_Madd13_cy<0>11
    SLICE_X6Y13.DMUX     Tcind                 0.320   u_usb/ADDERTREE_INTERNAL_Madd_1313
                                                       u_usb/ADDERTREE_INTERNAL_Madd13_xor<0>_14
    SLICE_X8Y13.D1       net (fanout=1)        0.860   u_usb/ADDERTREE_INTERNAL_Madd_1513
    SLICE_X8Y13.CMUX     Topdc                 0.402   N335
                                                       u_usb/_n0593<1>2_F
                                                       u_usb/_n0593<1>2
    RAMB8_X0Y4.DIADI15   net (fanout=1)        1.325   u_usb/_n0593<1>
    RAMB8_X0Y4.CLKAWRCLK Trdck_DIA             0.300   u_usb/Mram_out_buff
                                                       u_usb/Mram_out_buff
    -------------------------------------------------  ---------------------------
    Total                                     18.126ns (3.835ns logic, 14.291ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff130/DP (SLICE_X10Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff130/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff130/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y19.D4      net (fanout=281)      0.287   u_usb/counter<1>
    SLICE_X10Y19.CLK     Tah         (-Th)     0.128   u_usb/N331
                                                       u_usb/Mram_buff130/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.072ns logic, 0.287ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff230/DP (SLICE_X10Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff230/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff230/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y19.D4      net (fanout=281)      0.287   u_usb/counter<1>
    SLICE_X10Y19.CLK     Tah         (-Th)     0.128   u_usb/N331
                                                       u_usb/Mram_buff230/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.072ns logic, 0.287ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point u_usb/Mram_buff130/SP (SLICE_X10Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_usb/counter_1 (FF)
  Destination:          u_usb/Mram_buff130/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         USB_IFCLK_BUFGP rising at 20.833ns
  Destination Clock:    USB_IFCLK_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_usb/counter_1 to u_usb/Mram_buff130/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   u_usb/counter<2>
                                                       u_usb/counter_1
    SLICE_X10Y19.D4      net (fanout=281)      0.287   u_usb/counter<1>
    SLICE_X10Y19.CLK     Tah         (-Th)     0.128   u_usb/N331
                                                       u_usb/Mram_buff130/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.072ns logic, 0.287ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_USB = PERIOD TIMEGRP "USB_IFCLK" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_usb/Mram_out_buff/CLKAWRCLK
  Logical resource: u_usb/Mram_out_buff/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_usb/Mram_out_buff/CLKBRDCLK
  Logical resource: u_usb/Mram_out_buff/CLKBRDCLK
  Location pin: RAMB8_X0Y4.CLKBRDCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_usb/Mram_buff/CLKAWRCLK
  Logical resource: u_usb/Mram_buff/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: USB_IFCLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USB_IFCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_IFCLK      |   18.476|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6157237 paths, 0 nets, and 8959 connections

Design statistics:
   Minimum period:  18.476ns{1}   (Maximum frequency:  54.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 20 15:49:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4614 MB



