module top
#(parameter param193 = (((+(|((7'h40) ^~ (8'ha8)))) <<< {(&{(8'hb6), (8'h9f)}), (+(~|(8'hbf)))}) & (((~&((8'h9f) ? (8'ha9) : (8'ha0))) <<< (((8'hb5) ? (8'ha5) : (8'hb2)) ^~ ((8'hbc) ? (8'hbe) : (8'hbd)))) ? (((~&(8'hb8)) ? (8'h9f) : ((8'hb4) <<< (8'ha5))) <= (((8'haa) ? (8'hba) : (8'hb8)) >> ((8'haa) * (8'hae)))) : ((((8'h9f) << (8'hbf)) <<< ((8'hac) ? (7'h41) : (8'haf))) ? (((7'h40) * (8'ha1)) ? (|(7'h42)) : ((8'hbb) << (8'hbf))) : (8'ha8)))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h359):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire4;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire1;
  input wire signed [(5'h11):(1'h0)] wire0;
  wire signed [(5'h13):(1'h0)] wire173;
  wire [(5'h12):(1'h0)] wire140;
  wire [(4'hf):(1'h0)] wire119;
  wire [(4'h9):(1'h0)] wire118;
  wire [(4'hd):(1'h0)] wire116;
  wire [(3'h7):(1'h0)] wire33;
  wire [(3'h4):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire26;
  wire [(4'he):(1'h0)] wire25;
  wire signed [(4'hd):(1'h0)] wire24;
  wire signed [(4'h8):(1'h0)] wire10;
  wire [(4'hd):(1'h0)] wire9;
  wire signed [(4'hc):(1'h0)] wire8;
  wire signed [(5'h14):(1'h0)] wire7;
  wire signed [(4'hc):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  reg signed [(4'he):(1'h0)] reg192 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg191 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg190 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg189 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg188 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg187 = (1'h0);
  reg [(5'h14):(1'h0)] reg186 = (1'h0);
  reg [(4'hc):(1'h0)] reg185 = (1'h0);
  reg [(4'hd):(1'h0)] reg184 = (1'h0);
  reg [(3'h7):(1'h0)] reg183 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg182 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg181 = (1'h0);
  reg [(3'h5):(1'h0)] reg180 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg179 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg178 = (1'h0);
  reg [(3'h4):(1'h0)] reg177 = (1'h0);
  reg [(4'hd):(1'h0)] reg176 = (1'h0);
  reg [(4'hc):(1'h0)] reg175 = (1'h0);
  reg signed [(4'he):(1'h0)] reg139 = (1'h0);
  reg [(4'h9):(1'h0)] reg138 = (1'h0);
  reg [(2'h2):(1'h0)] reg137 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg136 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg135 = (1'h0);
  reg signed [(4'he):(1'h0)] reg134 = (1'h0);
  reg [(2'h2):(1'h0)] reg133 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg132 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg131 = (1'h0);
  reg [(3'h7):(1'h0)] reg130 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg129 = (1'h0);
  reg [(5'h11):(1'h0)] reg128 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg127 = (1'h0);
  reg [(5'h10):(1'h0)] reg126 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg125 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg124 = (1'h0);
  reg [(4'hb):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg122 = (1'h0);
  reg [(2'h3):(1'h0)] reg121 = (1'h0);
  reg [(3'h6):(1'h0)] reg120 = (1'h0);
  reg [(4'hc):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg30 = (1'h0);
  reg [(3'h4):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg [(5'h15):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg21 = (1'h0);
  reg [(4'hd):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg19 = (1'h0);
  reg [(5'h14):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg16 = (1'h0);
  reg [(4'h9):(1'h0)] reg15 = (1'h0);
  reg [(5'h15):(1'h0)] reg14 = (1'h0);
  reg [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(4'hd):(1'h0)] reg11 = (1'h0);
  assign y = {wire173,
                 wire140,
                 wire119,
                 wire118,
                 wire116,
                 wire33,
                 wire32,
                 wire26,
                 wire25,
                 wire24,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  assign wire5 = (-(wire3 + $unsigned(($signed((8'hb8)) ?
                     (wire1 ? wire2 : (8'ha1)) : $unsigned(wire1)))));
  assign wire6 = ($signed((8'ha9)) >>> (~$signed($signed($unsigned(wire1)))));
  assign wire7 = wire5[(2'h2):(2'h2)];
  assign wire8 = (~&{(~|{(7'h40), (-wire3)}),
                     $unsigned(({wire0} ~^ $unsigned(wire0)))});
  assign wire9 = $signed(({$signed((wire5 > wire1))} - $signed($unsigned($unsigned(wire1)))));
  assign wire10 = wire1;
  always
    @(posedge clk) begin
      if (wire10[(2'h2):(2'h2)])
        begin
          reg11 <= (((-($signed(wire6) ?
              (~|wire2) : {wire6, wire5})) <<< {(wire2 ?
                  (~wire5) : {wire5})}) > (~|$unsigned((~|((7'h44) <= wire5)))));
          reg12 <= {{(wire2 ? (~|wire0) : (wire10 ? $unsigned(wire9) : wire0)),
                  (8'hbc)}};
          reg13 <= $signed($unsigned((~&($signed(reg12) >> (wire8 <<< wire1)))));
        end
      else
        begin
          reg11 <= wire10[(2'h2):(1'h0)];
          reg12 <= (~|wire0);
          if ((wire10 ?
              $unsigned((wire2[(3'h7):(3'h4)] ?
                  wire4[(4'h9):(4'h8)] : $signed((wire9 ?
                      reg13 : reg11)))) : $unsigned((+reg13))))
            begin
              reg13 <= wire4;
              reg14 <= wire7[(5'h13):(5'h10)];
              reg15 <= reg13;
              reg16 <= (8'hb5);
            end
          else
            begin
              reg13 <= $unsigned($signed($signed((reg12[(1'h1):(1'h0)] ?
                  $signed(wire5) : ((8'hab) ? wire0 : (8'had))))));
              reg14 <= ((+$signed($unsigned($signed((8'hb9))))) ?
                  ($signed(wire9[(3'h5):(3'h5)]) ?
                      wire6[(3'h5):(1'h1)] : $unsigned(((!wire5) ~^ (~|wire0)))) : {$unsigned(wire8)});
              reg15 <= wire1;
              reg16 <= (~^reg12);
              reg17 <= wire5[(4'h8):(3'h6)];
            end
        end
      reg18 <= $unsigned((wire3[(1'h0):(1'h0)] != (wire5[(3'h7):(1'h0)] > reg13[(4'h8):(1'h0)])));
      if (reg12)
        begin
          if ($signed($unsigned((+wire5))))
            begin
              reg19 <= $signed((^{((+wire2) << (~wire3)),
                  wire7[(3'h7):(1'h0)]}));
              reg20 <= $unsigned((reg13 > $signed(((reg19 != reg11) > $signed(wire10)))));
              reg21 <= $signed(reg18);
              reg22 <= reg21[(3'h7):(1'h1)];
            end
          else
            begin
              reg19 <= (~$signed(reg21[(3'h4):(1'h0)]));
              reg20 <= $unsigned(({($unsigned(reg16) >> (reg16 ?
                          reg15 : reg12))} ?
                  (wire3[(3'h4):(1'h0)] >> ((reg19 >> reg11) ?
                      wire10[(1'h1):(1'h1)] : (-wire6))) : ($unsigned(reg20[(3'h4):(1'h0)]) ?
                      ((~&wire10) | $unsigned(reg17)) : (wire3 ?
                          $unsigned(reg18) : $signed(wire3)))));
            end
        end
      else
        begin
          reg19 <= $signed($signed({$unsigned($signed(reg18))}));
          reg20 <= (((wire8 ?
              reg20[(4'h9):(3'h7)] : reg21) & ($signed((!reg11)) ?
              reg13[(4'h9):(2'h2)] : $signed(wire5))) - (^~wire7));
          reg21 <= (wire2[(2'h2):(2'h2)] < ($signed(wire9[(2'h3):(1'h1)]) ?
              (((wire1 <= wire8) ^ (~(8'h9c))) ?
                  (~|wire7[(3'h4):(2'h2)]) : {(wire4 ? reg11 : wire7),
                      (8'ha6)}) : wire7[(4'ha):(1'h1)]));
          reg22 <= (-(^~$signed(((^reg12) ?
              $signed(wire7) : reg21[(3'h5):(3'h4)]))));
        end
      reg23 <= $signed((reg20[(4'h9):(3'h6)] ?
          $unsigned({wire10}) : (-(-$unsigned(reg17)))));
    end
  assign wire24 = $signed($unsigned(reg23[(4'hd):(4'hd)]));
  assign wire25 = (($unsigned((reg16[(5'h12):(4'hd)] ?
                      (wire10 + wire1) : (^wire9))) & {(^~$signed((8'hac)))}) >>> ((&reg16[(3'h7):(3'h5)]) ?
                      $unsigned(reg22) : (|({reg19, wire8} ?
                          reg13[(1'h1):(1'h0)] : $unsigned(reg20)))));
  assign wire26 = {{{($signed(reg17) >>> {wire6}), $unsigned((|reg17))},
                          $unsigned($unsigned({reg23}))},
                      ((($signed(wire1) >= (&wire0)) >= $unsigned(reg18)) & wire3[(3'h6):(3'h5)])};
  always
    @(posedge clk) begin
      reg27 <= (|(reg21 ?
          {((wire0 >> reg15) ? {reg14} : $unsigned(reg18)),
              (^~{wire9})} : (+$unsigned((wire10 ? reg15 : wire5)))));
      if ($signed(wire3))
        begin
          reg28 <= reg15;
        end
      else
        begin
          reg28 <= wire0[(3'h5):(1'h1)];
          reg29 <= $signed((-(+(8'hb1))));
          if (wire3[(2'h2):(1'h1)])
            begin
              reg30 <= (|(^~(($unsigned(reg18) >= (8'hba)) ?
                  (8'ha5) : (|{wire5}))));
            end
          else
            begin
              reg30 <= reg20;
              reg31 <= (!(wire9[(3'h6):(1'h0)] ?
                  reg16[(5'h10):(1'h1)] : reg22));
            end
        end
    end
  assign wire32 = reg12;
  assign wire33 = $signed((&wire10[(2'h2):(1'h1)]));
  module34 #() modinst117 (wire116, clk, wire6, wire24, wire4, wire9);
  assign wire118 = $unsigned({$unsigned(wire1)});
  assign wire119 = $signed((8'hb0));
  always
    @(posedge clk) begin
      if (reg28[(1'h1):(1'h0)])
        begin
          reg120 <= (8'hbc);
        end
      else
        begin
          if (wire7[(2'h2):(1'h0)])
            begin
              reg120 <= $unsigned($unsigned(wire5[(1'h0):(1'h0)]));
              reg121 <= (^$signed(wire118[(1'h1):(1'h1)]));
              reg122 <= $signed($signed($signed(((8'h9f) ?
                  (~^(8'hb6)) : (wire6 ? wire9 : wire32)))));
              reg123 <= (^~(((!(reg19 ^ reg29)) ?
                  (^(!reg18)) : ((wire7 ?
                      reg19 : reg18) >= reg23[(3'h4):(3'h4)])) > ($signed(reg14[(5'h15):(5'h12)]) ?
                  {wire8} : (!$signed(reg31)))));
            end
          else
            begin
              reg120 <= ((wire6 ?
                      $unsigned($unsigned((reg13 <<< reg14))) : $unsigned((^$unsigned(wire1)))) ?
                  $unsigned((($unsigned(wire6) ?
                      (wire119 > (8'hbf)) : $signed(reg21)) >= reg11)) : $unsigned(wire8));
              reg121 <= (((reg120 > reg16) >> {$unsigned(reg21),
                  ((wire25 ?
                      reg22 : reg29) >> reg16[(5'h15):(5'h10)])}) >> wire118);
              reg122 <= (reg123 ^ (^wire5[(2'h2):(1'h1)]));
              reg123 <= reg16;
            end
          if (((reg120 ^~ ((|$unsigned(reg11)) ?
                  ($unsigned(reg123) >= $unsigned(reg21)) : (~|wire2))) ?
              $unsigned((((wire5 ?
                  reg19 : wire4) != reg12[(1'h0):(1'h0)]) <<< ((!(8'ha9)) | (!wire118)))) : reg21))
            begin
              reg124 <= $signed({(&{wire8})});
            end
          else
            begin
              reg124 <= wire9[(3'h7):(1'h0)];
            end
          if ((wire116[(3'h5):(3'h4)] ?
              (wire119[(2'h3):(1'h0)] >>> ($signed((+reg27)) | (8'hbe))) : reg22))
            begin
              reg125 <= $signed((!wire32));
              reg126 <= (reg14[(4'hf):(4'hc)] & ((wire6 >>> (^(reg13 ?
                  (7'h40) : reg23))) > ((-reg23[(1'h1):(1'h1)]) ?
                  ($unsigned((8'hbf)) >= (+reg120)) : ($unsigned(reg30) ?
                      (reg17 ? reg30 : reg17) : (wire8 ? reg125 : (8'had))))));
              reg127 <= ($unsigned((-((reg15 ^~ wire5) ?
                  {(8'h9d), wire5} : {reg31}))) <= ((wire119 ?
                      $signed((-wire33)) : $signed((~reg12))) ?
                  $signed($signed((8'hb9))) : $signed((wire10 ?
                      wire7[(3'h6):(1'h0)] : $signed(wire118)))));
              reg128 <= {reg121,
                  {((+(reg23 ? reg18 : wire119)) <= reg17[(4'h8):(1'h0)]),
                      (!{(~|wire24), $signed(wire6)})}};
              reg129 <= wire118;
            end
          else
            begin
              reg125 <= reg124[(3'h5):(1'h0)];
            end
        end
      if ({$unsigned((($signed(wire25) ^~ {(8'hbc)}) ?
              reg124[(1'h0):(1'h0)] : reg11))})
        begin
          reg130 <= (^$unsigned(reg27));
          reg131 <= $signed((+(($unsigned(reg12) ?
                  $signed(wire6) : {(8'hb6), (8'hae)}) ?
              ($unsigned(reg125) ?
                  (reg120 ?
                      wire2 : wire32) : (wire0 && reg28)) : $unsigned($unsigned(wire119)))));
          reg132 <= (reg128 ?
              $unsigned((reg28[(1'h0):(1'h0)] ?
                  {reg19[(3'h4):(3'h4)]} : reg16[(3'h5):(3'h5)])) : wire3[(2'h2):(1'h0)]);
          if (reg21[(3'h5):(2'h2)])
            begin
              reg133 <= $signed(({$signed({reg122, wire24}),
                  reg29[(1'h0):(1'h0)]} ^ (+{reg15[(3'h7):(2'h3)],
                  $signed(wire33)})));
              reg134 <= reg18;
            end
          else
            begin
              reg133 <= (~reg23);
            end
        end
      else
        begin
          if (($signed({$signed(reg14[(3'h5):(1'h1)]), wire5}) ?
              wire3[(1'h0):(1'h0)] : (^~reg133[(1'h1):(1'h1)])))
            begin
              reg130 <= wire3;
              reg131 <= $unsigned((~^wire33[(3'h5):(2'h2)]));
              reg132 <= $signed($signed(reg18));
            end
          else
            begin
              reg130 <= {reg134, $unsigned($unsigned($unsigned((-reg130))))};
              reg131 <= $unsigned(((^$unsigned({(7'h42)})) ?
                  $unsigned((!(reg124 ? (8'hba) : reg127))) : wire24));
            end
          if ({$unsigned($signed({wire25[(4'h9):(2'h2)]})),
              (($signed((^~reg27)) ^~ $signed(wire9[(4'hd):(4'h8)])) ?
                  {$unsigned((!reg18))} : (((8'h9f) | $unsigned(wire24)) ?
                      reg125 : $unsigned($unsigned(reg124))))})
            begin
              reg133 <= wire3;
            end
          else
            begin
              reg133 <= $signed((reg131 <<< ($unsigned($signed((8'hb1))) * {(~reg28),
                  {wire1, reg15}})));
              reg134 <= wire1[(3'h6):(1'h0)];
              reg135 <= ((+(reg15[(2'h2):(2'h2)] | reg20[(4'hd):(4'hd)])) ?
                  $signed($signed((&reg23))) : wire4);
              reg136 <= reg125;
            end
          reg137 <= ($signed($signed(reg12)) ?
              (wire3[(2'h3):(1'h1)] ?
                  (reg19 ?
                      {$unsigned(reg136), (reg17 - (8'hb0))} : ((reg125 ?
                              reg132 : wire25) ?
                          $signed((8'hbb)) : (~^reg129))) : ((-(+reg121)) <<< ((wire119 ?
                      (8'hb2) : reg122) && $signed(reg14)))) : reg23[(4'h9):(3'h4)]);
          reg138 <= (8'ha6);
          reg139 <= $signed($unsigned(wire6[(3'h4):(3'h4)]));
        end
    end
  assign wire140 = $unsigned((8'h9d));
  module141 #() modinst174 (wire173, clk, reg123, wire5, reg128, wire6);
  always
    @(posedge clk) begin
      if ({reg23[(4'h9):(3'h5)],
          ((wire25 >>> reg22[(2'h2):(1'h1)]) ?
              reg19 : (((reg23 ? reg30 : reg129) ^~ ((8'hbb) ^ reg138)) ?
                  (reg139[(4'h8):(4'h8)] | $signed((8'ha0))) : (~|(^~wire119))))})
        begin
          if (((!reg31[(3'h5):(3'h4)]) ?
              reg22 : ((-$signed({reg123})) ?
                  $unsigned(($signed(reg131) * (wire140 != (8'h9c)))) : reg29)))
            begin
              reg175 <= $unsigned(($signed($signed(reg120[(3'h4):(2'h2)])) ?
                  $unsigned($signed($unsigned(wire0))) : reg126[(3'h7):(3'h6)]));
              reg176 <= $unsigned(wire26);
            end
          else
            begin
              reg175 <= (~&{wire10[(3'h5):(3'h4)],
                  $signed(wire116[(3'h4):(1'h1)])});
              reg176 <= reg135;
              reg177 <= ((wire1[(1'h1):(1'h1)] & $unsigned(wire6[(2'h3):(2'h2)])) ^ wire26[(1'h0):(1'h0)]);
              reg178 <= wire32[(1'h0):(1'h0)];
            end
          reg179 <= ((^~(reg124 >>> wire33[(3'h5):(3'h5)])) ?
              $unsigned(($unsigned((wire118 ? wire24 : reg29)) ?
                  reg137[(1'h0):(1'h0)] : $unsigned($unsigned(reg30)))) : ($unsigned(reg127) ?
                  (8'hb5) : ((&$unsigned(wire5)) ?
                      $unsigned($signed((8'hbe))) : $unsigned(reg125))));
        end
      else
        begin
          if ($unsigned(($unsigned((+$signed((8'hac)))) == (~^((reg179 ?
                  reg121 : reg126) ?
              $unsigned(wire116) : reg29)))))
            begin
              reg175 <= $unsigned((($signed((~&wire25)) ?
                      ((reg127 ^~ wire173) >= $signed(reg129)) : ((wire33 >>> wire25) ?
                          $signed(reg21) : (reg11 ? reg29 : wire7))) ?
                  ($unsigned((wire118 <= reg12)) ?
                      reg123[(3'h4):(2'h2)] : ($signed(wire24) ?
                          (&wire6) : reg129[(3'h4):(1'h0)])) : $unsigned(wire9)));
              reg176 <= reg179;
              reg177 <= reg31[(4'h9):(4'h8)];
              reg178 <= $unsigned({(($unsigned(reg137) ?
                          (reg14 ^ (8'hbf)) : (reg18 ? reg132 : reg138)) ?
                      reg133 : $signed($unsigned(wire6))),
                  (+($signed(wire32) ? reg177 : (wire25 != wire1)))});
              reg179 <= (($unsigned(wire8[(2'h3):(1'h0)]) && $signed((|(reg124 * reg11)))) <= ((((!reg20) <<< (reg124 ?
                      (8'ha3) : (8'ha2))) ?
                  reg134 : (~&((8'ha1) | reg132))) + $unsigned(wire33[(2'h3):(2'h3)])));
            end
          else
            begin
              reg175 <= $signed((reg16[(5'h14):(3'h4)] <<< ({$signed(reg122)} || reg175[(3'h6):(3'h5)])));
              reg176 <= (reg21 ? (~|reg123) : (8'hb5));
              reg177 <= ({reg12[(1'h0):(1'h0)]} && $unsigned((~reg22)));
            end
        end
      reg180 <= $signed(wire118);
      reg181 <= ((8'hb1) ?
          $unsigned((+reg121[(1'h0):(1'h0)])) : ((^(~&$signed(wire140))) >> {(reg12[(2'h2):(2'h2)] ?
                  (~^(8'had)) : (reg130 ^ reg30))}));
    end
  always
    @(posedge clk) begin
      reg182 <= {$signed(reg20[(4'ha):(2'h2)])};
      reg183 <= $signed({(&$unsigned($signed((8'hb0))))});
      reg184 <= $unsigned(($signed((^~reg21[(4'ha):(4'h8)])) ?
          $signed((~&(reg125 << reg131))) : {$unsigned($signed(reg122)),
              (reg134 ? reg121[(1'h1):(1'h1)] : ((8'ha2) ^ reg136))}));
      reg185 <= wire7;
    end
  always
    @(posedge clk) begin
      if ((!$signed($unsigned({(~^reg178)}))))
        begin
          if ((^(^(~&($unsigned(reg123) ?
              reg29[(2'h3):(2'h2)] : wire32[(1'h1):(1'h1)])))))
            begin
              reg186 <= ((!(|(+(-reg122)))) ?
                  $signed(($signed(wire9) ?
                      wire9 : wire5[(3'h6):(3'h5)])) : $signed((~&(~^(8'ha4)))));
              reg187 <= reg137;
              reg188 <= wire2;
            end
          else
            begin
              reg186 <= ($unsigned(reg126[(4'hb):(3'h6)]) ?
                  $signed(reg125[(4'hc):(3'h7)]) : {$unsigned($unsigned((^reg18)))});
              reg187 <= $unsigned((8'hbf));
              reg188 <= ((8'hac) ?
                  (7'h43) : $unsigned({{(reg133 ? reg181 : reg29),
                          $unsigned(wire116)}}));
              reg189 <= $signed($unsigned(reg181[(3'h6):(1'h0)]));
              reg190 <= $signed($signed(wire3));
            end
        end
      else
        begin
          reg186 <= (|$unsigned((~reg123[(4'h8):(3'h7)])));
        end
      reg191 <= (8'hba);
      reg192 <= ((|$signed(wire8[(4'h8):(3'h5)])) ?
          $unsigned((reg183[(2'h3):(2'h2)] ?
              $unsigned((reg187 * (8'hbd))) : ($unsigned(reg30) != (reg18 ?
                  reg19 : (8'hb5))))) : reg176);
    end
endmodule

module module141  (y, clk, wire145, wire144, wire143, wire142);
  output wire [(32'h140):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire145;
  input wire [(3'h6):(1'h0)] wire144;
  input wire [(5'h11):(1'h0)] wire143;
  input wire signed [(4'ha):(1'h0)] wire142;
  wire signed [(4'h8):(1'h0)] wire172;
  wire signed [(5'h11):(1'h0)] wire171;
  wire [(4'hd):(1'h0)] wire155;
  wire signed [(5'h12):(1'h0)] wire146;
  reg signed [(5'h10):(1'h0)] reg170 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg168 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg167 = (1'h0);
  reg [(3'h5):(1'h0)] reg166 = (1'h0);
  reg [(5'h13):(1'h0)] reg165 = (1'h0);
  reg [(5'h14):(1'h0)] reg164 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg163 = (1'h0);
  reg [(3'h4):(1'h0)] reg162 = (1'h0);
  reg [(5'h15):(1'h0)] reg161 = (1'h0);
  reg [(2'h2):(1'h0)] reg160 = (1'h0);
  reg [(3'h5):(1'h0)] reg159 = (1'h0);
  reg [(3'h5):(1'h0)] reg158 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg157 = (1'h0);
  reg [(2'h2):(1'h0)] reg156 = (1'h0);
  reg [(5'h12):(1'h0)] reg154 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg153 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg152 = (1'h0);
  reg [(3'h7):(1'h0)] reg151 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg150 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg149 = (1'h0);
  reg [(3'h4):(1'h0)] reg148 = (1'h0);
  reg [(4'hc):(1'h0)] reg147 = (1'h0);
  assign y = {wire172,
                 wire171,
                 wire155,
                 wire146,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 (1'h0)};
  assign wire146 = $signed(wire144[(3'h6):(3'h6)]);
  always
    @(posedge clk) begin
      if ($signed($unsigned({(!wire142[(1'h0):(1'h0)]),
          ($signed((8'hb5)) == (8'hac))})))
        begin
          reg147 <= wire143;
        end
      else
        begin
          reg147 <= $signed((wire146 ?
              (~^((&(7'h40)) * $unsigned(reg147))) : wire145[(4'h9):(1'h1)]));
          reg148 <= $unsigned($signed(wire146[(4'hd):(1'h0)]));
          if (reg148[(1'h1):(1'h0)])
            begin
              reg149 <= (-(&({wire145,
                  (wire143 ^~ (8'ha4))} < (^~(~wire146)))));
              reg150 <= (~wire146);
              reg151 <= {(reg148 ? wire144 : reg149[(4'hc):(1'h0)]),
                  (!$signed(($signed(reg148) ?
                      (reg149 ? wire145 : reg148) : wire142)))};
              reg152 <= ((wire146 <<< $unsigned(reg148[(2'h3):(2'h2)])) ?
                  $signed((-(8'h9f))) : wire144);
              reg153 <= wire143;
            end
          else
            begin
              reg149 <= reg149[(4'hc):(4'h9)];
              reg150 <= (wire145[(2'h3):(2'h2)] ?
                  wire146[(4'hf):(4'h8)] : $unsigned(((&{reg147}) ?
                      (^(^~reg149)) : $signed($signed((8'hb1))))));
              reg151 <= reg151;
            end
        end
      reg154 <= ($signed((wire144[(2'h3):(1'h0)] < $unsigned((reg149 ?
          wire142 : reg150)))) + (((!$unsigned(wire143)) ?
          (&$signed(wire142)) : $unsigned((reg148 ?
              reg153 : reg153))) >= (((7'h41) ^ $signed(reg150)) || reg150)));
    end
  assign wire155 = (^~(~|((~$signed((8'ha5))) ?
                       (&$signed(wire146)) : wire146[(4'hf):(1'h0)])));
  always
    @(posedge clk) begin
      if (wire145)
        begin
          reg156 <= (({((~&reg148) ?
                  (reg148 >= wire155) : reg154[(1'h1):(1'h1)]),
              (^~(~wire155))} + reg151[(1'h1):(1'h1)]) >>> $signed(reg149[(3'h4):(2'h3)]));
          reg157 <= ((^~wire146) ? (~|wire142) : (~wire143));
          reg158 <= $unsigned($signed((~&$signed((wire145 ?
              reg151 : reg150)))));
        end
      else
        begin
          reg156 <= (($unsigned($unsigned($signed(reg148))) & $unsigned({(~&(8'h9e))})) ~^ ((&$unsigned((reg153 ?
              wire143 : wire155))) ~^ $unsigned(({reg147, reg152} ?
              (~|(8'ha3)) : $signed(reg153)))));
        end
      reg159 <= (reg153[(2'h3):(2'h3)] && $signed((!$unsigned((|reg156)))));
      if ((^~(((-(reg159 ?
              reg156 : reg158)) ~^ $unsigned(reg157[(3'h7):(3'h4)])) ?
          (~wire142[(3'h6):(3'h4)]) : $unsigned((~^((8'hbb) ?
              wire144 : reg151))))))
        begin
          reg160 <= (($unsigned({(reg147 ?
                      wire144 : wire142)}) <= reg156[(1'h1):(1'h1)]) ?
              (reg153[(4'h9):(1'h1)] * reg148[(1'h1):(1'h0)]) : (8'hac));
          if (((((wire145 ?
                  (reg154 ? wire143 : (8'ha2)) : $signed(reg156)) >= ((reg150 ?
                  reg153 : reg154) >> reg150)) ^~ $unsigned(wire155[(3'h4):(1'h0)])) ?
              $signed(wire142) : $unsigned(reg152[(4'h8):(3'h5)])))
            begin
              reg161 <= $signed($signed($unsigned($unsigned((reg154 ?
                  wire145 : reg159)))));
              reg162 <= $signed((({$signed(reg158),
                      (reg152 ? reg148 : (8'hba))} <= reg150) ?
                  reg154 : ($signed($unsigned(reg152)) ?
                      $signed((reg153 ? reg149 : reg153)) : reg148)));
              reg163 <= $signed((+reg148[(1'h0):(1'h0)]));
              reg164 <= $signed(reg154);
            end
          else
            begin
              reg161 <= $unsigned($signed($signed($unsigned(reg162))));
              reg162 <= (reg154 ?
                  $unsigned((~^$signed($signed(wire146)))) : {$unsigned((|((8'ha7) ^~ wire142))),
                      (^~$unsigned($signed(reg151)))});
            end
          reg165 <= reg148[(1'h1):(1'h0)];
        end
      else
        begin
          if ($signed(reg165[(1'h0):(1'h0)]))
            begin
              reg160 <= (($unsigned(wire142) ?
                      (^~$unsigned(reg159[(3'h4):(3'h4)])) : ((reg163 & {reg158}) ?
                          ($signed(reg150) ^ {reg165}) : (8'hb4))) ?
                  {$unsigned(reg152)} : (reg157[(3'h4):(2'h3)] ?
                      $unsigned(reg151[(3'h7):(3'h6)]) : $unsigned((((8'hb3) ^ wire145) != $unsigned(reg163)))));
              reg161 <= wire155;
              reg162 <= $signed((wire145 >>> reg147[(4'ha):(4'ha)]));
              reg163 <= (~&(reg161 ?
                  $unsigned(((!reg157) ^~ ((8'hb5) ?
                      reg164 : reg158))) : wire144));
              reg164 <= reg157[(2'h3):(1'h1)];
            end
          else
            begin
              reg160 <= wire144[(3'h6):(3'h4)];
              reg161 <= (!{$signed($unsigned($unsigned(reg149)))});
              reg162 <= (8'haa);
              reg163 <= ((8'hb7) ?
                  reg158[(2'h3):(2'h2)] : (~(($signed(reg160) > reg165[(2'h2):(1'h0)]) == ($signed(reg161) ?
                      wire145[(3'h4):(2'h3)] : reg149))));
            end
          if ($unsigned((~wire145)))
            begin
              reg165 <= reg163;
            end
          else
            begin
              reg165 <= $unsigned($unsigned(($unsigned((~|reg164)) ^~ $signed((wire145 ~^ wire142)))));
              reg166 <= $unsigned((8'h9c));
              reg167 <= (reg148 && ((8'h9f) >>> $unsigned(reg151[(3'h5):(3'h4)])));
              reg168 <= (reg150[(5'h10):(4'hf)] | (reg167 >> (~^((8'ha9) ?
                  (reg153 >>> reg153) : reg147[(1'h0):(1'h0)]))));
            end
          reg169 <= reg149;
        end
      reg170 <= reg159[(3'h5):(2'h2)];
    end
  assign wire171 = (8'hbe);
  assign wire172 = wire145[(4'h9):(3'h5)];
endmodule

module module34
#(parameter param115 = (~^((&(-(8'hb3))) != {(&{(7'h44), (8'ha6)})})))
(y, clk, wire35, wire36, wire37, wire38);
  output wire [(32'h87):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire35;
  input wire signed [(4'h9):(1'h0)] wire36;
  input wire [(5'h10):(1'h0)] wire37;
  input wire signed [(4'hb):(1'h0)] wire38;
  wire [(4'hf):(1'h0)] wire114;
  wire [(5'h10):(1'h0)] wire113;
  wire signed [(5'h13):(1'h0)] wire111;
  wire signed [(4'hf):(1'h0)] wire39;
  wire [(5'h10):(1'h0)] wire40;
  wire [(5'h15):(1'h0)] wire41;
  wire [(3'h6):(1'h0)] wire42;
  wire [(3'h5):(1'h0)] wire43;
  wire signed [(5'h15):(1'h0)] wire65;
  assign y = {wire114,
                 wire113,
                 wire111,
                 wire39,
                 wire40,
                 wire41,
                 wire42,
                 wire43,
                 wire65,
                 (1'h0)};
  assign wire39 = $unsigned((wire38[(4'h8):(3'h5)] && $unsigned({(~^wire36),
                      wire35[(1'h0):(1'h0)]})));
  assign wire40 = (|wire35[(1'h1):(1'h1)]);
  assign wire41 = $signed({(&(-(~^wire40))), wire35});
  assign wire42 = (!((|$unsigned((~wire41))) << ($signed((!wire40)) < (wire36 ?
                      $signed(wire35) : ((8'ha5) ? wire41 : wire41)))));
  assign wire43 = ((~^((^wire38[(3'h7):(3'h5)]) < wire41)) == (($unsigned($unsigned(wire39)) * wire37[(1'h1):(1'h1)]) ?
                      (((~&wire42) && $unsigned(wire36)) ?
                          (~&(wire40 * wire42)) : $unsigned($signed(wire38))) : ((^$signed(wire39)) | $unsigned($unsigned(wire40)))));
  module44 #() modinst66 (.wire49(wire36), .wire48(wire37), .clk(clk), .wire45(wire39), .wire47(wire43), .y(wire65), .wire46(wire40));
  module67 #() modinst112 (wire111, clk, wire41, wire65, wire35, wire40);
  assign wire113 = wire39;
  assign wire114 = (7'h44);
endmodule

module module67  (y, clk, wire71, wire70, wire69, wire68);
  output wire [(32'h1c4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire71;
  input wire [(5'h15):(1'h0)] wire70;
  input wire [(4'hc):(1'h0)] wire69;
  input wire signed [(5'h10):(1'h0)] wire68;
  wire signed [(4'hc):(1'h0)] wire110;
  wire [(5'h10):(1'h0)] wire109;
  wire [(3'h6):(1'h0)] wire108;
  wire signed [(5'h12):(1'h0)] wire107;
  wire [(5'h15):(1'h0)] wire106;
  wire [(3'h4):(1'h0)] wire100;
  wire signed [(3'h7):(1'h0)] wire99;
  wire signed [(5'h11):(1'h0)] wire98;
  wire signed [(5'h10):(1'h0)] wire97;
  wire signed [(5'h13):(1'h0)] wire96;
  wire signed [(4'h9):(1'h0)] wire95;
  wire signed [(4'h8):(1'h0)] wire94;
  wire [(4'hb):(1'h0)] wire93;
  wire [(5'h10):(1'h0)] wire92;
  wire signed [(3'h4):(1'h0)] wire91;
  wire signed [(4'ha):(1'h0)] wire90;
  wire signed [(5'h13):(1'h0)] wire89;
  wire [(5'h10):(1'h0)] wire74;
  wire [(3'h4):(1'h0)] wire73;
  wire signed [(4'hf):(1'h0)] wire72;
  reg [(5'h10):(1'h0)] reg105 = (1'h0);
  reg [(4'h8):(1'h0)] reg104 = (1'h0);
  reg [(4'hf):(1'h0)] reg103 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg102 = (1'h0);
  reg [(5'h11):(1'h0)] reg101 = (1'h0);
  reg [(2'h3):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg86 = (1'h0);
  reg [(5'h11):(1'h0)] reg85 = (1'h0);
  reg [(4'h9):(1'h0)] reg84 = (1'h0);
  reg [(4'he):(1'h0)] reg83 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg82 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg81 = (1'h0);
  reg [(4'hb):(1'h0)] reg80 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg79 = (1'h0);
  reg [(3'h7):(1'h0)] reg78 = (1'h0);
  reg [(5'h11):(1'h0)] reg77 = (1'h0);
  reg [(3'h5):(1'h0)] reg76 = (1'h0);
  reg [(2'h2):(1'h0)] reg75 = (1'h0);
  assign y = {wire110,
                 wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire74,
                 wire73,
                 wire72,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 (1'h0)};
  assign wire72 = (wire71 >>> ($unsigned((-$unsigned(wire70))) * (|$unsigned($unsigned(wire68)))));
  assign wire73 = ($signed((~^wire70)) <<< $signed(wire72));
  assign wire74 = (($unsigned((|wire69[(4'hc):(4'h8)])) ?
                          wire73 : ($signed((+wire71)) <= ({wire69, wire73} ?
                              ((8'hb0) ?
                                  (8'hbf) : wire72) : $unsigned(wire72)))) ?
                      wire68[(4'h8):(3'h6)] : $unsigned($signed(({(8'h9d)} ?
                          wire68 : $unsigned(wire70)))));
  always
    @(posedge clk) begin
      reg75 <= wire69;
      if (wire74)
        begin
          reg76 <= $unsigned((~|reg75));
        end
      else
        begin
          reg76 <= wire71;
          if ((|(wire74[(5'h10):(4'hd)] ?
              $signed((((8'hbe) ? wire73 : reg76) ?
                  (reg76 << wire73) : (wire73 - wire74))) : $signed($unsigned(wire70[(1'h1):(1'h0)])))))
            begin
              reg77 <= {$unsigned(wire74)};
            end
          else
            begin
              reg77 <= (~|(8'hb9));
              reg78 <= wire73;
              reg79 <= reg78;
              reg80 <= wire70[(2'h3):(2'h2)];
              reg81 <= $unsigned($signed({$signed((|reg79)),
                  (~&$unsigned(reg80))}));
            end
          if (reg76[(2'h2):(1'h1)])
            begin
              reg82 <= wire72[(1'h1):(1'h0)];
              reg83 <= $signed($signed((~&wire70)));
              reg84 <= $unsigned(reg79);
              reg85 <= reg83;
              reg86 <= (^~$signed(({(wire69 - (8'ha3)), reg84} ?
                  {(~^reg84), reg78[(3'h5):(2'h2)]} : ($signed(wire69) ?
                      (wire73 > wire74) : reg77[(4'hc):(1'h0)]))));
            end
          else
            begin
              reg82 <= (((^~{(+reg78)}) ?
                      ($signed($unsigned(reg81)) ?
                          ((reg81 - reg84) ?
                              wire69 : $signed(reg79)) : reg76[(2'h3):(1'h0)]) : ($signed((&reg85)) ?
                          reg81[(2'h3):(2'h2)] : $unsigned((wire73 >>> reg81)))) ?
                  (~$signed((((8'h9f) ? (8'ha9) : wire74) ?
                      (8'hab) : (8'hbd)))) : $signed((|((-reg75) ?
                      reg79[(3'h4):(1'h0)] : (reg81 != wire72)))));
              reg83 <= $unsigned((!reg85));
              reg84 <= reg80;
              reg85 <= (^~{(-wire74)});
              reg86 <= ($signed(($signed((wire72 ?
                  reg81 : reg82)) << reg85)) ~^ (~^reg80[(3'h5):(1'h1)]));
            end
        end
      reg87 <= $signed({$unsigned(reg76)});
      reg88 <= (((~{(reg83 + wire68)}) >= $unsigned(reg77)) ?
          wire69 : (~|$unsigned(reg83)));
    end
  assign wire89 = $unsigned(((~((reg77 - reg86) ?
                      reg81[(1'h1):(1'h1)] : (reg87 <<< (8'hb2)))) | reg76));
  assign wire90 = ($signed($signed(wire70[(5'h13):(4'hd)])) + $signed($signed($signed(reg79[(2'h3):(2'h2)]))));
  assign wire91 = (^$unsigned(reg77));
  assign wire92 = {$unsigned(reg81)};
  assign wire93 = $signed(($signed({reg85[(1'h0):(1'h0)],
                      {reg81, wire73}}) && wire92[(4'he):(1'h1)]));
  assign wire94 = (($unsigned({wire68[(4'he):(3'h4)]}) ^~ $unsigned(reg82)) ?
                      reg80[(4'hb):(4'h8)] : wire70[(5'h10):(3'h5)]);
  assign wire95 = wire70[(4'hf):(4'ha)];
  assign wire96 = (($unsigned(wire89[(3'h7):(3'h5)]) + (~$unsigned(reg83))) ?
                      wire71[(4'hf):(4'h8)] : (&((^$unsigned(reg75)) >> (^~reg81))));
  assign wire97 = reg77[(4'hb):(1'h0)];
  assign wire98 = wire73;
  assign wire99 = ({reg76, $signed((8'hba))} ?
                      $unsigned($signed($signed(wire69[(4'ha):(1'h1)]))) : ((~$unsigned((reg81 >> reg84))) ?
                          reg87 : {((-wire73) ^ (&wire90)),
                              wire89[(1'h1):(1'h0)]}));
  assign wire100 = $signed($signed((+wire99[(3'h5):(2'h3)])));
  always
    @(posedge clk) begin
      reg101 <= $unsigned((|(wire69 - $unsigned(reg86[(3'h5):(1'h1)]))));
      reg102 <= wire95[(2'h2):(1'h1)];
      reg103 <= $signed($unsigned(wire99));
      reg104 <= wire90;
      reg105 <= wire69;
    end
  assign wire106 = wire91;
  assign wire107 = ((~^wire72[(4'hd):(1'h1)]) >= $signed((reg80[(1'h0):(1'h0)] + reg88)));
  assign wire108 = reg82[(1'h0):(1'h0)];
  assign wire109 = (^~($signed((~&wire68[(4'hb):(1'h1)])) ?
                       (~((~(8'ha4)) ?
                           (wire90 < wire68) : (reg76 <<< wire99))) : (|reg102)));
  assign wire110 = reg84;
endmodule

module module44  (y, clk, wire49, wire48, wire47, wire46, wire45);
  output wire [(32'hb4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire49;
  input wire [(5'h10):(1'h0)] wire48;
  input wire [(3'h5):(1'h0)] wire47;
  input wire [(4'he):(1'h0)] wire46;
  input wire [(4'hf):(1'h0)] wire45;
  wire [(4'hf):(1'h0)] wire64;
  wire signed [(4'h9):(1'h0)] wire63;
  wire [(5'h14):(1'h0)] wire57;
  wire [(3'h4):(1'h0)] wire56;
  wire signed [(4'h8):(1'h0)] wire52;
  wire signed [(4'hd):(1'h0)] wire51;
  wire [(3'h4):(1'h0)] wire50;
  reg signed [(4'hd):(1'h0)] reg62 = (1'h0);
  reg [(4'hd):(1'h0)] reg61 = (1'h0);
  reg [(3'h4):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg58 = (1'h0);
  reg [(5'h15):(1'h0)] reg55 = (1'h0);
  reg [(4'hd):(1'h0)] reg54 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg53 = (1'h0);
  assign y = {wire64,
                 wire63,
                 wire57,
                 wire56,
                 wire52,
                 wire51,
                 wire50,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg55,
                 reg54,
                 reg53,
                 (1'h0)};
  assign wire50 = $unsigned((!wire47[(3'h5):(2'h2)]));
  assign wire51 = $unsigned($signed(((wire48[(4'hb):(4'ha)] ^~ wire48) - (~|$unsigned(wire50)))));
  assign wire52 = wire46[(4'ha):(2'h2)];
  always
    @(posedge clk) begin
      reg53 <= wire47[(2'h3):(1'h1)];
      reg54 <= wire45[(3'h7):(3'h5)];
      reg55 <= wire50;
    end
  assign wire56 = reg53[(3'h5):(2'h3)];
  assign wire57 = $unsigned((~|(7'h40)));
  always
    @(posedge clk) begin
      reg58 <= (!{(~|($unsigned(wire47) ? (reg55 < reg54) : $signed(wire48))),
          ((8'ha9) ? ($signed(wire52) ^~ wire48) : {(^~wire50)})});
    end
  always
    @(posedge clk) begin
      reg59 <= wire50;
      reg60 <= reg54;
      reg61 <= $signed($unsigned($signed(wire45[(3'h6):(3'h4)])));
      reg62 <= (+(8'h9d));
    end
  assign wire63 = wire46;
  assign wire64 = $unsigned($unsigned($signed($unsigned($unsigned(wire57)))));
endmodule
