GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fad31500000,4096
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1178
gpu_sim_insn = 19456
gpu_ipc =      16.5161
gpu_tot_sim_cycle = 1178
gpu_tot_sim_insn = 19456
gpu_tot_ipc =      16.5161
gpu_tot_issued_cta = 4
gpu_occupancy = 12.3375% 
gpu_tot_occupancy = 12.3375% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.1154
partiton_level_parallism_total  =       0.1154
partiton_level_parallism_util =       2.4286
partiton_level_parallism_util_total  =       2.4286
L2_BW  =      10.9428 GB/Sec
L2_BW_total  =      10.9428 GB/Sec
gpu_total_sim_rate=19456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 19456
gpgpu_n_tot_w_icount = 608
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:6253	W0_Scoreboard:2368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:608
single_issue_nums: WS0:272	WS1:272	
dual_issue_nums: WS0:16	WS1:16	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 290 
max_icnt2mem_latency = 11 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 263 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 16 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	106 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74 	39 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:         76        77    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         84        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         86        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         87        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         88        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1953 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.05558
n_activity=258 dram_eff=0.4341
bk0: 20a 1867i bk1: 20a 1848i bk2: 0a 2012i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055583 
total_CMD = 2015 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 1816 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1953 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.002978 
CoL_Bus_Util = 0.027792 
Either_Row_CoL_Bus_Util = 0.030769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.189578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=174 dram_eff=0.5517
bk0: 16a 1904i bk1: 16a 1881i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0575682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=166 dram_eff=0.5783
bk0: 16a 1897i bk1: 16a 1878i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 1868 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.179653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.184119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.184119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1879i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.176675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=166 dram_eff=0.5783
bk0: 16a 1897i bk1: 16a 1878i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 1868 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.176675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.188089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.188089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.181141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.181141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 136
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=296
icnt_total_pkts_simt_to_mem=264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.9779
	minimum = 6
	maximum = 64
Network latency average = 11.1581
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.5107
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00250691
	minimum = 0 (at node 4)
	maximum = 0.0156682 (at node 0)
Accepted packet rate average = 0.00250691
	minimum = 0 (at node 4)
	maximum = 0.0156682 (at node 0)
Injected flit rate average = 0.00516129
	minimum = 0 (at node 4)
	maximum = 0.0304147 (at node 0)
Accepted flit rate average= 0.00516129
	minimum = 0 (at node 4)
	maximum = 0.0341014 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9779 (1 samples)
	minimum = 6 (1 samples)
	maximum = 64 (1 samples)
Network latency average = 11.1581 (1 samples)
	minimum = 6 (1 samples)
	maximum = 63 (1 samples)
Flit latency average = 11.5107 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00250691 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0156682 (1 samples)
Accepted packet rate average = 0.00250691 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0156682 (1 samples)
Injected flit rate average = 0.00516129 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0304147 (1 samples)
Accepted flit rate average = 0.00516129 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0341014 (1 samples)
Injected packet size average = 2.05882 (1 samples)
Accepted packet size average = 2.05882 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19456 (inst/sec)
gpgpu_simulation_rate = 1178 (cycle/sec)
gpgpu_silicon_slowdown = 1364176x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 670
gpu_sim_insn = 19456
gpu_ipc =      29.0388
gpu_tot_sim_cycle = 1848
gpu_tot_sim_insn = 38912
gpu_tot_ipc =      21.0563
gpu_tot_issued_cta = 8
gpu_occupancy = 12.2056% 
gpu_tot_occupancy = 12.2893% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.2030
partiton_level_parallism_total  =       0.1472
partiton_level_parallism_util =       1.8378
partiton_level_parallism_util_total  =       2.0923
L2_BW  =      19.2397 GB/Sec
L2_BW_total  =      13.9509 GB/Sec
gpu_total_sim_rate=38912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 38912
gpgpu_n_tot_w_icount = 1216
gpgpu_n_stall_shd_mem = 160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:9582	W0_Scoreboard:3754	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1216
single_issue_nums: WS0:544	WS1:544	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 290 
max_icnt2mem_latency = 13 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 231 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 12 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	154 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	194 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	165 	42 	47 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        117       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        130       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        132       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        133       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        134       132    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        134       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        135       134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        135       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3099 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03543
n_activity=258 dram_eff=0.4341
bk0: 20a 3013i bk1: 20a 2994i bk2: 0a 3158i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035432 
total_CMD = 3161 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 2962 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3099 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001898 
CoL_Bus_Util = 0.017716 
Either_Row_CoL_Bus_Util = 0.019614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.120848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=174 dram_eff=0.5517
bk0: 16a 3050i bk1: 16a 3027i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3015 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0366972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=166 dram_eff=0.5783
bk0: 16a 3043i bk1: 16a 3024i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 3014 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.114521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=165 dram_eff=0.5818
bk0: 16a 3042i bk1: 16a 3026i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3015 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.117368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=165 dram_eff=0.5818
bk0: 16a 3042i bk1: 16a 3025i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3015 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=166 dram_eff=0.5783
bk0: 16a 3043i bk1: 16a 3024i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 3014 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=165 dram_eff=0.5818
bk0: 16a 3042i bk1: 16a 3026i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3015 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.119899
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3161 n_nop=3111 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03037
n_activity=165 dram_eff=0.5818
bk0: 16a 3042i bk1: 16a 3026i bk2: 0a 3159i bk3: 0a 3161i bk4: 0a 3161i bk5: 0a 3161i bk6: 0a 3161i bk7: 0a 3161i bk8: 0a 3161i bk9: 0a 3161i bk10: 0a 3161i bk11: 0a 3161i bk12: 0a 3161i bk13: 0a 3161i bk14: 0a 3161i bk15: 0a 3162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030370 
total_CMD = 3161 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3015 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3161 
n_nop = 3111 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.015185 
Either_Row_CoL_Bus_Util = 0.015818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.11547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 272
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.2426
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=592
icnt_total_pkts_simt_to_mem=528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5165
	minimum = 6
	maximum = 64
Network latency average = 11.489
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9098
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0031953
	minimum = 0 (at node 8)
	maximum = 0.00998532 (at node 0)
Accepted packet rate average = 0.0031953
	minimum = 0 (at node 8)
	maximum = 0.00998532 (at node 0)
Injected flit rate average = 0.00657856
	minimum = 0 (at node 8)
	maximum = 0.0211454 (at node 20)
Accepted flit rate average= 0.00657856
	minimum = 0 (at node 8)
	maximum = 0.0217327 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2472 (2 samples)
	minimum = 6 (2 samples)
	maximum = 64 (2 samples)
Network latency average = 11.3235 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Flit latency average = 11.7103 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00285111 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0128268 (2 samples)
Accepted packet rate average = 0.00285111 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0128268 (2 samples)
Injected flit rate average = 0.00586993 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0257801 (2 samples)
Accepted flit rate average = 0.00586993 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0279171 (2 samples)
Injected packet size average = 2.05882 (2 samples)
Accepted packet size average = 2.05882 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 38912 (inst/sec)
gpgpu_simulation_rate = 1848 (cycle/sec)
gpgpu_silicon_slowdown = 869588x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-3.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 3
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-3.traceg
launching kernel name: _Z4copyPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 3: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 676
gpu_sim_insn = 19456
gpu_ipc =      28.7811
gpu_tot_sim_cycle = 2524
gpu_tot_sim_insn = 58368
gpu_tot_ipc =      23.1252
gpu_tot_issued_cta = 12
gpu_occupancy = 12.2099% 
gpu_tot_occupancy = 12.2680% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.2012
partiton_level_parallism_total  =       0.1616
partiton_level_parallism_util =       1.6000
partiton_level_parallism_util_total  =       1.8977
L2_BW  =      19.0690 GB/Sec
L2_BW_total  =      15.3217 GB/Sec
gpu_total_sim_rate=58368

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 960
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 960

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 58368
gpgpu_n_tot_w_icount = 1824
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10	W0_Idle:12913	W0_Scoreboard:5159	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1824
single_issue_nums: WS0:816	WS1:816	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 192 {8:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3264 {136:24,}
maxmflatency = 290 
max_icnt2mem_latency = 13 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 192 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 11 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	280 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251 	47 	84 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        158       154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        176       178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        178       174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        180       176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        181       177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        182       178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        182       179    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        182       184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4256 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02594
n_activity=258 dram_eff=0.4341
bk0: 20a 4170i bk1: 20a 4151i bk2: 0a 4315i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025938 
total_CMD = 4318 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 4119 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4256 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001390 
CoL_Bus_Util = 0.012969 
Either_Row_CoL_Bus_Util = 0.014358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0884669
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=174 dram_eff=0.5517
bk0: 16a 4207i bk1: 16a 4184i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4172 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0268643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=166 dram_eff=0.5783
bk0: 16a 4200i bk1: 16a 4181i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 4171 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0838351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=165 dram_eff=0.5818
bk0: 16a 4199i bk1: 16a 4183i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4172 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0859194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=165 dram_eff=0.5818
bk0: 16a 4199i bk1: 16a 4182i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4172 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0824456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=166 dram_eff=0.5783
bk0: 16a 4200i bk1: 16a 4181i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 4171 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0824456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=165 dram_eff=0.5818
bk0: 16a 4199i bk1: 16a 4183i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4172 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0877721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4318 n_nop=4268 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02223
n_activity=165 dram_eff=0.5818
bk0: 16a 4199i bk1: 16a 4183i bk2: 0a 4316i bk3: 0a 4318i bk4: 0a 4318i bk5: 0a 4318i bk6: 0a 4318i bk7: 0a 4318i bk8: 0a 4318i bk9: 0a 4318i bk10: 0a 4318i bk11: 0a 4318i bk12: 0a 4318i bk13: 0a 4318i bk14: 0a 4318i bk15: 0a 4319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022233 
total_CMD = 4318 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4172 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4318 
n_nop = 4268 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.011116 
Either_Row_CoL_Bus_Util = 0.011579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0845299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 408
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.1618
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=888
icnt_total_pkts_simt_to_mem=792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8971
	minimum = 6
	maximum = 64
Network latency average = 11.7892
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.3173
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00350892
	minimum = 0 (at node 12)
	maximum = 0.00774027 (at node 20)
Accepted packet rate average = 0.00350892
	minimum = 0 (at node 12)
	maximum = 0.00774027 (at node 20)
Injected flit rate average = 0.00722425
	minimum = 0 (at node 12)
	maximum = 0.0232208 (at node 20)
Accepted flit rate average= 0.00722425
	minimum = 0 (at node 12)
	maximum = 0.0159106 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4638 (3 samples)
	minimum = 6 (3 samples)
	maximum = 64 (3 samples)
Network latency average = 11.4788 (3 samples)
	minimum = 6 (3 samples)
	maximum = 63 (3 samples)
Flit latency average = 11.9126 (3 samples)
	minimum = 6 (3 samples)
	maximum = 61 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00307038 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0111313 (3 samples)
Accepted packet rate average = 0.00307038 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0111313 (3 samples)
Injected flit rate average = 0.00632137 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.024927 (3 samples)
Accepted flit rate average = 0.00632137 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0239149 (3 samples)
Injected packet size average = 2.05882 (3 samples)
Accepted packet size average = 2.05882 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 58368 (inst/sec)
gpgpu_simulation_rate = 2524 (cycle/sec)
gpgpu_silicon_slowdown = 636687x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-4.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 4
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-4.traceg
launching kernel name: _Z4copyPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 4: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 667
gpu_sim_insn = 19456
gpu_ipc =      29.1694
gpu_tot_sim_cycle = 3191
gpu_tot_sim_insn = 77824
gpu_tot_ipc =      24.3886
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1683% 
gpu_tot_occupancy = 12.2470% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.1705
partiton_level_parallism_util =       1.7662
partiton_level_parallism_util_total  =       1.8630
L2_BW  =      19.3263 GB/Sec
L2_BW_total  =      16.1587 GB/Sec
gpu_total_sim_rate=77824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 77824
gpgpu_n_tot_w_icount = 2432
gpgpu_n_stall_shd_mem = 321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15	W0_Idle:16198	W0_Scoreboard:6577	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2432
single_issue_nums: WS0:1088	WS1:1088	
dual_issue_nums: WS0:64	WS1:64	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 290 
max_icnt2mem_latency = 13 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 176 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 10 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	410 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	390 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	328 	77 	105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        199       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        222       224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        223       218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        227       220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        226       222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        227       223    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        228       225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        227       230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5397 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02052
n_activity=258 dram_eff=0.4341
bk0: 20a 5311i bk1: 20a 5292i bk2: 0a 5456i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020517 
total_CMD = 5459 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 5260 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5397 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001099 
CoL_Bus_Util = 0.010258 
Either_Row_CoL_Bus_Util = 0.011357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0699762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=174 dram_eff=0.5517
bk0: 16a 5348i bk1: 16a 5325i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 5313 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0212493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=166 dram_eff=0.5783
bk0: 16a 5341i bk1: 16a 5322i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 5312 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0663125
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=165 dram_eff=0.5818
bk0: 16a 5340i bk1: 16a 5324i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 5313 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0679612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=165 dram_eff=0.5818
bk0: 16a 5340i bk1: 16a 5323i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 5313 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0652134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=166 dram_eff=0.5783
bk0: 16a 5341i bk1: 16a 5322i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 5312 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0652134
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=165 dram_eff=0.5818
bk0: 16a 5340i bk1: 16a 5324i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 5313 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0694266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5459 n_nop=5409 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01759
n_activity=165 dram_eff=0.5818
bk0: 16a 5340i bk1: 16a 5324i bk2: 0a 5457i bk3: 0a 5459i bk4: 0a 5459i bk5: 0a 5459i bk6: 0a 5459i bk7: 0a 5459i bk8: 0a 5459i bk9: 0a 5459i bk10: 0a 5459i bk11: 0a 5459i bk12: 0a 5459i bk13: 0a 5459i bk14: 0a 5459i bk15: 0a 5460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017586 
total_CMD = 5459 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 5313 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 5459 
n_nop = 5409 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000366 
CoL_Bus_Util = 0.008793 
Either_Row_CoL_Bus_Util = 0.009159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0668621

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 544
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.1213
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1184
icnt_total_pkts_simt_to_mem=1056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.6664
	minimum = 6
	maximum = 64
Network latency average = 11.7546
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.2594
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00370068
	minimum = 0 (at node 16)
	maximum = 0.00816327 (at node 20)
Accepted packet rate average = 0.00370068
	minimum = 0 (at node 16)
	maximum = 0.00816327 (at node 20)
Injected flit rate average = 0.00761905
	minimum = 0 (at node 16)
	maximum = 0.0244898 (at node 20)
Accepted flit rate average= 0.00761905
	minimum = 0 (at node 16)
	maximum = 0.0136054 (at node 20)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5145 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64 (4 samples)
Network latency average = 11.5477 (4 samples)
	minimum = 6 (4 samples)
	maximum = 63 (4 samples)
Flit latency average = 11.9993 (4 samples)
	minimum = 6 (4 samples)
	maximum = 61 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00322795 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0103893 (4 samples)
Accepted packet rate average = 0.00322795 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0103893 (4 samples)
Injected flit rate average = 0.00664579 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0248177 (4 samples)
Accepted flit rate average = 0.00664579 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0213375 (4 samples)
Injected packet size average = 2.05882 (4 samples)
Accepted packet size average = 2.05882 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 77824 (inst/sec)
gpgpu_simulation_rate = 3191 (cycle/sec)
gpgpu_silicon_slowdown = 503603x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-5.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 5
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-5.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1000
gpu_sim_insn = 35840
gpu_ipc =      35.8400
gpu_tot_sim_cycle = 4191
gpu_tot_sim_insn = 113664
gpu_tot_ipc =      27.1210
gpu_tot_issued_cta = 20
gpu_occupancy = 12.2914% 
gpu_tot_occupancy = 12.2577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.1400
partiton_level_parallism_total  =       0.1632
partiton_level_parallism_util =       1.9444
partiton_level_parallism_util_total  =       1.8791
L2_BW  =      13.2698 GB/Sec
L2_BW_total  =      15.4694 GB/Sec
gpu_total_sim_rate=113664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1856
	L1I_total_cache_misses = 352
	L1I_total_cache_miss_rate = 0.1897
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 352
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1856

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 114688
gpgpu_n_tot_w_icount = 3584
gpgpu_n_stall_shd_mem = 434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:92	W0_Idle:21621	W0_Scoreboard:8001	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3552
single_issue_nums: WS0:1568	WS1:1564	
dual_issue_nums: WS0:112	WS1:114	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23040 {72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 163 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 8 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	538 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	476 	205 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	403 	108 	127 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        239       235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        229       268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        269       263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        272       266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        272       269    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        274       271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        274       272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        274       277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7109 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01562
n_activity=258 dram_eff=0.4341
bk0: 20a 7023i bk1: 20a 7004i bk2: 0a 7168i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015618 
total_CMD = 7171 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 6972 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7109 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000837 
CoL_Bus_Util = 0.007809 
Either_Row_CoL_Bus_Util = 0.008646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0532701
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7115 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0145
n_activity=226 dram_eff=0.4602
bk0: 20a 7030i bk1: 16a 7036i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014503 
total_CMD = 7171 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 6993 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7115 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000558 
CoL_Bus_Util = 0.007251 
Either_Row_CoL_Bus_Util = 0.007809 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0161763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=166 dram_eff=0.5783
bk0: 16a 7053i bk1: 16a 7034i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 7024 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0504811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=165 dram_eff=0.5818
bk0: 16a 7052i bk1: 16a 7036i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0517362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=165 dram_eff=0.5818
bk0: 16a 7052i bk1: 16a 7035i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0496444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=166 dram_eff=0.5783
bk0: 16a 7053i bk1: 16a 7034i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 7024 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0496444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=165 dram_eff=0.5818
bk0: 16a 7052i bk1: 16a 7036i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0528518
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7171 n_nop=7121 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01339
n_activity=165 dram_eff=0.5818
bk0: 16a 7052i bk1: 16a 7036i bk2: 0a 7169i bk3: 0a 7171i bk4: 0a 7171i bk5: 0a 7171i bk6: 0a 7171i bk7: 0a 7171i bk8: 0a 7171i bk9: 0a 7171i bk10: 0a 7171i bk11: 0a 7171i bk12: 0a 7171i bk13: 0a 7171i bk14: 0a 7171i bk15: 0a 7172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013387 
total_CMD = 7171 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7025 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7171 
n_nop = 7121 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000279 
CoL_Bus_Util = 0.006694 
Either_Row_CoL_Bus_Util = 0.006973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0508995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60, Miss = 5, Miss_rate = 0.083, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 5, Miss_rate = 0.083, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 5, Miss_rate = 0.114, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 684
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0980
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1500
icnt_total_pkts_simt_to_mem=1324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8838
	minimum = 6
	maximum = 64
Network latency average = 11.8618
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.3739
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00354266
	minimum = 0 (at node 36)
	maximum = 0.007769 (at node 20)
Accepted packet rate average = 0.00354266
	minimum = 0 (at node 36)
	maximum = 0.007769 (at node 20)
Injected flit rate average = 0.00731322
	minimum = 0 (at node 36)
	maximum = 0.023307 (at node 20)
Accepted flit rate average= 0.00731322
	minimum = 0 (at node 36)
	maximum = 0.0129483 (at node 20)
Injected packet length average = 2.06433
Accepted packet length average = 2.06433
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5883 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64 (5 samples)
Network latency average = 11.6105 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 12.0742 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0032909 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.00986521 (5 samples)
Accepted packet rate average = 0.0032909 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.00986521 (5 samples)
Injected flit rate average = 0.00677927 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0245155 (5 samples)
Accepted flit rate average = 0.00677927 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0196597 (5 samples)
Injected packet size average = 2.06001 (5 samples)
Accepted packet size average = 2.06001 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 113664 (inst/sec)
gpgpu_simulation_rate = 4191 (cycle/sec)
gpgpu_silicon_slowdown = 383440x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-6.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-6.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 608
gpu_sim_insn = 35840
gpu_ipc =      58.9474
gpu_tot_sim_cycle = 4799
gpu_tot_sim_insn = 149504
gpu_tot_ipc =      31.1532
gpu_tot_issued_cta = 24
gpu_occupancy = 12.1767% 
gpu_tot_occupancy = 12.2474% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2171
partiton_level_parallism_total  =       0.1700
partiton_level_parallism_util =       2.3571
partiton_level_parallism_util_total  =       1.9429
L2_BW  =      20.5781 GB/Sec
L2_BW_total  =      16.1166 GB/Sec
gpu_total_sim_rate=149504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2432
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1579
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2432

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 151552
gpgpu_n_tot_w_icount = 4736
gpgpu_n_stall_shd_mem = 545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:175	W0_Idle:23963	W0_Scoreboard:9358	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4672
single_issue_nums: WS0:2042	WS1:2042	
dual_issue_nums: WS0:163	WS1:163	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27648 {72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 161 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 9 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	666 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	553 	255 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	483 	140 	143 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        280       277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        268       313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        316       308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        319       312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        319       314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        320       317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        320       318    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        321       322    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8149 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01364
n_activity=258 dram_eff=0.4341
bk0: 20a 8063i bk1: 20a 8044i bk2: 0a 8208i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013640 
total_CMD = 8211 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 8012 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8149 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.006820 
Either_Row_CoL_Bus_Util = 0.007551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.046523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8155 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01267
n_activity=226 dram_eff=0.4602
bk0: 20a 8070i bk1: 16a 8076i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012666 
total_CMD = 8211 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 8033 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8155 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000487 
CoL_Bus_Util = 0.006333 
Either_Row_CoL_Bus_Util = 0.006820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0141274
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=166 dram_eff=0.5783
bk0: 16a 8093i bk1: 16a 8074i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8064 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0440872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=165 dram_eff=0.5818
bk0: 16a 8092i bk1: 16a 8076i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8065 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0451833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=165 dram_eff=0.5818
bk0: 16a 8092i bk1: 16a 8075i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8065 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0433565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=166 dram_eff=0.5783
bk0: 16a 8093i bk1: 16a 8074i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8064 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0433565
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=165 dram_eff=0.5818
bk0: 16a 8092i bk1: 16a 8076i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8065 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0461576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8211 n_nop=8161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01169
n_activity=165 dram_eff=0.5818
bk0: 16a 8092i bk1: 16a 8076i bk2: 0a 8209i bk3: 0a 8211i bk4: 0a 8211i bk5: 0a 8211i bk6: 0a 8211i bk7: 0a 8211i bk8: 0a 8211i bk9: 0a 8211i bk10: 0a 8211i bk11: 0a 8211i bk12: 0a 8211i bk13: 0a 8211i bk14: 0a 8211i bk15: 0a 8212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011692 
total_CMD = 8211 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8065 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8211 
n_nop = 8161 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.005846 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0444526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68, Miss = 5, Miss_rate = 0.074, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 68, Miss = 5, Miss_rate = 0.074, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 5, Miss_rate = 0.089, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 816
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0821
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=1776
icnt_total_pkts_simt_to_mem=1584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9534
	minimum = 6
	maximum = 64
Network latency average = 11.8113
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.3134
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00369064
	minimum = 0 (at node 36)
	maximum = 0.00768883 (at node 20)
Accepted packet rate average = 0.00369064
	minimum = 0 (at node 36)
	maximum = 0.00768883 (at node 20)
Injected flit rate average = 0.00759837
	minimum = 0 (at node 36)
	maximum = 0.0221619 (at node 20)
Accepted flit rate average= 0.00759837
	minimum = 0 (at node 36)
	maximum = 0.0161692 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6492 (6 samples)
	minimum = 6 (6 samples)
	maximum = 64 (6 samples)
Network latency average = 11.644 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63 (6 samples)
Flit latency average = 12.1141 (6 samples)
	minimum = 6 (6 samples)
	maximum = 61 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00335752 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.00950248 (6 samples)
Accepted packet rate average = 0.00335752 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.00950248 (6 samples)
Injected flit rate average = 0.00691579 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0241233 (6 samples)
Accepted flit rate average = 0.00691579 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0190779 (6 samples)
Injected packet size average = 2.05979 (6 samples)
Accepted packet size average = 2.05979 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 149504 (inst/sec)
gpgpu_simulation_rate = 4799 (cycle/sec)
gpgpu_silicon_slowdown = 334861x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-7.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 7
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-7.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 7: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 608
gpu_sim_insn = 35840
gpu_ipc =      58.9474
gpu_tot_sim_cycle = 5407
gpu_tot_sim_insn = 185344
gpu_tot_ipc =      34.2785
gpu_tot_issued_cta = 28
gpu_occupancy = 12.1754% 
gpu_tot_occupancy = 12.2393% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2171
partiton_level_parallism_total  =       0.1753
partiton_level_parallism_util =       2.2373
partiton_level_parallism_util_total  =       1.9791
L2_BW  =      20.5781 GB/Sec
L2_BW_total  =      16.6183 GB/Sec
gpu_total_sim_rate=185344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3008
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1383
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3008

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 188416
gpgpu_n_tot_w_icount = 5888
gpgpu_n_stall_shd_mem = 654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:252	W0_Idle:26322	W0_Scoreboard:10704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5792
single_issue_nums: WS0:2516	WS1:2520	
dual_issue_nums: WS0:214	WS1:212	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32256 {72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 157 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 9 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	630 	310 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	570 	165 	159 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        321       315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        307       359    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        361       354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        367       357    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        364       360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        365       363    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        366       363    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        367       367    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9190 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01211
n_activity=258 dram_eff=0.4341
bk0: 20a 9104i bk1: 20a 9085i bk2: 0a 9249i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012105 
total_CMD = 9252 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 9053 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9190 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000649 
CoL_Bus_Util = 0.006053 
Either_Row_CoL_Bus_Util = 0.006701 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0412884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9196 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01124
n_activity=226 dram_eff=0.4602
bk0: 20a 9111i bk1: 16a 9117i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011241 
total_CMD = 9252 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 9074 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9196 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000432 
CoL_Bus_Util = 0.005620 
Either_Row_CoL_Bus_Util = 0.006053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0125378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=166 dram_eff=0.5783
bk0: 16a 9134i bk1: 16a 9115i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 9105 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0391267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=165 dram_eff=0.5818
bk0: 16a 9133i bk1: 16a 9117i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9106 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0400994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=165 dram_eff=0.5818
bk0: 16a 9133i bk1: 16a 9116i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9106 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0384782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=166 dram_eff=0.5783
bk0: 16a 9134i bk1: 16a 9115i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 9105 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0384782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=165 dram_eff=0.5818
bk0: 16a 9133i bk1: 16a 9117i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9106 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0409641
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9252 n_nop=9202 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=165 dram_eff=0.5818
bk0: 16a 9133i bk1: 16a 9117i bk2: 0a 9250i bk3: 0a 9252i bk4: 0a 9252i bk5: 0a 9252i bk6: 0a 9252i bk7: 0a 9252i bk8: 0a 9252i bk9: 0a 9252i bk10: 0a 9252i bk11: 0a 9252i bk12: 0a 9252i bk13: 0a 9252i bk14: 0a 9252i bk15: 0a 9253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010376 
total_CMD = 9252 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9106 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9252 
n_nop = 9202 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.005188 
Either_Row_CoL_Bus_Util = 0.005404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0394509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76, Miss = 5, Miss_rate = 0.066, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 76, Miss = 5, Miss_rate = 0.066, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 5, Miss_rate = 0.074, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 948
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0707
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2052
icnt_total_pkts_simt_to_mem=1844
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9383
	minimum = 6
	maximum = 64
Network latency average = 11.7474
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.268
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00380532
	minimum = 0 (at node 36)
	maximum = 0.00762669 (at node 20)
Accepted packet rate average = 0.00380532
	minimum = 0 (at node 36)
	maximum = 0.00762669 (at node 20)
Injected flit rate average = 0.00781937
	minimum = 0 (at node 36)
	maximum = 0.0212745 (at node 20)
Accepted flit rate average= 0.00781937
	minimum = 0 (at node 36)
	maximum = 0.0143502 (at node 0)
Injected packet length average = 2.05485
Accepted packet length average = 2.05485
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6905 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64 (7 samples)
Network latency average = 11.6588 (7 samples)
	minimum = 6 (7 samples)
	maximum = 63 (7 samples)
Flit latency average = 12.1361 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00342149 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.00923451 (7 samples)
Accepted packet rate average = 0.00342149 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.00923451 (7 samples)
Injected flit rate average = 0.00704487 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0237163 (7 samples)
Accepted flit rate average = 0.00704487 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0184025 (7 samples)
Injected packet size average = 2.05901 (7 samples)
Accepted packet size average = 2.05901 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 185344 (inst/sec)
gpgpu_simulation_rate = 5407 (cycle/sec)
gpgpu_silicon_slowdown = 297207x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-8.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 8
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-8.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 8
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 606
gpu_sim_insn = 35840
gpu_ipc =      59.1419
gpu_tot_sim_cycle = 6013
gpu_tot_sim_insn = 221184
gpu_tot_ipc =      36.7843
gpu_tot_issued_cta = 32
gpu_occupancy = 12.1769% 
gpu_tot_occupancy = 12.2330% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2178
partiton_level_parallism_total  =       0.1796
partiton_level_parallism_util =       2.0625
partiton_level_parallism_util_total  =       1.9890
L2_BW  =      20.6460 GB/Sec
L2_BW_total  =      17.0242 GB/Sec
gpu_total_sim_rate=221184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3584
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.1250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3584

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 225280
gpgpu_n_tot_w_icount = 7040
gpgpu_n_stall_shd_mem = 761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325	W0_Idle:28651	W0_Scoreboard:12057	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6912
single_issue_nums: WS0:2992	WS1:2998	
dual_issue_nums: WS0:264	WS1:261	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 154 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 9 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	922 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	708 	364 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	650 	196 	176 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        361       355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        346       404    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        407       399    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        414       403    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        412       406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        410       410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        413       410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        413       414    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10227 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01089
n_activity=258 dram_eff=0.4341
bk0: 20a 10141i bk1: 20a 10122i bk2: 0a 10286i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010885 
total_CMD = 10289 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 10090 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10227 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.005443 
Either_Row_CoL_Bus_Util = 0.006026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.037127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10233 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01011
n_activity=226 dram_eff=0.4602
bk0: 20a 10148i bk1: 16a 10154i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010108 
total_CMD = 10289 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 10111 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10233 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.005054 
Either_Row_CoL_Bus_Util = 0.005443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112742
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=166 dram_eff=0.5783
bk0: 16a 10171i bk1: 16a 10152i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 10142 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0351832
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=165 dram_eff=0.5818
bk0: 16a 10170i bk1: 16a 10154i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10143 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0360579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=165 dram_eff=0.5818
bk0: 16a 10170i bk1: 16a 10153i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10143 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0346001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=166 dram_eff=0.5783
bk0: 16a 10171i bk1: 16a 10152i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 10142 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0346001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=165 dram_eff=0.5818
bk0: 16a 10170i bk1: 16a 10154i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10143 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0368355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10289 n_nop=10239 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00933
n_activity=165 dram_eff=0.5818
bk0: 16a 10170i bk1: 16a 10154i bk2: 0a 10287i bk3: 0a 10289i bk4: 0a 10289i bk5: 0a 10289i bk6: 0a 10289i bk7: 0a 10289i bk8: 0a 10289i bk9: 0a 10289i bk10: 0a 10289i bk11: 0a 10289i bk12: 0a 10289i bk13: 0a 10289i bk14: 0a 10289i bk15: 0a 10290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009330 
total_CMD = 10289 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10143 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10289 
n_nop = 10239 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.004665 
Either_Row_CoL_Bus_Util = 0.004860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0354748

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 5, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 5, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 80, Miss = 5, Miss_rate = 0.062, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1080
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0620
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2328
icnt_total_pkts_simt_to_mem=2104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.9681
	minimum = 6
	maximum = 64
Network latency average = 11.7463
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.3028
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00389821
	minimum = 0 (at node 36)
	maximum = 0.00757986 (at node 20)
Accepted packet rate average = 0.00389821
	minimum = 0 (at node 36)
	maximum = 0.00757986 (at node 20)
Injected flit rate average = 0.00799856
	minimum = 0 (at node 36)
	maximum = 0.0205739 (at node 20)
Accepted flit rate average= 0.00799856
	minimum = 0 (at node 36)
	maximum = 0.013355 (at node 20)
Injected packet length average = 2.05185
Accepted packet length average = 2.05185
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7252 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64 (8 samples)
Network latency average = 11.6697 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63 (8 samples)
Flit latency average = 12.1569 (8 samples)
	minimum = 6 (8 samples)
	maximum = 61 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00348108 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.00902768 (8 samples)
Accepted packet rate average = 0.00348108 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.00902768 (8 samples)
Injected flit rate average = 0.00716408 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0233235 (8 samples)
Accepted flit rate average = 0.00716408 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0177716 (8 samples)
Injected packet size average = 2.05801 (8 samples)
Accepted packet size average = 2.05801 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 221184 (inst/sec)
gpgpu_simulation_rate = 6013 (cycle/sec)
gpgpu_silicon_slowdown = 267254x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-9.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 9
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-9.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 9
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 9: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 560
gpu_sim_insn = 22528
gpu_ipc =      40.2286
gpu_tot_sim_cycle = 6573
gpu_tot_sim_insn = 243712
gpu_tot_ipc =      37.0777
gpu_tot_issued_cta = 36
gpu_occupancy = 10.4504% 
gpu_tot_occupancy = 12.0802% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       1.0286
partiton_level_parallism_total  =       0.2519
partiton_level_parallism_util =       2.4407
partiton_level_parallism_util_total  =       2.1258
L2_BW  =      97.4921 GB/Sec
L2_BW_total  =      23.8799 GB/Sec
gpu_total_sim_rate=243712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3936
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.1138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3936

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 247808
gpgpu_n_tot_w_icount = 7744
gpgpu_n_stall_shd_mem = 1554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329	W0_Idle:31153	W0_Scoreboard:13341	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7616
single_issue_nums: WS0:3300	WS1:3302	
dual_issue_nums: WS0:286	WS1:285	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57344 {40:512,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 149 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1498 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	791 	857 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1179 	228 	187 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        540       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        529       613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        616       607    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        623       612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        620       614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        619       618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        622       620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        622       622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11185 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009958
n_activity=258 dram_eff=0.4341
bk0: 20a 11099i bk1: 20a 11080i bk2: 0a 11244i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009958 
total_CMD = 11247 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 11048 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11185 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000533 
CoL_Bus_Util = 0.004979 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0339646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11191 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009247
n_activity=226 dram_eff=0.4602
bk0: 20a 11106i bk1: 16a 11112i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009247 
total_CMD = 11247 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 11069 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11191 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000356 
CoL_Bus_Util = 0.004623 
Either_Row_CoL_Bus_Util = 0.004979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0103139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=166 dram_eff=0.5783
bk0: 16a 11129i bk1: 16a 11110i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 11100 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0321864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=165 dram_eff=0.5818
bk0: 16a 11128i bk1: 16a 11112i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11101 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0329866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=165 dram_eff=0.5818
bk0: 16a 11128i bk1: 16a 11111i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11101 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0316529
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=166 dram_eff=0.5783
bk0: 16a 11129i bk1: 16a 11110i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 11100 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0316529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=165 dram_eff=0.5818
bk0: 16a 11128i bk1: 16a 11112i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11101 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0336979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11247 n_nop=11197 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008536
n_activity=165 dram_eff=0.5818
bk0: 16a 11128i bk1: 16a 11112i bk2: 0a 11245i bk3: 0a 11247i bk4: 0a 11247i bk5: 0a 11247i bk6: 0a 11247i bk7: 0a 11247i bk8: 0a 11247i bk9: 0a 11247i bk10: 0a 11247i bk11: 0a 11247i bk12: 0a 11247i bk13: 0a 11247i bk14: 0a 11247i bk15: 0a 11248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008536 
total_CMD = 11247 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11101 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11247 
n_nop = 11197 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.004268 
Either_Row_CoL_Bus_Util = 0.004446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0324531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 5, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 5, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 5, Miss_rate = 0.043, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1656
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=3032
icnt_total_pkts_simt_to_mem=3192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5652
	minimum = 6
	maximum = 64
Network latency average = 11.2506
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9868
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00546805
	minimum = 0 (at node 36)
	maximum = 0.0146937 (at node 12)
Accepted packet rate average = 0.00546805
	minimum = 0 (at node 36)
	maximum = 0.0146937 (at node 12)
Injected flit rate average = 0.0102757
	minimum = 0 (at node 36)
	maximum = 0.0279016 (at node 12)
Accepted flit rate average= 0.0102757
	minimum = 0 (at node 36)
	maximum = 0.0206373 (at node 12)
Injected packet length average = 1.87923
Accepted packet length average = 1.87923
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8185 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64 (9 samples)
Network latency average = 11.6231 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63.1111 (9 samples)
Flit latency average = 12.138 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00370186 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.00965724 (9 samples)
Accepted packet rate average = 0.00370186 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.00965724 (9 samples)
Injected flit rate average = 0.00750982 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0238322 (9 samples)
Accepted flit rate average = 0.00750982 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.01809 (9 samples)
Injected packet size average = 2.02866 (9 samples)
Accepted packet size average = 2.02866 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 243712 (inst/sec)
gpgpu_simulation_rate = 6573 (cycle/sec)
gpgpu_silicon_slowdown = 244485x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-10.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 10
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-10.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 10
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 10: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 561
gpu_sim_insn = 22528
gpu_ipc =      40.1569
gpu_tot_sim_cycle = 7134
gpu_tot_sim_insn = 266240
gpu_tot_ipc =      37.3199
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4520% 
gpu_tot_occupancy = 11.9514% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       1.0267
partiton_level_parallism_total  =       0.3129
partiton_level_parallism_util =       2.5600
partiton_level_parallism_util_total  =       2.2231
L2_BW  =      97.3183 GB/Sec
L2_BW_total  =      29.6549 GB/Sec
gpu_total_sim_rate=266240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4288
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.1045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4288

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 270336
gpgpu_n_tot_w_icount = 8448
gpgpu_n_stall_shd_mem = 2349
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330	W0_Idle:33684	W0_Scoreboard:14604	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8320
single_issue_nums: WS0:3608	WS1:3612	
dual_issue_nums: WS0:308	WS1:306	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 146 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2074 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	872 	1352 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1703 	259 	208 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        720       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        709       822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        825       817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        832       821    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        830       825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        829       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        832       830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        829       830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12145 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009175
n_activity=258 dram_eff=0.4341
bk0: 20a 12059i bk1: 20a 12040i bk2: 0a 12204i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009175 
total_CMD = 12207 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 12008 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12145 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000492 
CoL_Bus_Util = 0.004588 
Either_Row_CoL_Bus_Util = 0.005079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0312935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12151 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00852
n_activity=226 dram_eff=0.4602
bk0: 20a 12066i bk1: 16a 12072i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008520 
total_CMD = 12207 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 12029 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12151 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000328 
CoL_Bus_Util = 0.004260 
Either_Row_CoL_Bus_Util = 0.004588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00950274
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=166 dram_eff=0.5783
bk0: 16a 12089i bk1: 16a 12070i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12060 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0296551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=165 dram_eff=0.5818
bk0: 16a 12088i bk1: 16a 12072i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0303924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=165 dram_eff=0.5818
bk0: 16a 12088i bk1: 16a 12071i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0291636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=166 dram_eff=0.5783
bk0: 16a 12089i bk1: 16a 12070i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12060 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0291636
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=165 dram_eff=0.5818
bk0: 16a 12088i bk1: 16a 12072i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0310478
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12207 n_nop=12157 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007864
n_activity=165 dram_eff=0.5818
bk0: 16a 12088i bk1: 16a 12072i bk2: 0a 12205i bk3: 0a 12207i bk4: 0a 12207i bk5: 0a 12207i bk6: 0a 12207i bk7: 0a 12207i bk8: 0a 12207i bk9: 0a 12207i bk10: 0a 12207i bk11: 0a 12207i bk12: 0a 12207i bk13: 0a 12207i bk14: 0a 12207i bk15: 0a 12208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007864 
total_CMD = 12207 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12061 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12207 
n_nop = 12157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003932 
Either_Row_CoL_Bus_Util = 0.004096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0299009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 5, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2232
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0300
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3736
icnt_total_pkts_simt_to_mem=4280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8862
	minimum = 6
	maximum = 64
Network latency average = 11.0365
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.8391
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00679039
	minimum = 0 (at node 36)
	maximum = 0.0136142 (at node 16)
Accepted packet rate average = 0.00679039
	minimum = 0 (at node 36)
	maximum = 0.0136142 (at node 16)
Injected flit rate average = 0.0121935
	minimum = 0 (at node 36)
	maximum = 0.0257834 (at node 16)
Accepted flit rate average= 0.0121935
	minimum = 0 (at node 36)
	maximum = 0.0216002 (at node 20)
Injected packet length average = 1.7957
Accepted packet length average = 1.7957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9253 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64 (10 samples)
Network latency average = 11.5645 (10 samples)
	minimum = 6 (10 samples)
	maximum = 63.2 (10 samples)
Flit latency average = 12.1081 (10 samples)
	minimum = 6 (10 samples)
	maximum = 61.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00401071 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0100529 (10 samples)
Accepted packet rate average = 0.00401071 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0100529 (10 samples)
Injected flit rate average = 0.00797819 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0240273 (10 samples)
Accepted flit rate average = 0.00797819 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.018441 (10 samples)
Injected packet size average = 1.98922 (10 samples)
Accepted packet size average = 1.98922 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 266240 (inst/sec)
gpgpu_simulation_rate = 7134 (cycle/sec)
gpgpu_silicon_slowdown = 225259x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-11.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 11
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-11.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 11: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 568
gpu_sim_insn = 22528
gpu_ipc =      39.6620
gpu_tot_sim_cycle = 7702
gpu_tot_sim_insn = 288768
gpu_tot_ipc =      37.4926
gpu_tot_issued_cta = 44
gpu_occupancy = 10.4615% 
gpu_tot_occupancy = 11.8419% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       1.0141
partiton_level_parallism_total  =       0.3646
partiton_level_parallism_util =       3.7161
partiton_level_parallism_util_total  =       2.4228
L2_BW  =      96.1190 GB/Sec
L2_BW_total  =      34.5564 GB/Sec
gpu_total_sim_rate=288768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4640
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0966
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4640

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
83, 82, 82, 83, 83, 82, 83, 83, 
gpgpu_n_tot_thrd_icount = 292864
gpgpu_n_tot_w_icount = 9152
gpgpu_n_stall_shd_mem = 3141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330	W0_Idle:36228	W0_Scoreboard:15876	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9024
single_issue_nums: WS0:3912	WS1:3916	
dual_issue_nums: WS0:332	WS1:330	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 98304 {40:1536,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 145 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2650 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	957 	1843 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2245 	263 	238 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        901       894    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        889      1031    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1036      1025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1043      1030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1040      1035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1040      1036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1042      1038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1038      1038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13117 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008498
n_activity=258 dram_eff=0.4341
bk0: 20a 13031i bk1: 20a 13012i bk2: 0a 13176i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008498 
total_CMD = 13179 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 12980 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13117 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000455 
CoL_Bus_Util = 0.004249 
Either_Row_CoL_Bus_Util = 0.004704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0289855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13123 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007891
n_activity=226 dram_eff=0.4602
bk0: 20a 13038i bk1: 16a 13044i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007891 
total_CMD = 13179 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 13001 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13123 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000304 
CoL_Bus_Util = 0.003946 
Either_Row_CoL_Bus_Util = 0.004249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00880188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=166 dram_eff=0.5783
bk0: 16a 13061i bk1: 16a 13042i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 13032 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0274679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=165 dram_eff=0.5818
bk0: 16a 13060i bk1: 16a 13044i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13033 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0281508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=165 dram_eff=0.5818
bk0: 16a 13060i bk1: 16a 13043i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13033 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0270127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=166 dram_eff=0.5783
bk0: 16a 13061i bk1: 16a 13042i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 13032 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0270127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=165 dram_eff=0.5818
bk0: 16a 13060i bk1: 16a 13044i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13033 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0287579
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13179 n_nop=13129 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007284
n_activity=165 dram_eff=0.5818
bk0: 16a 13060i bk1: 16a 13044i bk2: 0a 13177i bk3: 0a 13179i bk4: 0a 13179i bk5: 0a 13179i bk6: 0a 13179i bk7: 0a 13179i bk8: 0a 13179i bk9: 0a 13179i bk10: 0a 13179i bk11: 0a 13179i bk12: 0a 13179i bk13: 0a 13179i bk14: 0a 13179i bk15: 0a 13180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007284 
total_CMD = 13179 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13033 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13179 
n_nop = 13129 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.003642 
Either_Row_CoL_Bus_Util = 0.003794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0276956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2808
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0239
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4440
icnt_total_pkts_simt_to_mem=5368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0573
	minimum = 6
	maximum = 64
Network latency average = 10.8869
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.695
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00791265
	minimum = 0 (at node 36)
	maximum = 0.0148644 (at node 0)
Accepted packet rate average = 0.00791265
	minimum = 0 (at node 36)
	maximum = 0.0148644 (at node 0)
Injected flit rate average = 0.013819
	minimum = 0 (at node 36)
	maximum = 0.0283903 (at node 0)
Accepted flit rate average= 0.013819
	minimum = 0 (at node 36)
	maximum = 0.0247975 (at node 20)
Injected packet length average = 1.74644
Accepted packet length average = 1.74644
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0282 (11 samples)
	minimum = 6 (11 samples)
	maximum = 64 (11 samples)
Network latency average = 11.5029 (11 samples)
	minimum = 6 (11 samples)
	maximum = 63.2727 (11 samples)
Flit latency average = 12.0706 (11 samples)
	minimum = 6 (11 samples)
	maximum = 61.2727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00436543 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0104903 (11 samples)
Accepted packet rate average = 0.00436543 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0104903 (11 samples)
Injected flit rate average = 0.00850917 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0244239 (11 samples)
Accepted flit rate average = 0.00850917 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0190189 (11 samples)
Injected packet size average = 1.94922 (11 samples)
Accepted packet size average = 1.94922 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 288768 (inst/sec)
gpgpu_simulation_rate = 7702 (cycle/sec)
gpgpu_silicon_slowdown = 208647x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-12.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 12
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-12.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 12
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 12: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 568
gpu_sim_insn = 22528
gpu_ipc =      39.6620
gpu_tot_sim_cycle = 8270
gpu_tot_sim_insn = 311296
gpu_tot_ipc =      37.6416
gpu_tot_issued_cta = 48
gpu_occupancy = 10.4633% 
gpu_tot_occupancy = 11.7474% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       1.0141
partiton_level_parallism_total  =       0.4092
partiton_level_parallism_util =       2.5714
partiton_level_parallism_util_total  =       2.4469
L2_BW  =      96.1190 GB/Sec
L2_BW_total  =      38.7847 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4992
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0897
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
83, 82, 82, 83, 83, 82, 83, 83, 
gpgpu_n_tot_thrd_icount = 315392
gpgpu_n_tot_w_icount = 9856
gpgpu_n_stall_shd_mem = 3933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330	W0_Idle:38776	W0_Scoreboard:17150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:4214	WS1:4218	
dual_issue_nums: WS0:357	WS1:355	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118784 {40:2048,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 144 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3226 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1041 	2335 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2781 	273 	268 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1082      1073    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1070      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1247      1234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1254      1239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1249      1245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1251      1244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1252      1245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1246      1246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14089 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007915
n_activity=258 dram_eff=0.4341
bk0: 20a 14003i bk1: 20a 13984i bk2: 0a 14148i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007915 
total_CMD = 14151 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 13952 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14089 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.003957 
Either_Row_CoL_Bus_Util = 0.004381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0269946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14095 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007349
n_activity=226 dram_eff=0.4602
bk0: 20a 14010i bk1: 16a 14016i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007349 
total_CMD = 14151 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 13973 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14095 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.003675 
Either_Row_CoL_Bus_Util = 0.003957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0081973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=166 dram_eff=0.5783
bk0: 16a 14033i bk1: 16a 14014i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14004 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0255812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=165 dram_eff=0.5818
bk0: 16a 14032i bk1: 16a 14016i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14005 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0262172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=165 dram_eff=0.5818
bk0: 16a 14032i bk1: 16a 14015i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14005 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0251572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=166 dram_eff=0.5783
bk0: 16a 14033i bk1: 16a 14014i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14004 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0251572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=165 dram_eff=0.5818
bk0: 16a 14032i bk1: 16a 14016i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14005 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0267826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14151 n_nop=14101 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006784
n_activity=165 dram_eff=0.5818
bk0: 16a 14032i bk1: 16a 14016i bk2: 0a 14149i bk3: 0a 14151i bk4: 0a 14151i bk5: 0a 14151i bk6: 0a 14151i bk7: 0a 14151i bk8: 0a 14151i bk9: 0a 14151i bk10: 0a 14151i bk11: 0a 14151i bk12: 0a 14151i bk13: 0a 14151i bk14: 0a 14151i bk15: 0a 14152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006784 
total_CMD = 14151 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14005 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14151 
n_nop = 14101 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.003392 
Either_Row_CoL_Bus_Util = 0.003533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0257932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 228, Miss = 5, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 5, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 5, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3384
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0198
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5144
icnt_total_pkts_simt_to_mem=6456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1791
	minimum = 6
	maximum = 64
Network latency average = 10.7992
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.6144
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00888072
	minimum = 0 (at node 36)
	maximum = 0.0149587 (at node 20)
Accepted packet rate average = 0.00888072
	minimum = 0 (at node 36)
	maximum = 0.0149587 (at node 20)
Injected flit rate average = 0.0152211
	minimum = 0 (at node 36)
	maximum = 0.0265057 (at node 20)
Accepted flit rate average= 0.0152211
	minimum = 0 (at node 36)
	maximum = 0.0275554 (at node 20)
Injected packet length average = 1.71395
Accepted packet length average = 1.71395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1241 (12 samples)
	minimum = 6 (12 samples)
	maximum = 64 (12 samples)
Network latency average = 11.4442 (12 samples)
	minimum = 6 (12 samples)
	maximum = 63.3333 (12 samples)
Flit latency average = 12.0326 (12 samples)
	minimum = 6 (12 samples)
	maximum = 61.3333 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00474171 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0108627 (12 samples)
Accepted packet rate average = 0.00474171 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0108627 (12 samples)
Injected flit rate average = 0.00906849 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0245974 (12 samples)
Accepted flit rate average = 0.00906849 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0197303 (12 samples)
Injected packet size average = 1.9125 (12 samples)
Accepted packet size average = 1.9125 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 4135 (cycle/sec)
gpgpu_silicon_slowdown = 388633x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-13.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 13
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-13.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 13: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 486
gpu_sim_insn = 34816
gpu_ipc =      71.6379
gpu_tot_sim_cycle = 8756
gpu_tot_sim_insn = 346112
gpu_tot_ipc =      39.5286
gpu_tot_issued_cta = 52
gpu_occupancy = 12.0777% 
gpu_tot_occupancy = 11.7658% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2634
partiton_level_parallism_total  =       0.4011
partiton_level_parallism_util =       2.4151
partiton_level_parallism_util_total  =       2.4457
L2_BW  =      24.9637 GB/Sec
L2_BW_total  =      38.0175 GB/Sec
gpu_total_sim_rate=173056

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5536
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0809
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5536

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
83, 82, 82, 83, 83, 82, 83, 83, 
gpgpu_n_tot_thrd_icount = 350208
gpgpu_n_tot_w_icount = 10944
gpgpu_n_stall_shd_mem = 4243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 2624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:551	W0_Idle:40081	W0_Scoreboard:18472	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10816
single_issue_nums: WS0:4680	WS1:4680	
dual_issue_nums: WS0:396	WS1:396	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123392 {40:2048,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20992 {8:2624,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 143 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3354 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1110 	2394 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2861 	312 	277 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1121      1111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1109      1285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1292      1279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1299      1285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1296      1292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1297      1291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1300      1294    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1292      1292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14921 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007475
n_activity=258 dram_eff=0.4341
bk0: 20a 14835i bk1: 20a 14816i bk2: 0a 14980i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007475 
total_CMD = 14983 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 14784 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14921 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.003738 
Either_Row_CoL_Bus_Util = 0.004138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0254956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14927 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006941
n_activity=226 dram_eff=0.4602
bk0: 20a 14842i bk1: 16a 14848i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006941 
total_CMD = 14983 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 14805 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14927 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000267 
CoL_Bus_Util = 0.003471 
Either_Row_CoL_Bus_Util = 0.003738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00774211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=166 dram_eff=0.5783
bk0: 16a 14865i bk1: 16a 14846i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14836 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0241607
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=165 dram_eff=0.5818
bk0: 16a 14864i bk1: 16a 14848i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14837 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0247614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=165 dram_eff=0.5818
bk0: 16a 14864i bk1: 16a 14847i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14837 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=166 dram_eff=0.5783
bk0: 16a 14865i bk1: 16a 14846i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14836 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237603
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=165 dram_eff=0.5818
bk0: 16a 14864i bk1: 16a 14848i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14837 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0252953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14933 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006407
n_activity=165 dram_eff=0.5818
bk0: 16a 14864i bk1: 16a 14848i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006407 
total_CMD = 14983 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14837 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14933 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.003204 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0243609

========= L2 cache stats =========
L2_cache_bank[0]: Access = 236, Miss = 5, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 236, Miss = 5, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 232, Miss = 5, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3512
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0191
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5400
icnt_total_pkts_simt_to_mem=6712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1264
	minimum = 6
	maximum = 64
Network latency average = 10.8212
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.6082
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00870492
	minimum = 0 (at node 36)
	maximum = 0.0146239 (at node 20)
Accepted packet rate average = 0.00870492
	minimum = 0 (at node 36)
	maximum = 0.0146239 (at node 20)
Injected flit rate average = 0.0150105
	minimum = 0 (at node 36)
	maximum = 0.0260255 (at node 20)
Accepted flit rate average= 0.0150105
	minimum = 0 (at node 36)
	maximum = 0.027017 (at node 20)
Injected packet length average = 1.72437
Accepted packet length average = 1.72437
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2012 (13 samples)
	minimum = 6 (13 samples)
	maximum = 64 (13 samples)
Network latency average = 11.3963 (13 samples)
	minimum = 6 (13 samples)
	maximum = 63.3846 (13 samples)
Flit latency average = 11.9999 (13 samples)
	minimum = 6 (13 samples)
	maximum = 61.3846 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00504657 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.011152 (13 samples)
Accepted packet rate average = 0.00504657 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.011152 (13 samples)
Injected flit rate average = 0.00952557 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0247073 (13 samples)
Accepted flit rate average = 0.00952557 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0202908 (13 samples)
Injected packet size average = 1.88754 (13 samples)
Accepted packet size average = 1.88754 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 173056 (inst/sec)
gpgpu_simulation_rate = 4378 (cycle/sec)
gpgpu_silicon_slowdown = 367062x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-14.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 14
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-14.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 14: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 523
gpu_sim_insn = 34816
gpu_ipc =      66.5698
gpu_tot_sim_cycle = 9279
gpu_tot_sim_insn = 380928
gpu_tot_ipc =      41.0527
gpu_tot_issued_cta = 56
gpu_occupancy = 12.0953% 
gpu_tot_occupancy = 11.7843% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2524
partiton_level_parallism_total  =       0.3927
partiton_level_parallism_util =       1.8857
partiton_level_parallism_util_total  =       2.4197
L2_BW  =      23.9225 GB/Sec
L2_BW_total  =      37.2231 GB/Sec
gpu_total_sim_rate=190464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6080
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6080

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
83, 82, 82, 83, 83, 82, 83, 83, 
gpgpu_n_tot_thrd_icount = 385024
gpgpu_n_tot_w_icount = 12032
gpgpu_n_stall_shd_mem = 4561
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:740	W0_Idle:42058	W0_Scoreboard:19413	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11904
single_issue_nums: WS0:5144	WS1:5146	
dual_issue_nums: WS0:436	WS1:435	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 128000 {40:2048,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21504 {8:2688,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 143 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3482 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1194 	2442 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2939 	342 	297 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1160      1149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1147      1329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1337      1323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1346      1331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1344      1338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1343      1338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1347      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1339      1339    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15816 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007054
n_activity=258 dram_eff=0.4341
bk0: 20a 15730i bk1: 20a 15711i bk2: 0a 15875i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007054 
total_CMD = 15878 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 15679 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15816 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.003527 
Either_Row_CoL_Bus_Util = 0.003905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0240584
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15822 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00655
n_activity=226 dram_eff=0.4602
bk0: 20a 15737i bk1: 16a 15743i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006550 
total_CMD = 15878 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 15700 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15822 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.003275 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00730571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=166 dram_eff=0.5783
bk0: 16a 15760i bk1: 16a 15741i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 15731 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0227988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=165 dram_eff=0.5818
bk0: 16a 15759i bk1: 16a 15743i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15732 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0233657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=165 dram_eff=0.5818
bk0: 16a 15759i bk1: 16a 15742i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15732 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.022421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=166 dram_eff=0.5783
bk0: 16a 15760i bk1: 16a 15741i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 15731 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.022421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=165 dram_eff=0.5818
bk0: 16a 15759i bk1: 16a 15743i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15732 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0238695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15878 n_nop=15828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006046
n_activity=165 dram_eff=0.5818
bk0: 16a 15759i bk1: 16a 15743i bk2: 0a 15876i bk3: 0a 15878i bk4: 0a 15878i bk5: 0a 15878i bk6: 0a 15878i bk7: 0a 15878i bk8: 0a 15878i bk9: 0a 15878i bk10: 0a 15878i bk11: 0a 15878i bk12: 0a 15878i bk13: 0a 15878i bk14: 0a 15878i bk15: 0a 15879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006046 
total_CMD = 15878 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15732 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15878 
n_nop = 15828 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.003023 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 244, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 244, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 244, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 4, Miss_rate = 0.018, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3644
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0184
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5676
icnt_total_pkts_simt_to_mem=6972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0807
	minimum = 6
	maximum = 64
Network latency average = 10.8539
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.6392
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00852298
	minimum = 0 (at node 36)
	maximum = 0.0142673 (at node 20)
Accepted packet rate average = 0.00852298
	minimum = 0 (at node 36)
	maximum = 0.0142673 (at node 20)
Injected flit rate average = 0.0147913
	minimum = 0 (at node 36)
	maximum = 0.0254941 (at node 20)
Accepted flit rate average= 0.0147913
	minimum = 0 (at node 36)
	maximum = 0.0264297 (at node 20)
Injected packet length average = 1.73546
Accepted packet length average = 1.73546
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.264 (14 samples)
	minimum = 6 (14 samples)
	maximum = 64 (14 samples)
Network latency average = 11.3576 (14 samples)
	minimum = 6 (14 samples)
	maximum = 63.4286 (14 samples)
Flit latency average = 11.9741 (14 samples)
	minimum = 6 (14 samples)
	maximum = 61.4286 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00529488 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0113745 (14 samples)
Accepted packet rate average = 0.00529488 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0113745 (14 samples)
Injected flit rate average = 0.00990169 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0247635 (14 samples)
Accepted flit rate average = 0.00990169 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0207293 (14 samples)
Injected packet size average = 1.87005 (14 samples)
Accepted packet size average = 1.87005 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 190464 (inst/sec)
gpgpu_simulation_rate = 4639 (cycle/sec)
gpgpu_silicon_slowdown = 346410x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-15.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 15
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-15.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 15
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 15: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 525
gpu_sim_insn = 34816
gpu_ipc =      66.3162
gpu_tot_sim_cycle = 9804
gpu_tot_sim_insn = 415744
gpu_tot_ipc =      42.4055
gpu_tot_issued_cta = 60
gpu_occupancy = 12.1082% 
gpu_tot_occupancy = 11.8014% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2438
partiton_level_parallism_total  =       0.3847
partiton_level_parallism_util =       1.7067
partiton_level_parallism_util_total  =       2.3858
L2_BW  =      23.1092 GB/Sec
L2_BW_total  =      36.4673 GB/Sec
gpu_total_sim_rate=207872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6624
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0725
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6624

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
83, 82, 82, 83, 83, 82, 83, 83, 
gpgpu_n_tot_thrd_icount = 419840
gpgpu_n_tot_w_icount = 13120
gpgpu_n_stall_shd_mem = 4883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 2752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:907	W0_Idle:43462	W0_Scoreboard:20923	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12992
single_issue_nums: WS0:5610	WS1:5614	
dual_issue_nums: WS0:475	WS1:473	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 132608 {40:2048,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22016 {8:2752,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 143 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3610 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1273 	2491 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3025 	374 	307 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1199      1187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1187      1373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1382      1369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1392      1376    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1391      1383    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1389      1384    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1392      1386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1384      1385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16714 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006676
n_activity=258 dram_eff=0.4341
bk0: 20a 16628i bk1: 20a 16609i bk2: 0a 16773i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006676 
total_CMD = 16776 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 16577 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16714 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.003338 
Either_Row_CoL_Bus_Util = 0.003696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0227706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16720 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006199
n_activity=226 dram_eff=0.4602
bk0: 20a 16635i bk1: 16a 16641i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006199 
total_CMD = 16776 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 16598 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16720 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.003100 
Either_Row_CoL_Bus_Util = 0.003338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00691464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=166 dram_eff=0.5783
bk0: 16a 16658i bk1: 16a 16639i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 16629 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0215784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=165 dram_eff=0.5818
bk0: 16a 16657i bk1: 16a 16641i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 16630 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0221149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=165 dram_eff=0.5818
bk0: 16a 16657i bk1: 16a 16640i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 16630 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0212208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=166 dram_eff=0.5783
bk0: 16a 16658i bk1: 16a 16639i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 16629 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0212208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=165 dram_eff=0.5818
bk0: 16a 16657i bk1: 16a 16641i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 16630 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0225918
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16776 n_nop=16726 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005722
n_activity=165 dram_eff=0.5818
bk0: 16a 16657i bk1: 16a 16641i bk2: 0a 16774i bk3: 0a 16776i bk4: 0a 16776i bk5: 0a 16776i bk6: 0a 16776i bk7: 0a 16776i bk8: 0a 16776i bk9: 0a 16776i bk10: 0a 16776i bk11: 0a 16776i bk12: 0a 16776i bk13: 0a 16776i bk14: 0a 16776i bk15: 0a 16777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005722 
total_CMD = 16776 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 16630 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16776 
n_nop = 16726 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.002980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0217573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 252, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 252, Miss = 5, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3772
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0178
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5932
icnt_total_pkts_simt_to_mem=7228
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.019
	minimum = 6
	maximum = 64
Network latency average = 10.8576
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.637
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00835021
	minimum = 0 (at node 36)
	maximum = 0.0139465 (at node 20)
Accepted packet rate average = 0.00835021
	minimum = 0 (at node 36)
	maximum = 0.0139465 (at node 20)
Injected flit rate average = 0.0145664
	minimum = 0 (at node 36)
	maximum = 0.0250152 (at node 20)
Accepted flit rate average= 0.0145664
	minimum = 0 (at node 36)
	maximum = 0.0259007 (at node 20)
Injected packet length average = 1.74443
Accepted packet length average = 1.74443
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3144 (15 samples)
	minimum = 6 (15 samples)
	maximum = 64 (15 samples)
Network latency average = 11.3242 (15 samples)
	minimum = 6 (15 samples)
	maximum = 63.4667 (15 samples)
Flit latency average = 11.9517 (15 samples)
	minimum = 6 (15 samples)
	maximum = 61.4667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00549857 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.011546 (15 samples)
Accepted packet rate average = 0.00549857 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.011546 (15 samples)
Injected flit rate average = 0.0102127 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0247803 (15 samples)
Accepted flit rate average = 0.0102127 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.021074 (15 samples)
Injected packet size average = 1.85733 (15 samples)
Accepted packet size average = 1.85733 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 207872 (inst/sec)
gpgpu_simulation_rate = 4902 (cycle/sec)
gpgpu_silicon_slowdown = 327825x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-16.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 16
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-16.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 16: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 538
gpu_sim_insn = 34816
gpu_ipc =      64.7138
gpu_tot_sim_cycle = 10342
gpu_tot_sim_insn = 450560
gpu_tot_ipc =      43.5660
gpu_tot_issued_cta = 64
gpu_occupancy = 12.1187% 
gpu_tot_occupancy = 11.8174% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2379
partiton_level_parallism_total  =       0.3771
partiton_level_parallism_util =       1.6000
partiton_level_parallism_util_total  =       2.3480
L2_BW  =      22.5508 GB/Sec
L2_BW_total  =      35.7433 GB/Sec
gpu_total_sim_rate=225280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7168
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0670
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7168

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
119, 118, 118, 119, 120, 119, 120, 120, 
gpgpu_n_tot_thrd_icount = 454656
gpgpu_n_tot_w_icount = 14208
gpgpu_n_stall_shd_mem = 5206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 2816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1076	W0_Idle:44845	W0_Scoreboard:22458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14080
single_issue_nums: WS0:6078	WS1:6080	
dual_issue_nums: WS0:513	WS1:512	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 137216 {40:2048,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22528 {8:2816,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 143 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3738 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1353 	2539 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3106 	406 	322 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1237      1225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1227      1418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1429      1414    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1438      1422    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1437      1429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1435      1430    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1437      1433    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1430      1431    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17635 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006329
n_activity=258 dram_eff=0.4341
bk0: 20a 17549i bk1: 20a 17530i bk2: 0a 17694i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006329 
total_CMD = 17697 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 17498 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17635 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.003164 
Either_Row_CoL_Bus_Util = 0.003503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0215856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17641 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005877
n_activity=226 dram_eff=0.4602
bk0: 20a 17556i bk1: 16a 17562i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005877 
total_CMD = 17697 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 17519 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17641 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.002938 
Either_Row_CoL_Bus_Util = 0.003164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00655478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=166 dram_eff=0.5783
bk0: 16a 17579i bk1: 16a 17560i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 17550 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0204554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=165 dram_eff=0.5818
bk0: 16a 17578i bk1: 16a 17562i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17551 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.020964
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=165 dram_eff=0.5818
bk0: 16a 17578i bk1: 16a 17561i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17551 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=166 dram_eff=0.5783
bk0: 16a 17579i bk1: 16a 17560i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 17550 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201164
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=165 dram_eff=0.5818
bk0: 16a 17578i bk1: 16a 17562i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17551 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0214161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17697 n_nop=17647 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005425
n_activity=165 dram_eff=0.5818
bk0: 16a 17578i bk1: 16a 17562i bk2: 0a 17695i bk3: 0a 17697i bk4: 0a 17697i bk5: 0a 17697i bk6: 0a 17697i bk7: 0a 17697i bk8: 0a 17697i bk9: 0a 17697i bk10: 0a 17697i bk11: 0a 17697i bk12: 0a 17697i bk13: 0a 17697i bk14: 0a 17697i bk15: 0a 17698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005425 
total_CMD = 17697 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17551 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17697 
n_nop = 17647 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.002825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.020625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 260, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 260, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 4, Miss_rate = 0.017, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3900
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0172
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6188
icnt_total_pkts_simt_to_mem=7484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9649
	minimum = 6
	maximum = 64
Network latency average = 10.8667
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.6434
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00818425
	minimum = 0 (at node 36)
	maximum = 0.0136404 (at node 20)
Accepted packet rate average = 0.00818425
	minimum = 0 (at node 36)
	maximum = 0.0136404 (at node 20)
Injected flit rate average = 0.0143455
	minimum = 0 (at node 36)
	maximum = 0.0245528 (at node 20)
Accepted flit rate average= 0.0143455
	minimum = 0 (at node 36)
	maximum = 0.0253922 (at node 20)
Injected packet length average = 1.75282
Accepted packet length average = 1.75282
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.355 (16 samples)
	minimum = 6 (16 samples)
	maximum = 64 (16 samples)
Network latency average = 11.2956 (16 samples)
	minimum = 6 (16 samples)
	maximum = 63.5 (16 samples)
Flit latency average = 11.9324 (16 samples)
	minimum = 6 (16 samples)
	maximum = 61.5 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00566643 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0116769 (16 samples)
Accepted packet rate average = 0.00566643 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0116769 (16 samples)
Injected flit rate average = 0.010471 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.024766 (16 samples)
Accepted flit rate average = 0.010471 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0213439 (16 samples)
Injected packet size average = 1.8479 (16 samples)
Accepted packet size average = 1.8479 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 225280 (inst/sec)
gpgpu_simulation_rate = 5171 (cycle/sec)
gpgpu_silicon_slowdown = 310771x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-17.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 17
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-17.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 17
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 17: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 487
gpu_sim_insn = 36864
gpu_ipc =      75.6961
gpu_tot_sim_cycle = 10829
gpu_tot_sim_insn = 487424
gpu_tot_ipc =      45.0110
gpu_tot_issued_cta = 68
gpu_occupancy = 12.0768% 
gpu_tot_occupancy = 11.8285% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2628
partiton_level_parallism_total  =       0.3720
partiton_level_parallism_util =       1.7297
partiton_level_parallism_util_total  =       2.3216
L2_BW  =      24.9124 GB/Sec
L2_BW_total  =      35.2563 GB/Sec
gpu_total_sim_rate=243712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7744
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0620
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7744

Total_core_cache_fail_stats:
ctas_completed 68, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
119, 118, 118, 119, 120, 119, 120, 120, 
gpgpu_n_tot_thrd_icount = 491520
gpgpu_n_tot_w_icount = 15360
gpgpu_n_stall_shd_mem = 5368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 2880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17408
gpgpu_n_store_insn = 17408
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1148	W0_Idle:46245	W0_Scoreboard:23564	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15232
single_issue_nums: WS0:6574	WS1:6572	
dual_issue_nums: WS0:553	WS1:554	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141824 {40:2048,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {72:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23040 {8:2880,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 143 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3866 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1434 	2586 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3189 	437 	336 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1276      1264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1266      1463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1475      1459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1485      1469    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1484      1474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1480      1476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1483      1479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1475      1477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18468 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006044
n_activity=258 dram_eff=0.4341
bk0: 20a 18382i bk1: 20a 18363i bk2: 0a 18527i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006044 
total_CMD = 18530 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 18331 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18468 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.003022 
Either_Row_CoL_Bus_Util = 0.003346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0206152
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18474 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005613
n_activity=226 dram_eff=0.4602
bk0: 20a 18389i bk1: 16a 18395i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005613 
total_CMD = 18530 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 18352 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18474 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.002806 
Either_Row_CoL_Bus_Util = 0.003022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00626012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=166 dram_eff=0.5783
bk0: 16a 18412i bk1: 16a 18393i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 18383 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0195359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=165 dram_eff=0.5818
bk0: 16a 18411i bk1: 16a 18395i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18384 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=165 dram_eff=0.5818
bk0: 16a 18411i bk1: 16a 18394i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18384 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0192121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=166 dram_eff=0.5783
bk0: 16a 18412i bk1: 16a 18393i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 18383 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0192121
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=165 dram_eff=0.5818
bk0: 16a 18411i bk1: 16a 18395i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18384 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0204533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18530 n_nop=18480 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005181
n_activity=165 dram_eff=0.5818
bk0: 16a 18411i bk1: 16a 18395i bk2: 0a 18528i bk3: 0a 18530i bk4: 0a 18530i bk5: 0a 18530i bk6: 0a 18530i bk7: 0a 18530i bk8: 0a 18530i bk9: 0a 18530i bk10: 0a 18530i bk11: 0a 18530i bk12: 0a 18530i bk13: 0a 18530i bk14: 0a 18530i bk15: 0a 18531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005181 
total_CMD = 18530 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18384 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18530 
n_nop = 18480 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002590 
Either_Row_CoL_Bus_Util = 0.002698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 268, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 268, Miss = 5, Miss_rate = 0.019, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4028
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6444
icnt_total_pkts_simt_to_mem=7740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9213
	minimum = 6
	maximum = 64
Network latency average = 10.8806
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.6556
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00807255
	minimum = 0 (at node 36)
	maximum = 0.0134275 (at node 20)
Accepted packet rate average = 0.00807255
	minimum = 0 (at node 36)
	maximum = 0.0134275 (at node 20)
Injected flit rate average = 0.0142131
	minimum = 0 (at node 36)
	maximum = 0.0242497 (at node 20)
Accepted flit rate average= 0.0142131
	minimum = 0 (at node 36)
	maximum = 0.0250514 (at node 20)
Injected packet length average = 1.76068
Accepted packet length average = 1.76068
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3883 (17 samples)
	minimum = 6 (17 samples)
	maximum = 64 (17 samples)
Network latency average = 11.2712 (17 samples)
	minimum = 6 (17 samples)
	maximum = 63.5294 (17 samples)
Flit latency average = 11.9161 (17 samples)
	minimum = 6 (17 samples)
	maximum = 61.5294 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00580796 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0117799 (17 samples)
Accepted packet rate average = 0.00580796 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0117799 (17 samples)
Injected flit rate average = 0.0106911 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0247357 (17 samples)
Accepted flit rate average = 0.0106911 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.021562 (17 samples)
Injected packet size average = 1.84077 (17 samples)
Accepted packet size average = 1.84077 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 243712 (inst/sec)
gpgpu_simulation_rate = 5414 (cycle/sec)
gpgpu_silicon_slowdown = 296823x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-18.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 18
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-18.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 18
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 18: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 479
gpu_sim_insn = 36864
gpu_ipc =      76.9603
gpu_tot_sim_cycle = 11308
gpu_tot_sim_insn = 524288
gpu_tot_ipc =      46.3643
gpu_tot_issued_cta = 72
gpu_occupancy = 12.0541% 
gpu_tot_occupancy = 11.8377% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2672
partiton_level_parallism_total  =       0.3675
partiton_level_parallism_util =       1.9104
partiton_level_parallism_util_total  =       2.3063
L2_BW  =      25.3285 GB/Sec
L2_BW_total  =      34.8357 GB/Sec
gpu_total_sim_rate=262144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8320
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0577
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8320

Total_core_cache_fail_stats:
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
119, 118, 118, 119, 120, 119, 120, 120, 
gpgpu_n_tot_thrd_icount = 528384
gpgpu_n_tot_w_icount = 16512
gpgpu_n_stall_shd_mem = 5534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18432
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1220	W0_Idle:47584	W0_Scoreboard:24688	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16384
single_issue_nums: WS0:7072	WS1:7072	
dual_issue_nums: WS0:592	WS1:592	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9216 {8:1152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146432 {40:2048,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82944 {72:1152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3994 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1516 	2632 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3272 	456 	362 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1316      1303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1305      1509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1523      1504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1532      1514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1532      1520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1526      1522    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1530      1524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1523      1522    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19288 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005788
n_activity=258 dram_eff=0.4341
bk0: 20a 19202i bk1: 20a 19183i bk2: 0a 19347i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005788 
total_CMD = 19350 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 19151 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19288 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.003204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19294 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005375
n_activity=226 dram_eff=0.4602
bk0: 20a 19209i bk1: 16a 19215i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005375 
total_CMD = 19350 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 19172 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19294 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000207 
CoL_Bus_Util = 0.002687 
Either_Row_CoL_Bus_Util = 0.002894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00599483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=166 dram_eff=0.5783
bk0: 16a 19232i bk1: 16a 19213i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 19203 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.018708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=165 dram_eff=0.5818
bk0: 16a 19231i bk1: 16a 19215i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 19204 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0191731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=165 dram_eff=0.5818
bk0: 16a 19231i bk1: 16a 19214i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 19204 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=166 dram_eff=0.5783
bk0: 16a 19232i bk1: 16a 19213i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 19203 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=165 dram_eff=0.5818
bk0: 16a 19231i bk1: 16a 19215i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 19204 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0195866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19350 n_nop=19300 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004961
n_activity=165 dram_eff=0.5818
bk0: 16a 19231i bk1: 16a 19215i bk2: 0a 19348i bk3: 0a 19350i bk4: 0a 19350i bk5: 0a 19350i bk6: 0a 19350i bk7: 0a 19350i bk8: 0a 19350i bk9: 0a 19350i bk10: 0a 19350i bk11: 0a 19350i bk12: 0a 19350i bk13: 0a 19350i bk14: 0a 19350i bk15: 0a 19351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004961 
total_CMD = 19350 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 19204 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19350 
n_nop = 19300 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.018863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 276, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 276, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 4, Miss_rate = 0.016, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4156
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0161
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6700
icnt_total_pkts_simt_to_mem=7996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9171
	minimum = 6
	maximum = 64
Network latency average = 10.9282
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.7156
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00797658
	minimum = 0 (at node 36)
	maximum = 0.0132431 (at node 20)
Accepted packet rate average = 0.00797658
	minimum = 0 (at node 36)
	maximum = 0.0132431 (at node 20)
Injected flit rate average = 0.014103
	minimum = 0 (at node 36)
	maximum = 0.0239912 (at node 20)
Accepted flit rate average= 0.014103
	minimum = 0 (at node 36)
	maximum = 0.0247589 (at node 20)
Injected packet length average = 1.76805
Accepted packet length average = 1.76805
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4177 (18 samples)
	minimum = 6 (18 samples)
	maximum = 64 (18 samples)
Network latency average = 11.2522 (18 samples)
	minimum = 6 (18 samples)
	maximum = 63.5556 (18 samples)
Flit latency average = 11.905 (18 samples)
	minimum = 6 (18 samples)
	maximum = 61.5556 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00592844 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0118612 (18 samples)
Accepted packet rate average = 0.00592844 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0118612 (18 samples)
Injected flit rate average = 0.0108807 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0246943 (18 samples)
Accepted flit rate average = 0.0108807 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0217396 (18 samples)
Injected packet size average = 1.83533 (18 samples)
Accepted packet size average = 1.83533 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 262144 (inst/sec)
gpgpu_simulation_rate = 5654 (cycle/sec)
gpgpu_silicon_slowdown = 284223x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-19.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 19
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-19.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 19
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 19: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 479
gpu_sim_insn = 36864
gpu_ipc =      76.9603
gpu_tot_sim_cycle = 11787
gpu_tot_sim_insn = 561152
gpu_tot_ipc =      47.6077
gpu_tot_issued_cta = 76
gpu_occupancy = 12.0750% 
gpu_tot_occupancy = 11.8470% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2672
partiton_level_parallism_total  =       0.3635
partiton_level_parallism_util =       1.9692
partiton_level_parallism_util_total  =       2.2946
L2_BW  =      25.3285 GB/Sec
L2_BW_total  =      34.4494 GB/Sec
gpu_total_sim_rate=280576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8896
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0540
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8896

Total_core_cache_fail_stats:
ctas_completed 76, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
119, 118, 118, 119, 120, 119, 120, 120, 
gpgpu_n_tot_thrd_icount = 565248
gpgpu_n_tot_w_icount = 17664
gpgpu_n_stall_shd_mem = 5696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 3008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19456
gpgpu_n_store_insn = 19456
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1291	W0_Idle:48962	W0_Scoreboard:25812	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17536
single_issue_nums: WS0:7562	WS1:7564	
dual_issue_nums: WS0:635	WS1:634	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 151040 {40:2048,72:960,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87552 {72:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24064 {8:3008,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4122 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1598 	2678 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3354 	484 	380 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1356      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1345      1555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1568      1550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1579      1559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1578      1567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1572      1569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1575      1570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1569      1568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20107 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005553
n_activity=258 dram_eff=0.4341
bk0: 20a 20021i bk1: 20a 20002i bk2: 0a 20166i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005553 
total_CMD = 20169 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 19970 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20107 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.002777 
Either_Row_CoL_Bus_Util = 0.003074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.01894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20113 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005156
n_activity=226 dram_eff=0.4602
bk0: 20a 20028i bk1: 16a 20034i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005156 
total_CMD = 20169 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 19991 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20113 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.002578 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0057514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=166 dram_eff=0.5783
bk0: 16a 20051i bk1: 16a 20032i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20022 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0179483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=165 dram_eff=0.5818
bk0: 16a 20050i bk1: 16a 20034i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20023 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=165 dram_eff=0.5818
bk0: 16a 20050i bk1: 16a 20033i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20023 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=166 dram_eff=0.5783
bk0: 16a 20051i bk1: 16a 20032i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20022 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176509
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=165 dram_eff=0.5818
bk0: 16a 20050i bk1: 16a 20034i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20023 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0187912
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20169 n_nop=20119 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00476
n_activity=165 dram_eff=0.5818
bk0: 16a 20050i bk1: 16a 20034i bk2: 0a 20167i bk3: 0a 20169i bk4: 0a 20169i bk5: 0a 20169i bk6: 0a 20169i bk7: 0a 20169i bk8: 0a 20169i bk9: 0a 20169i bk10: 0a 20169i bk11: 0a 20169i bk12: 0a 20169i bk13: 0a 20169i bk14: 0a 20169i bk15: 0a 20170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004760 
total_CMD = 20169 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20023 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20169 
n_nop = 20119 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.002380 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0180971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 284, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 284, Miss = 5, Miss_rate = 0.018, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4284
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0156
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3008
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6956
icnt_total_pkts_simt_to_mem=8252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.886
	minimum = 6
	maximum = 64
Network latency average = 10.9485
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.7388
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00788805
	minimum = 0 (at node 36)
	maximum = 0.0130731 (at node 20)
Accepted packet rate average = 0.00788805
	minimum = 0 (at node 36)
	maximum = 0.0130731 (at node 20)
Injected flit rate average = 0.0140011
	minimum = 0 (at node 36)
	maximum = 0.0237525 (at node 20)
Accepted flit rate average= 0.0140011
	minimum = 0 (at node 36)
	maximum = 0.024489 (at node 20)
Injected packet length average = 1.77498
Accepted packet length average = 1.77498
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4423 (19 samples)
	minimum = 6 (19 samples)
	maximum = 64 (19 samples)
Network latency average = 11.2362 (19 samples)
	minimum = 6 (19 samples)
	maximum = 63.5789 (19 samples)
Flit latency average = 11.8962 (19 samples)
	minimum = 6 (19 samples)
	maximum = 61.5789 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00603158 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.011925 (19 samples)
Accepted packet rate average = 0.00603158 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.011925 (19 samples)
Injected flit rate average = 0.0110449 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0246447 (19 samples)
Accepted flit rate average = 0.0110449 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0218843 (19 samples)
Injected packet size average = 1.83118 (19 samples)
Accepted packet size average = 1.83118 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 280576 (inst/sec)
gpgpu_simulation_rate = 5893 (cycle/sec)
gpgpu_silicon_slowdown = 272696x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-20.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 20
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-20.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 20
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 20: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 477
gpu_sim_insn = 36864
gpu_ipc =      77.2830
gpu_tot_sim_cycle = 12264
gpu_tot_sim_insn = 598016
gpu_tot_ipc =      48.7619
gpu_tot_issued_cta = 80
gpu_occupancy = 12.0823% 
gpu_tot_occupancy = 11.8560% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2683
partiton_level_parallism_total  =       0.3598
partiton_level_parallism_util =       2.0645
partiton_level_parallism_util_total  =       2.2872
L2_BW  =      25.4347 GB/Sec
L2_BW_total  =      34.0987 GB/Sec
gpu_total_sim_rate=299008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9472
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0507
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9472

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
119, 118, 118, 119, 120, 119, 120, 120, 
gpgpu_n_tot_thrd_icount = 602112
gpgpu_n_tot_w_icount = 18816
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1361	W0_Idle:50359	W0_Scoreboard:26948	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18688
single_issue_nums: WS0:8058	WS1:8058	
dual_issue_nums: WS0:675	WS1:675	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4250 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1677 	2727 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3433 	516 	397 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1395      1379    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1384      1600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1613      1595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1624      1604    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1625      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1618      1615    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1622      1617    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1615      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20924 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005337
n_activity=258 dram_eff=0.4341
bk0: 20a 20838i bk1: 20a 20819i bk2: 0a 20983i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005337 
total_CMD = 20986 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 20787 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20924 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.002668 
Either_Row_CoL_Bus_Util = 0.002954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20930 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004956
n_activity=226 dram_eff=0.4602
bk0: 20a 20845i bk1: 16a 20851i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004956 
total_CMD = 20986 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 20808 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20930 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.002478 
Either_Row_CoL_Bus_Util = 0.002668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00552749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=166 dram_eff=0.5783
bk0: 16a 20868i bk1: 16a 20849i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20839 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0172496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=165 dram_eff=0.5818
bk0: 16a 20867i bk1: 16a 20851i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20840 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=165 dram_eff=0.5818
bk0: 16a 20867i bk1: 16a 20850i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20840 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0169637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=166 dram_eff=0.5783
bk0: 16a 20868i bk1: 16a 20849i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 20839 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0169637
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=165 dram_eff=0.5818
bk0: 16a 20867i bk1: 16a 20851i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20840 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0180597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20986 n_nop=20936 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004574
n_activity=165 dram_eff=0.5818
bk0: 16a 20867i bk1: 16a 20851i bk2: 0a 20984i bk3: 0a 20986i bk4: 0a 20986i bk5: 0a 20986i bk6: 0a 20986i bk7: 0a 20986i bk8: 0a 20986i bk9: 0a 20986i bk10: 0a 20986i bk11: 0a 20986i bk12: 0a 20986i bk13: 0a 20986i bk14: 0a 20986i bk15: 0a 20987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004574 
total_CMD = 20986 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 20840 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20986 
n_nop = 20936 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.002287 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0173925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 292, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 292, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 4, Miss_rate = 0.015, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4412
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0152
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7212
icnt_total_pkts_simt_to_mem=8508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8522
	minimum = 6
	maximum = 64
Network latency average = 10.9584
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.7465
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00780781
	minimum = 0 (at node 36)
	maximum = 0.0129186 (at node 20)
Accepted packet rate average = 0.00780781
	minimum = 0 (at node 36)
	maximum = 0.0129186 (at node 20)
Injected flit rate average = 0.0139097
	minimum = 0 (at node 36)
	maximum = 0.0235367 (at node 20)
Accepted flit rate average= 0.0139097
	minimum = 0 (at node 36)
	maximum = 0.0242446 (at node 20)
Injected packet length average = 1.7815
Accepted packet length average = 1.7815
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4628 (20 samples)
	minimum = 6 (20 samples)
	maximum = 64 (20 samples)
Network latency average = 11.2223 (20 samples)
	minimum = 6 (20 samples)
	maximum = 63.6 (20 samples)
Flit latency average = 11.8887 (20 samples)
	minimum = 6 (20 samples)
	maximum = 61.6 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00612039 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0119747 (20 samples)
Accepted packet rate average = 0.00612039 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0119747 (20 samples)
Injected flit rate average = 0.0111881 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0245893 (20 samples)
Accepted flit rate average = 0.0111881 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0220023 (20 samples)
Injected packet size average = 1.82801 (20 samples)
Accepted packet size average = 1.82801 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 299008 (inst/sec)
gpgpu_simulation_rate = 6132 (cycle/sec)
gpgpu_silicon_slowdown = 262067x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-21.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 21
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-21.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 21
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 21: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 467
gpu_sim_insn = 33792
gpu_ipc =      72.3597
gpu_tot_sim_cycle = 12731
gpu_tot_sim_insn = 631808
gpu_tot_ipc =      49.6275
gpu_tot_issued_cta = 84
gpu_occupancy = 12.0744% 
gpu_tot_occupancy = 11.8639% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2741
partiton_level_parallism_total  =       0.3566
partiton_level_parallism_util =       2.0317
partiton_level_parallism_util_total  =       2.2791
L2_BW  =      25.9793 GB/Sec
L2_BW_total  =      33.8009 GB/Sec
gpu_total_sim_rate=315904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10016
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0479
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10016

Total_core_cache_fail_stats:
ctas_completed 84, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
152, 151, 151, 152, 154, 153, 155, 154, 
gpgpu_n_tot_thrd_icount = 635904
gpgpu_n_tot_w_icount = 19872
gpgpu_n_stall_shd_mem = 6024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1344
gpgpu_n_mem_write_global = 3136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21504
gpgpu_n_store_insn = 21504
gpgpu_n_shmem_insn = 26624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1426	W0_Idle:51674	W0_Scoreboard:28137	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19744
single_issue_nums: WS0:8568	WS1:8566	
dual_issue_nums: WS0:684	WS1:685	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10752 {8:1344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160256 {40:2048,72:1088,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96768 {72:1344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25088 {8:3136,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4378 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1754 	2778 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3515 	545 	413 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1434      1418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1423      1645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1660      1640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1671      1651    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1670      1660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1665      1662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1669      1665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1661      1660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21723 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005141
n_activity=258 dram_eff=0.4341
bk0: 20a 21637i bk1: 20a 21618i bk2: 0a 21782i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005141 
total_CMD = 21785 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 21586 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21723 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.002571 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.017535
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21729 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004774
n_activity=226 dram_eff=0.4602
bk0: 20a 21644i bk1: 16a 21650i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004774 
total_CMD = 21785 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 21607 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21729 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.002387 
Either_Row_CoL_Bus_Util = 0.002571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00532476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=166 dram_eff=0.5783
bk0: 16a 21667i bk1: 16a 21648i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 21638 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0166169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=165 dram_eff=0.5818
bk0: 16a 21666i bk1: 16a 21650i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0170301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=165 dram_eff=0.5818
bk0: 16a 21666i bk1: 16a 21649i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=166 dram_eff=0.5783
bk0: 16a 21667i bk1: 16a 21648i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 21638 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163415
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=165 dram_eff=0.5818
bk0: 16a 21666i bk1: 16a 21650i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0173973
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21785 n_nop=21735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004407
n_activity=165 dram_eff=0.5818
bk0: 16a 21666i bk1: 16a 21650i bk2: 0a 21783i bk3: 0a 21785i bk4: 0a 21785i bk5: 0a 21785i bk6: 0a 21785i bk7: 0a 21785i bk8: 0a 21785i bk9: 0a 21785i bk10: 0a 21785i bk11: 0a 21785i bk12: 0a 21785i bk13: 0a 21785i bk14: 0a 21785i bk15: 0a 21786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004407 
total_CMD = 21785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21785 
n_nop = 21735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0167546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 300, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 5, Miss_rate = 0.017, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4540
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0148
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7468
icnt_total_pkts_simt_to_mem=8764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8356
	minimum = 6
	maximum = 64
Network latency average = 10.9817
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.7647
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00773952
	minimum = 0 (at node 36)
	maximum = 0.0127855 (at node 20)
Accepted packet rate average = 0.00773952
	minimum = 0 (at node 36)
	maximum = 0.0127855 (at node 20)
Injected flit rate average = 0.0138357
	minimum = 0 (at node 36)
	maximum = 0.0233549 (at node 20)
Accepted flit rate average= 0.0138357
	minimum = 0 (at node 36)
	maximum = 0.0240368 (at node 20)
Injected packet length average = 1.78767
Accepted packet length average = 1.78767
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4806 (21 samples)
	minimum = 6 (21 samples)
	maximum = 64 (21 samples)
Network latency average = 11.2108 (21 samples)
	minimum = 6 (21 samples)
	maximum = 63.619 (21 samples)
Flit latency average = 11.8828 (21 samples)
	minimum = 6 (21 samples)
	maximum = 61.619 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.00619749 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0120133 (21 samples)
Accepted packet rate average = 0.00619749 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0120133 (21 samples)
Injected flit rate average = 0.0113142 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0245306 (21 samples)
Accepted flit rate average = 0.0113142 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0220992 (21 samples)
Injected packet size average = 1.82561 (21 samples)
Accepted packet size average = 1.82561 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 315904 (inst/sec)
gpgpu_simulation_rate = 6365 (cycle/sec)
gpgpu_silicon_slowdown = 252474x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-22.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 22
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-22.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 22
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 22: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 468
gpu_sim_insn = 33792
gpu_ipc =      72.2051
gpu_tot_sim_cycle = 13199
gpu_tot_sim_insn = 665600
gpu_tot_ipc =      50.4281
gpu_tot_issued_cta = 88
gpu_occupancy = 12.0575% 
gpu_tot_occupancy = 11.8706% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2735
partiton_level_parallism_total  =       0.3537
partiton_level_parallism_util =       2.1333
partiton_level_parallism_util_total  =       2.2749
L2_BW  =      25.9238 GB/Sec
L2_BW_total  =      33.5216 GB/Sec
gpu_total_sim_rate=332800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10560
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0455
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10560

Total_core_cache_fail_stats:
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
152, 151, 151, 152, 154, 153, 155, 154, 
gpgpu_n_tot_thrd_icount = 669696
gpgpu_n_tot_w_icount = 20928
gpgpu_n_stall_shd_mem = 6189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22528
gpgpu_n_store_insn = 22528
gpgpu_n_shmem_insn = 28672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1280
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1487	W0_Idle:53015	W0_Scoreboard:29274	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20800
single_issue_nums: WS0:9068	WS1:9080	
dual_issue_nums: WS0:698	WS1:692	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 164864 {40:2048,72:1152,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 101376 {72:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4506 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1835 	2825 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3596 	577 	428 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1473      1456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1463      1690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1707      1684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1718      1697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1717      1705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1712      1709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1715      1711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1706      1706    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22524 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004959
n_activity=258 dram_eff=0.4341
bk0: 20a 22438i bk1: 20a 22419i bk2: 0a 22583i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004959 
total_CMD = 22586 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 22387 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22524 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.002479 
Either_Row_CoL_Bus_Util = 0.002745 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0169131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22530 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004605
n_activity=226 dram_eff=0.4602
bk0: 20a 22445i bk1: 16a 22451i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004605 
total_CMD = 22586 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 22408 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22530 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.002302 
Either_Row_CoL_Bus_Util = 0.002479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00513593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=166 dram_eff=0.5783
bk0: 16a 22468i bk1: 16a 22449i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 22439 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0160276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=165 dram_eff=0.5818
bk0: 16a 22467i bk1: 16a 22451i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 22440 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0164261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=165 dram_eff=0.5818
bk0: 16a 22467i bk1: 16a 22450i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 22440 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.015762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=166 dram_eff=0.5783
bk0: 16a 22468i bk1: 16a 22449i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 22439 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.015762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=165 dram_eff=0.5818
bk0: 16a 22467i bk1: 16a 22451i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 22440 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0167803
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22586 n_nop=22536 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00425
n_activity=165 dram_eff=0.5818
bk0: 16a 22467i bk1: 16a 22451i bk2: 0a 22584i bk3: 0a 22586i bk4: 0a 22586i bk5: 0a 22586i bk6: 0a 22586i bk7: 0a 22586i bk8: 0a 22586i bk9: 0a 22586i bk10: 0a 22586i bk11: 0a 22586i bk12: 0a 22586i bk13: 0a 22586i bk14: 0a 22586i bk15: 0a 22587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004250 
total_CMD = 22586 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 22440 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22586 
n_nop = 22536 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.002214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0161605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 308, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4668
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0144
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7724
icnt_total_pkts_simt_to_mem=9020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8127
	minimum = 6
	maximum = 64
Network latency average = 11.0016
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.7858
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00767542
	minimum = 0 (at node 36)
	maximum = 0.0126608 (at node 20)
Accepted packet rate average = 0.00767542
	minimum = 0 (at node 36)
	maximum = 0.0126608 (at node 20)
Injected flit rate average = 0.0137658
	minimum = 0 (at node 36)
	maximum = 0.0231841 (at node 20)
Accepted flit rate average= 0.0137658
	minimum = 0 (at node 36)
	maximum = 0.0238418 (at node 20)
Injected packet length average = 1.79349
Accepted packet length average = 1.79349
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4957 (22 samples)
	minimum = 6 (22 samples)
	maximum = 64 (22 samples)
Network latency average = 11.2013 (22 samples)
	minimum = 6 (22 samples)
	maximum = 63.6364 (22 samples)
Flit latency average = 11.8784 (22 samples)
	minimum = 6 (22 samples)
	maximum = 61.6364 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00626467 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0120427 (22 samples)
Accepted packet rate average = 0.00626467 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0120427 (22 samples)
Injected flit rate average = 0.0114256 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0244694 (22 samples)
Accepted flit rate average = 0.0114256 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0221784 (22 samples)
Injected packet size average = 1.82382 (22 samples)
Accepted packet size average = 1.82382 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 332800 (inst/sec)
gpgpu_simulation_rate = 6599 (cycle/sec)
gpgpu_silicon_slowdown = 243521x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-23.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 23
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-23.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 23
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 23: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 469
gpu_sim_insn = 33792
gpu_ipc =      72.0512
gpu_tot_sim_cycle = 13668
gpu_tot_sim_insn = 699392
gpu_tot_ipc =      51.1700
gpu_tot_issued_cta = 92
gpu_occupancy = 12.0609% 
gpu_tot_occupancy = 11.8769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2729
partiton_level_parallism_total  =       0.3509
partiton_level_parallism_util =       2.0317
partiton_level_parallism_util_total  =       2.2676
L2_BW  =      25.8686 GB/Sec
L2_BW_total  =      33.2590 GB/Sec
gpu_total_sim_rate=349696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11104
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0432
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11104

Total_core_cache_fail_stats:
ctas_completed 92, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
152, 151, 151, 152, 154, 153, 155, 154, 
gpgpu_n_tot_thrd_icount = 703488
gpgpu_n_tot_w_icount = 21984
gpgpu_n_stall_shd_mem = 6342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 3264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23552
gpgpu_n_store_insn = 23552
gpgpu_n_shmem_insn = 30720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1548	W0_Idle:54316	W0_Scoreboard:30415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21856
single_issue_nums: WS0:9574	WS1:9588	
dual_issue_nums: WS0:709	WS1:702	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 169472 {40:2048,72:1216,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105984 {72:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26112 {8:3264,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4634 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1919 	2869 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3678 	605 	446 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1512      1494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1501      1734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1752      1730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1763      1743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1764      1753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1758      1756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1761      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1753      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23326 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004789
n_activity=258 dram_eff=0.4341
bk0: 20a 23240i bk1: 20a 23221i bk2: 0a 23385i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004789 
total_CMD = 23388 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 23189 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23326 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.002394 
Either_Row_CoL_Bus_Util = 0.002651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23332 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004447
n_activity=226 dram_eff=0.4602
bk0: 20a 23247i bk1: 16a 23253i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004447 
total_CMD = 23388 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 23210 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23332 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.002223 
Either_Row_CoL_Bus_Util = 0.002394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00495981
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=166 dram_eff=0.5783
bk0: 16a 23270i bk1: 16a 23251i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 23241 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.015478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=165 dram_eff=0.5818
bk0: 16a 23269i bk1: 16a 23253i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 23242 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0158628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=165 dram_eff=0.5818
bk0: 16a 23269i bk1: 16a 23252i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 23242 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0152215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=166 dram_eff=0.5783
bk0: 16a 23270i bk1: 16a 23251i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 23241 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0152215
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=165 dram_eff=0.5818
bk0: 16a 23269i bk1: 16a 23253i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 23242 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0162049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23388 n_nop=23338 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004105
n_activity=165 dram_eff=0.5818
bk0: 16a 23269i bk1: 16a 23253i bk2: 0a 23386i bk3: 0a 23388i bk4: 0a 23388i bk5: 0a 23388i bk6: 0a 23388i bk7: 0a 23388i bk8: 0a 23388i bk9: 0a 23388i bk10: 0a 23388i bk11: 0a 23388i bk12: 0a 23388i bk13: 0a 23388i bk14: 0a 23388i bk15: 0a 23389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004105 
total_CMD = 23388 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 23242 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23388 
n_nop = 23338 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0156063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 316, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 316, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 5, Miss_rate = 0.016, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4796
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0140
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3264
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7980
icnt_total_pkts_simt_to_mem=9276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7882
	minimum = 6
	maximum = 64
Network latency average = 11.023
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.8091
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00761542
	minimum = 0 (at node 36)
	maximum = 0.0125442 (at node 20)
Accepted packet rate average = 0.00761542
	minimum = 0 (at node 36)
	maximum = 0.0125442 (at node 20)
Injected flit rate average = 0.0137001
	minimum = 0 (at node 36)
	maximum = 0.0230241 (at node 20)
Accepted flit rate average= 0.0137001
	minimum = 0 (at node 36)
	maximum = 0.0236592 (at node 20)
Injected packet length average = 1.799
Accepted packet length average = 1.799
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5084 (23 samples)
	minimum = 6 (23 samples)
	maximum = 64 (23 samples)
Network latency average = 11.1936 (23 samples)
	minimum = 6 (23 samples)
	maximum = 63.6522 (23 samples)
Flit latency average = 11.8754 (23 samples)
	minimum = 6 (23 samples)
	maximum = 61.6522 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0063234 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0120645 (23 samples)
Accepted packet rate average = 0.0063234 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0120645 (23 samples)
Injected flit rate average = 0.0115245 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0244065 (23 samples)
Accepted flit rate average = 0.0115245 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0222428 (23 samples)
Injected packet size average = 1.82252 (23 samples)
Accepted packet size average = 1.82252 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 349696 (inst/sec)
gpgpu_simulation_rate = 6834 (cycle/sec)
gpgpu_silicon_slowdown = 235147x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-24.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 24
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-24.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 24
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 24: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 475
gpu_sim_insn = 33792
gpu_ipc =      71.1411
gpu_tot_sim_cycle = 14143
gpu_tot_sim_insn = 733184
gpu_tot_ipc =      51.8408
gpu_tot_issued_cta = 96
gpu_occupancy = 12.0812% 
gpu_tot_occupancy = 11.8837% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2695
partiton_level_parallism_total  =       0.3482
partiton_level_parallism_util =       1.9692
partiton_level_parallism_util_total  =       2.2587
L2_BW  =      25.5418 GB/Sec
L2_BW_total  =      32.9998 GB/Sec
gpu_total_sim_rate=244394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11648
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0412
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11648

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
152, 151, 151, 152, 154, 153, 155, 154, 
gpgpu_n_tot_thrd_icount = 737280
gpgpu_n_tot_w_icount = 23040
gpgpu_n_stall_shd_mem = 6497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1408
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1607	W0_Idle:55687	W0_Scoreboard:31613	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22912
single_issue_nums: WS0:10078	WS1:10100	
dual_issue_nums: WS0:721	WS1:710	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 174080 {40:2048,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4762 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2005 	2911 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3753 	635 	469 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1551      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1540      1779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1798      1776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1809      1789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1810      1799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1804      1802    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1808      1805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1800      1799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24139 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004628
n_activity=258 dram_eff=0.4341
bk0: 20a 24053i bk1: 20a 24034i bk2: 0a 24198i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004628 
total_CMD = 24201 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 24002 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24139 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.002314 
Either_Row_CoL_Bus_Util = 0.002562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0157845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24145 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004297
n_activity=226 dram_eff=0.4602
bk0: 20a 24060i bk1: 16a 24066i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004297 
total_CMD = 24201 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 24023 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24145 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002149 
Either_Row_CoL_Bus_Util = 0.002314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00479319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=166 dram_eff=0.5783
bk0: 16a 24083i bk1: 16a 24064i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 24054 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=165 dram_eff=0.5818
bk0: 16a 24082i bk1: 16a 24066i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24055 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0153299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=165 dram_eff=0.5818
bk0: 16a 24082i bk1: 16a 24065i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24055 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=166 dram_eff=0.5783
bk0: 16a 24083i bk1: 16a 24064i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 24054 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147101
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=165 dram_eff=0.5818
bk0: 16a 24082i bk1: 16a 24066i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24055 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0156605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24201 n_nop=24151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003967
n_activity=165 dram_eff=0.5818
bk0: 16a 24082i bk1: 16a 24066i bk2: 0a 24199i bk3: 0a 24201i bk4: 0a 24201i bk5: 0a 24201i bk6: 0a 24201i bk7: 0a 24201i bk8: 0a 24201i bk9: 0a 24201i bk10: 0a 24201i bk11: 0a 24201i bk12: 0a 24201i bk13: 0a 24201i bk14: 0a 24201i bk15: 0a 24202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003967 
total_CMD = 24201 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24055 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24201 
n_nop = 24151 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001983 
Either_Row_CoL_Bus_Util = 0.002066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.015082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 324, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 324, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 324, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4924
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0136
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8236
icnt_total_pkts_simt_to_mem=9532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7744
	minimum = 6
	maximum = 64
Network latency average = 11.0511
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.8449
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00755591
	minimum = 0 (at node 36)
	maximum = 0.0124295 (at node 20)
Accepted packet rate average = 0.00755591
	minimum = 0 (at node 36)
	maximum = 0.0124295 (at node 20)
Injected flit rate average = 0.0136326
	minimum = 0 (at node 36)
	maximum = 0.0228642 (at node 20)
Accepted flit rate average= 0.0136326
	minimum = 0 (at node 36)
	maximum = 0.023478 (at node 20)
Injected packet length average = 1.80422
Accepted packet length average = 1.80422
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5195 (24 samples)
	minimum = 6 (24 samples)
	maximum = 64 (24 samples)
Network latency average = 11.1876 (24 samples)
	minimum = 6 (24 samples)
	maximum = 63.6667 (24 samples)
Flit latency average = 11.8741 (24 samples)
	minimum = 6 (24 samples)
	maximum = 61.6667 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00637475 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0120797 (24 samples)
Accepted packet rate average = 0.00637475 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0120797 (24 samples)
Injected flit rate average = 0.0116124 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0243422 (24 samples)
Accepted flit rate average = 0.0116124 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0222943 (24 samples)
Injected packet size average = 1.82162 (24 samples)
Accepted packet size average = 1.82162 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 244394 (inst/sec)
gpgpu_simulation_rate = 4714 (cycle/sec)
gpgpu_silicon_slowdown = 340899x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-25.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 25
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-25.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 25
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 25: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 452
gpu_sim_insn = 31744
gpu_ipc =      70.2301
gpu_tot_sim_cycle = 14595
gpu_tot_sim_insn = 764928
gpu_tot_ipc =      52.4103
gpu_tot_issued_cta = 100
gpu_occupancy = 12.0517% 
gpu_tot_occupancy = 11.8890% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2832
partiton_level_parallism_total  =       0.3461
partiton_level_parallism_util =       2.7234
partiton_level_parallism_util_total  =       2.2685
L2_BW  =      26.8415 GB/Sec
L2_BW_total  =      32.8091 GB/Sec
gpu_total_sim_rate=254976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12160
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0395
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12160

Total_core_cache_fail_stats:
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
152, 151, 151, 152, 154, 153, 155, 154, 
gpgpu_n_tot_thrd_icount = 769024
gpgpu_n_tot_w_icount = 24032
gpgpu_n_stall_shd_mem = 6661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1600
gpgpu_n_mem_write_global = 3392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25600
gpgpu_n_store_insn = 25600
gpgpu_n_shmem_insn = 34816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3392
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1673	W0_Idle:56963	W0_Scoreboard:32899	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23904
single_issue_nums: WS0:10540	WS1:10558	
dual_issue_nums: WS0:738	WS1:729	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12800 {8:1600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 178688 {40:2048,72:1344,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115200 {72:1600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27136 {8:3392,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4890 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2084 	2959 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3837 	653 	495 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1591      1571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1580      1825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1845      1822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1855      1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1857      1844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1851      1847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1855      1852    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1847      1843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24913 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004484
n_activity=258 dram_eff=0.4341
bk0: 20a 24827i bk1: 20a 24808i bk2: 0a 24972i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004484 
total_CMD = 24975 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 24776 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24913 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000240 
CoL_Bus_Util = 0.002242 
Either_Row_CoL_Bus_Util = 0.002482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0152953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24919 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004164
n_activity=226 dram_eff=0.4602
bk0: 20a 24834i bk1: 16a 24840i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004164 
total_CMD = 24975 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 24797 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24919 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.002082 
Either_Row_CoL_Bus_Util = 0.002242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00464464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=166 dram_eff=0.5783
bk0: 16a 24857i bk1: 16a 24838i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 24828 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0144945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=165 dram_eff=0.5818
bk0: 16a 24856i bk1: 16a 24840i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24829 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0148549
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=165 dram_eff=0.5818
bk0: 16a 24856i bk1: 16a 24839i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24829 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=166 dram_eff=0.5783
bk0: 16a 24857i bk1: 16a 24838i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 24828 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142543
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=165 dram_eff=0.5818
bk0: 16a 24856i bk1: 16a 24840i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24829 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0151752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24975 n_nop=24925 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003844
n_activity=165 dram_eff=0.5818
bk0: 16a 24856i bk1: 16a 24840i bk2: 0a 24973i bk3: 0a 24975i bk4: 0a 24975i bk5: 0a 24975i bk6: 0a 24975i bk7: 0a 24975i bk8: 0a 24975i bk9: 0a 24975i bk10: 0a 24975i bk11: 0a 24975i bk12: 0a 24975i bk13: 0a 24975i bk14: 0a 24975i bk15: 0a 24976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003844 
total_CMD = 24975 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 24829 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24975 
n_nop = 24925 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.001922 
Either_Row_CoL_Bus_Util = 0.002002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0146146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 332, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 332, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 332, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 312, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5052
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0133
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8492
icnt_total_pkts_simt_to_mem=9788
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7712
	minimum = 6
	maximum = 64
Network latency average = 11.0797
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.8818
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00751227
	minimum = 0 (at node 36)
	maximum = 0.012342 (at node 20)
Accepted packet rate average = 0.00751227
	minimum = 0 (at node 36)
	maximum = 0.012342 (at node 20)
Injected flit rate average = 0.0135911
	minimum = 0 (at node 36)
	maximum = 0.0227509 (at node 20)
Accepted flit rate average= 0.0135911
	minimum = 0 (at node 36)
	maximum = 0.0233457 (at node 20)
Injected packet length average = 1.80918
Accepted packet length average = 1.80918
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5296 (25 samples)
	minimum = 6 (25 samples)
	maximum = 64 (25 samples)
Network latency average = 11.1833 (25 samples)
	minimum = 6 (25 samples)
	maximum = 63.68 (25 samples)
Flit latency average = 11.8744 (25 samples)
	minimum = 6 (25 samples)
	maximum = 61.68 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00642025 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0120902 (25 samples)
Accepted packet rate average = 0.00642025 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0120902 (25 samples)
Injected flit rate average = 0.0116915 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0242786 (25 samples)
Accepted flit rate average = 0.0116915 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0223363 (25 samples)
Injected packet size average = 1.82103 (25 samples)
Accepted packet size average = 1.82103 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 254976 (inst/sec)
gpgpu_simulation_rate = 4865 (cycle/sec)
gpgpu_silicon_slowdown = 330318x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-26.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 26
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-26.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 26
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 26: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 450
gpu_sim_insn = 31744
gpu_ipc =      70.5422
gpu_tot_sim_cycle = 15045
gpu_tot_sim_insn = 796672
gpu_tot_ipc =      52.9526
gpu_tot_issued_cta = 104
gpu_occupancy = 12.0371% 
gpu_tot_occupancy = 11.8935% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2844
partiton_level_parallism_total  =       0.3443
partiton_level_parallism_util =       2.5098
partiton_level_parallism_util_total  =       2.2739
L2_BW  =      26.9608 GB/Sec
L2_BW_total  =      32.6342 GB/Sec
gpu_total_sim_rate=265557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12672
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0379
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12672

Total_core_cache_fail_stats:
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
184, 184, 183, 184, 186, 185, 187, 186, 
gpgpu_n_tot_thrd_icount = 800768
gpgpu_n_tot_w_icount = 25024
gpgpu_n_stall_shd_mem = 6828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664
gpgpu_n_mem_write_global = 3456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26624
gpgpu_n_store_insn = 26624
gpgpu_n_shmem_insn = 36864
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1536
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1741	W0_Idle:58267	W0_Scoreboard:34157	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24896
single_issue_nums: WS0:11000	WS1:11018	
dual_issue_nums: WS0:756	WS1:747	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13312 {8:1664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 183296 {40:2048,72:1408,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119808 {72:1664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27648 {8:3456,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5018 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2163 	3008 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3913 	682 	518 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1630      1609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1620      1872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1891      1867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1900      1881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1903      1891    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1898      1893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1901      1899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1893      1890    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25683 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00435
n_activity=258 dram_eff=0.4341
bk0: 20a 25597i bk1: 20a 25578i bk2: 0a 25742i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004350 
total_CMD = 25745 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 25546 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25683 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000233 
CoL_Bus_Util = 0.002175 
Either_Row_CoL_Bus_Util = 0.002408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0148378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25689 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00404
n_activity=226 dram_eff=0.4602
bk0: 20a 25604i bk1: 16a 25610i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004040 
total_CMD = 25745 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 25567 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25689 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.002020 
Either_Row_CoL_Bus_Util = 0.002175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00450573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=166 dram_eff=0.5783
bk0: 16a 25627i bk1: 16a 25608i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 25598 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.014061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=165 dram_eff=0.5818
bk0: 16a 25626i bk1: 16a 25610i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 25599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0144106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=165 dram_eff=0.5818
bk0: 16a 25626i bk1: 16a 25609i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 25599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0138279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=166 dram_eff=0.5783
bk0: 16a 25627i bk1: 16a 25608i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 25598 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0138279
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=165 dram_eff=0.5818
bk0: 16a 25626i bk1: 16a 25610i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 25599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147213
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25745 n_nop=25695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003729
n_activity=165 dram_eff=0.5818
bk0: 16a 25626i bk1: 16a 25610i bk2: 0a 25743i bk3: 0a 25745i bk4: 0a 25745i bk5: 0a 25745i bk6: 0a 25745i bk7: 0a 25745i bk8: 0a 25745i bk9: 0a 25745i bk10: 0a 25745i bk11: 0a 25745i bk12: 0a 25745i bk13: 0a 25745i bk14: 0a 25745i bk15: 0a 25746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 25745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 25599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25745 
n_nop = 25695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.001864 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0141775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 340, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 340, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 340, Miss = 5, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 4, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5180
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0129
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8748
icnt_total_pkts_simt_to_mem=10044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7645
	minimum = 6
	maximum = 64
Network latency average = 11.1064
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9167
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747232
	minimum = 0 (at node 36)
	maximum = 0.0122615 (at node 20)
Accepted packet rate average = 0.00747232
	minimum = 0 (at node 36)
	maximum = 0.0122615 (at node 20)
Injected flit rate average = 0.013554
	minimum = 0 (at node 36)
	maximum = 0.0226478 (at node 20)
Accepted flit rate average= 0.013554
	minimum = 0 (at node 36)
	maximum = 0.0232248 (at node 20)
Injected packet length average = 1.8139
Accepted packet length average = 1.8139
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5386 (26 samples)
	minimum = 6 (26 samples)
	maximum = 64 (26 samples)
Network latency average = 11.1804 (26 samples)
	minimum = 6 (26 samples)
	maximum = 63.6923 (26 samples)
Flit latency average = 11.8761 (26 samples)
	minimum = 6 (26 samples)
	maximum = 61.6923 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00646072 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0120968 (26 samples)
Accepted packet rate average = 0.00646072 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0120968 (26 samples)
Injected flit rate average = 0.0117631 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0242159 (26 samples)
Accepted flit rate average = 0.0117631 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0223705 (26 samples)
Injected packet size average = 1.82072 (26 samples)
Accepted packet size average = 1.82072 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 265557 (inst/sec)
gpgpu_simulation_rate = 5015 (cycle/sec)
gpgpu_silicon_slowdown = 320438x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-27.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 27
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-27.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 27
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 27: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 450
gpu_sim_insn = 31744
gpu_ipc =      70.5422
gpu_tot_sim_cycle = 15495
gpu_tot_sim_insn = 828416
gpu_tot_ipc =      53.4634
gpu_tot_issued_cta = 108
gpu_occupancy = 12.0509% 
gpu_tot_occupancy = 11.8982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2844
partiton_level_parallism_total  =       0.3426
partiton_level_parallism_util =       2.2857
partiton_level_parallism_util_total  =       2.2742
L2_BW  =      26.9608 GB/Sec
L2_BW_total  =      32.4694 GB/Sec
gpu_total_sim_rate=276138

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13184
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0364
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13184

Total_core_cache_fail_stats:
ctas_completed 108, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
184, 184, 183, 184, 186, 185, 187, 186, 
gpgpu_n_tot_thrd_icount = 832512
gpgpu_n_tot_w_icount = 26016
gpgpu_n_stall_shd_mem = 6987
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1728
gpgpu_n_mem_write_global = 3520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27648
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 38912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1803	W0_Idle:59557	W0_Scoreboard:35427	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25888
single_issue_nums: WS0:11462	WS1:11476	
dual_issue_nums: WS0:773	WS1:766	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13824 {8:1728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187904 {40:2048,72:1472,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124416 {72:1728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28160 {8:3520,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5146 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2243 	3056 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3997 	707 	537 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1668      1648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1659      1916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1937      1912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1948      1926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1950      1938    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1945      1938    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1948      1946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1939      1936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26453 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004224
n_activity=258 dram_eff=0.4341
bk0: 20a 26367i bk1: 20a 26348i bk2: 0a 26512i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004224 
total_CMD = 26515 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 26316 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26453 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.002112 
Either_Row_CoL_Bus_Util = 0.002338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0144069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26459 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003922
n_activity=226 dram_eff=0.4602
bk0: 20a 26374i bk1: 16a 26380i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003922 
total_CMD = 26515 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 26337 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26459 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001961 
Either_Row_CoL_Bus_Util = 0.002112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00437488
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=166 dram_eff=0.5783
bk0: 16a 26397i bk1: 16a 26378i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 26368 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0136526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=165 dram_eff=0.5818
bk0: 16a 26396i bk1: 16a 26380i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 26369 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0139921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=165 dram_eff=0.5818
bk0: 16a 26396i bk1: 16a 26379i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 26369 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0134264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=166 dram_eff=0.5783
bk0: 16a 26397i bk1: 16a 26378i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 26368 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0134264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=165 dram_eff=0.5818
bk0: 16a 26396i bk1: 16a 26380i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 26369 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142938
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26515 n_nop=26465 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003621
n_activity=165 dram_eff=0.5818
bk0: 16a 26396i bk1: 16a 26380i bk2: 0a 26513i bk3: 0a 26515i bk4: 0a 26515i bk5: 0a 26515i bk6: 0a 26515i bk7: 0a 26515i bk8: 0a 26515i bk9: 0a 26515i bk10: 0a 26515i bk11: 0a 26515i bk12: 0a 26515i bk13: 0a 26515i bk14: 0a 26515i bk15: 0a 26516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003621 
total_CMD = 26515 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 26369 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26515 
n_nop = 26465 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.001886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0137658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5308
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0126
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9004
icnt_total_pkts_simt_to_mem=10300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.743
	minimum = 6
	maximum = 64
Network latency average = 11.1175
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9288
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00743443
	minimum = 0 (at node 36)
	maximum = 0.0121853 (at node 20)
Accepted packet rate average = 0.00743443
	minimum = 0 (at node 36)
	maximum = 0.0121853 (at node 20)
Injected flit rate average = 0.0135187
	minimum = 0 (at node 36)
	maximum = 0.0225498 (at node 20)
Accepted flit rate average= 0.0135187
	minimum = 0 (at node 36)
	maximum = 0.0231101 (at node 20)
Injected packet length average = 1.81839
Accepted packet length average = 1.81839
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5462 (27 samples)
	minimum = 6 (27 samples)
	maximum = 64 (27 samples)
Network latency average = 11.178 (27 samples)
	minimum = 6 (27 samples)
	maximum = 63.7037 (27 samples)
Flit latency average = 11.878 (27 samples)
	minimum = 6 (27 samples)
	maximum = 61.7037 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00649678 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0121001 (27 samples)
Accepted packet rate average = 0.00649678 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0121001 (27 samples)
Injected flit rate average = 0.0118282 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0241542 (27 samples)
Accepted flit rate average = 0.0118282 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0223979 (27 samples)
Injected packet size average = 1.82062 (27 samples)
Accepted packet size average = 1.82062 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 276138 (inst/sec)
gpgpu_simulation_rate = 5165 (cycle/sec)
gpgpu_silicon_slowdown = 311132x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-28.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 28
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-28.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 28
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 28: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 455
gpu_sim_insn = 31744
gpu_ipc =      69.7670
gpu_tot_sim_cycle = 15950
gpu_tot_sim_insn = 860160
gpu_tot_ipc =      53.9285
gpu_tot_issued_cta = 112
gpu_occupancy = 12.0741% 
gpu_tot_occupancy = 11.9032% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       0.2813
partiton_level_parallism_total  =       0.3408
partiton_level_parallism_util =       2.3704
partiton_level_parallism_util_total  =       2.2764
L2_BW  =      26.6645 GB/Sec
L2_BW_total  =      32.3038 GB/Sec
gpu_total_sim_rate=286720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13696
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0350
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13696

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
184, 184, 183, 184, 186, 185, 187, 186, 
gpgpu_n_tot_thrd_icount = 864256
gpgpu_n_tot_w_icount = 27008
gpgpu_n_stall_shd_mem = 7148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 3584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1873	W0_Idle:60839	W0_Scoreboard:36715	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26880
single_issue_nums: WS0:11926	WS1:11932	
dual_issue_nums: WS0:789	WS1:786	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 192512 {40:2048,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28672 {8:3584,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5274 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2316 	3111 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4074 	731 	563 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1708      1687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1698      1961    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1983      1958    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1995      1973    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1996      1984    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1992      1985    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1995      1993    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1985      1982    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27231 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004104
n_activity=258 dram_eff=0.4341
bk0: 20a 27145i bk1: 20a 27126i bk2: 0a 27290i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004104 
total_CMD = 27293 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 27094 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27231 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.002272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0139963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27237 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003811
n_activity=226 dram_eff=0.4602
bk0: 20a 27152i bk1: 16a 27158i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003811 
total_CMD = 27293 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 27115 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27237 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.001905 
Either_Row_CoL_Bus_Util = 0.002052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00425017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=166 dram_eff=0.5783
bk0: 16a 27175i bk1: 16a 27156i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 27146 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0132635
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=165 dram_eff=0.5818
bk0: 16a 27174i bk1: 16a 27158i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 27147 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0135932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=165 dram_eff=0.5818
bk0: 16a 27174i bk1: 16a 27157i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 27147 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=166 dram_eff=0.5783
bk0: 16a 27175i bk1: 16a 27156i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 27146 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130436
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=165 dram_eff=0.5818
bk0: 16a 27174i bk1: 16a 27158i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 27147 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0138863
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27293 n_nop=27243 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003517
n_activity=165 dram_eff=0.5818
bk0: 16a 27174i bk1: 16a 27158i bk2: 0a 27291i bk3: 0a 27293i bk4: 0a 27293i bk5: 0a 27293i bk6: 0a 27293i bk7: 0a 27293i bk8: 0a 27293i bk9: 0a 27293i bk10: 0a 27293i bk11: 0a 27293i bk12: 0a 27293i bk13: 0a 27293i bk14: 0a 27293i bk15: 0a 27294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003517 
total_CMD = 27293 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 27147 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27293 
n_nop = 27243 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001759 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0133734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5436
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0123
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9260
icnt_total_pkts_simt_to_mem=10556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7571
	minimum = 6
	maximum = 64
Network latency average = 11.1587
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9791
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00739667
	minimum = 0 (at node 36)
	maximum = 0.0121101 (at node 20)
Accepted packet rate average = 0.00739667
	minimum = 0 (at node 36)
	maximum = 0.0121101 (at node 20)
Injected flit rate average = 0.0134816
	minimum = 0 (at node 36)
	maximum = 0.0224513 (at node 20)
Accepted flit rate average= 0.0134816
	minimum = 0 (at node 36)
	maximum = 0.0229955 (at node 20)
Injected packet length average = 1.82266
Accepted packet length average = 1.82266
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5537 (28 samples)
	minimum = 6 (28 samples)
	maximum = 64 (28 samples)
Network latency average = 11.1773 (28 samples)
	minimum = 6 (28 samples)
	maximum = 63.7143 (28 samples)
Flit latency average = 11.8816 (28 samples)
	minimum = 6 (28 samples)
	maximum = 61.7143 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00652892 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0121004 (28 samples)
Accepted packet rate average = 0.00652892 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0121004 (28 samples)
Injected flit rate average = 0.0118872 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0240933 (28 samples)
Accepted flit rate average = 0.0118872 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0224192 (28 samples)
Injected packet size average = 1.8207 (28 samples)
Accepted packet size average = 1.8207 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 286720 (inst/sec)
gpgpu_simulation_rate = 5316 (cycle/sec)
gpgpu_silicon_slowdown = 302294x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-29.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 29
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-29.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 29
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 29: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 2093
gpu_sim_insn = 67840
gpu_ipc =      32.4128
gpu_tot_sim_cycle = 18043
gpu_tot_sim_insn = 928000
gpu_tot_ipc =      51.4327
gpu_tot_issued_cta = 116
gpu_occupancy = 12.4026% 
gpu_tot_occupancy = 11.9622% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 58
partiton_level_parallism =       0.0726
partiton_level_parallism_total  =       0.3097
partiton_level_parallism_util =       1.9000
partiton_level_parallism_util_total  =       2.2642
L2_BW  =       6.8835 GB/Sec
L2_BW_total  =      29.3550 GB/Sec
gpu_total_sim_rate=309333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14816
	L1I_total_cache_misses = 672
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 588
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14816

Total_core_cache_fail_stats:
ctas_completed 116, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
184, 184, 183, 184, 186, 185, 187, 186, 
gpgpu_n_tot_thrd_icount = 934912
gpgpu_n_tot_w_icount = 29216
gpgpu_n_stall_shd_mem = 7320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1856
gpgpu_n_mem_write_global = 3648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29696
gpgpu_n_store_insn = 29696
gpgpu_n_shmem_insn = 43008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2019	W0_Idle:74337	W0_Scoreboard:37709	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29000
single_issue_nums: WS0:12964	WS1:12970	
dual_issue_nums: WS0:822	WS1:819	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14848 {8:1856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 197120 {40:2048,72:1600,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133632 {72:1856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29184 {8:3648,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5402 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2414 	3165 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4147 	755 	593 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1007       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1746      1724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1737      1719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1739      1718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1749      1731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1751      2032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2038      2032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2042      2041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2034      2032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30813 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003628
n_activity=258 dram_eff=0.4341
bk0: 20a 30727i bk1: 20a 30708i bk2: 0a 30872i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003628 
total_CMD = 30875 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 30676 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30813 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.002008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30813 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003628
n_activity=278 dram_eff=0.4029
bk0: 20a 30734i bk1: 20a 30710i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003628 
total_CMD = 30875 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 30665 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30813 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.002008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00375708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30813 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003628
n_activity=270 dram_eff=0.4148
bk0: 20a 30727i bk1: 20a 30707i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003628 
total_CMD = 30875 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 30664 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30813 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.002008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0117247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30813 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003628
n_activity=269 dram_eff=0.4164
bk0: 20a 30726i bk1: 20a 30709i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003628 
total_CMD = 30875 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 30665 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30813 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.002008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30819 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003368
n_activity=217 dram_eff=0.4793
bk0: 20a 30726i bk1: 16a 30738i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003368 
total_CMD = 30875 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 30697 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30819 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.001684 
Either_Row_CoL_Bus_Util = 0.001814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30825 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003109
n_activity=166 dram_eff=0.5783
bk0: 16a 30757i bk1: 16a 30738i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003109 
total_CMD = 30875 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 30728 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30825 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.001555 
Either_Row_CoL_Bus_Util = 0.001619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30825 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003109
n_activity=165 dram_eff=0.5818
bk0: 16a 30756i bk1: 16a 30740i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003109 
total_CMD = 30875 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 30729 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30825 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.001555 
Either_Row_CoL_Bus_Util = 0.001619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0122753
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30875 n_nop=30825 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003109
n_activity=165 dram_eff=0.5818
bk0: 16a 30756i bk1: 16a 30740i bk2: 0a 30873i bk3: 0a 30875i bk4: 0a 30875i bk5: 0a 30875i bk6: 0a 30875i bk7: 0a 30875i bk8: 0a 30875i bk9: 0a 30875i bk10: 0a 30875i bk11: 0a 30875i bk12: 0a 30875i bk13: 0a 30875i bk14: 0a 30875i bk15: 0a 30876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003109 
total_CMD = 30875 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 30729 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30875 
n_nop = 30825 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.001555 
Either_Row_CoL_Bus_Util = 0.001619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0118219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 364, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 364, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 364, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 344, Miss = 4, Miss_rate = 0.012, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5588
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0131
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9636
icnt_total_pkts_simt_to_mem=10836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7604
	minimum = 6
	maximum = 64
Network latency average = 11.1875
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9954
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0067214
	minimum = 0 (at node 36)
	maximum = 0.0109457 (at node 20)
Accepted packet rate average = 0.0067214
	minimum = 0 (at node 36)
	maximum = 0.0109457 (at node 20)
Injected flit rate average = 0.0123121
	minimum = 0 (at node 36)
	maximum = 0.0203278 (at node 20)
Accepted flit rate average= 0.0123121
	minimum = 0 (at node 36)
	maximum = 0.0208089 (at node 20)
Injected packet length average = 1.83178
Accepted packet length average = 1.83178
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5608 (29 samples)
	minimum = 6 (29 samples)
	maximum = 64 (29 samples)
Network latency average = 11.1777 (29 samples)
	minimum = 6 (29 samples)
	maximum = 63.7241 (29 samples)
Flit latency average = 11.8856 (29 samples)
	minimum = 6 (29 samples)
	maximum = 61.7241 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00653556 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0120606 (29 samples)
Accepted packet rate average = 0.00653556 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0120606 (29 samples)
Injected flit rate average = 0.0119019 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0239635 (29 samples)
Accepted flit rate average = 0.0119019 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0223637 (29 samples)
Injected packet size average = 1.82109 (29 samples)
Accepted packet size average = 1.82109 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 309333 (inst/sec)
gpgpu_simulation_rate = 6014 (cycle/sec)
gpgpu_silicon_slowdown = 267209x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-30.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 30
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-30.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 30
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 30: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1332
gpu_sim_insn = 67840
gpu_ipc =      50.9309
gpu_tot_sim_cycle = 19375
gpu_tot_sim_insn = 995840
gpu_tot_ipc =      51.3982
gpu_tot_issued_cta = 120
gpu_occupancy = 12.3498% 
gpu_tot_occupancy = 11.9893% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 58
partiton_level_parallism =       0.1141
partiton_level_parallism_total  =       0.2963
partiton_level_parallism_util =       1.7882
partiton_level_parallism_util_total  =       2.2483
L2_BW  =      10.8162 GB/Sec
L2_BW_total  =      28.0805 GB/Sec
gpu_total_sim_rate=248960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15936
	L1I_total_cache_misses = 864
	L1I_total_cache_miss_rate = 0.0542
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15072
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 864
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 756
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15936

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
184, 184, 183, 184, 186, 185, 187, 186, 
gpgpu_n_tot_thrd_icount = 1005568
gpgpu_n_tot_w_icount = 31424
gpgpu_n_stall_shd_mem = 7486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 3712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30720
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 45056
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2171	W0_Idle:81727	W0_Scoreboard:38709	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31120
single_issue_nums: WS0:14002	WS1:14012	
dual_issue_nums: WS0:855	WS1:850	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 201728 {40:2048,72:1664,}
traffic_breakdown_coretomem[INST_ACC_R] = 864 {8:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138240 {72:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29696 {8:3712,}
traffic_breakdown_memtocore[INST_ACC_R] = 14688 {136:108,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5530 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2515 	3216 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4219 	787 	617 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1007       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1784      1762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1775      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1778      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1789      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1791      2079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2085      2079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2090      2089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2081      2079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33093 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003378
n_activity=258 dram_eff=0.4341
bk0: 20a 33007i bk1: 20a 32988i bk2: 0a 33152i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003378 
total_CMD = 33155 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 32956 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33093 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001689 
Either_Row_CoL_Bus_Util = 0.001870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33093 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003378
n_activity=278 dram_eff=0.4029
bk0: 20a 33014i bk1: 20a 32990i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003378 
total_CMD = 33155 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 32945 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33093 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001689 
Either_Row_CoL_Bus_Util = 0.001870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00349872
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33093 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003378
n_activity=270 dram_eff=0.4148
bk0: 20a 33007i bk1: 20a 32987i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003378 
total_CMD = 33155 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 32944 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33093 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001689 
Either_Row_CoL_Bus_Util = 0.001870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0109184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33093 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003378
n_activity=269 dram_eff=0.4164
bk0: 20a 33006i bk1: 20a 32989i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003378 
total_CMD = 33155 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 32945 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33093 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001689 
Either_Row_CoL_Bus_Util = 0.001870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0111899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33099 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003137
n_activity=217 dram_eff=0.4793
bk0: 20a 33006i bk1: 16a 33018i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003137 
total_CMD = 33155 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 32977 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33099 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.001568 
Either_Row_CoL_Bus_Util = 0.001689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0107374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33105 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=166 dram_eff=0.5783
bk0: 16a 33037i bk1: 16a 33018i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 33155 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 33008 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33105 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0107374
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33105 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=165 dram_eff=0.5818
bk0: 16a 33036i bk1: 16a 33020i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 33155 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 33009 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33105 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0114312
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33155 n_nop=33105 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=165 dram_eff=0.5818
bk0: 16a 33036i bk1: 16a 33020i bk2: 0a 33153i bk3: 0a 33155i bk4: 0a 33155i bk5: 0a 33155i bk6: 0a 33155i bk7: 0a 33155i bk8: 0a 33155i bk9: 0a 33155i bk10: 0a 33155i bk11: 0a 33155i bk12: 0a 33155i bk13: 0a 33155i bk14: 0a 33155i bk15: 0a 33156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 33155 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 33009 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33155 
n_nop = 33105 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5740
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0127
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3712
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10012
icnt_total_pkts_simt_to_mem=11116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7384
	minimum = 6
	maximum = 64
Network latency average = 11.2038
	minimum = 6
	maximum = 64
Slowest packet = 110
Flit latency average = 11.9959
	minimum = 6
	maximum = 62
Slowest flit = 4580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00642957
	minimum = 0 (at node 36)
	maximum = 0.0104173 (at node 20)
Accepted packet rate average = 0.00642957
	minimum = 0 (at node 36)
	maximum = 0.0104173 (at node 20)
Injected flit rate average = 0.0118331
	minimum = 0 (at node 36)
	maximum = 0.0193783 (at node 20)
Accepted flit rate average= 0.0118331
	minimum = 0 (at node 36)
	maximum = 0.0198264 (at node 20)
Injected packet length average = 1.84042
Accepted packet length average = 1.84042
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5667 (30 samples)
	minimum = 6 (30 samples)
	maximum = 64 (30 samples)
Network latency average = 11.1786 (30 samples)
	minimum = 6 (30 samples)
	maximum = 63.7333 (30 samples)
Flit latency average = 11.8892 (30 samples)
	minimum = 6 (30 samples)
	maximum = 61.7333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.00653203 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0120058 (30 samples)
Accepted packet rate average = 0.00653203 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0120058 (30 samples)
Injected flit rate average = 0.0118996 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0238107 (30 samples)
Accepted flit rate average = 0.0118996 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0222791 (30 samples)
Injected packet size average = 1.82173 (30 samples)
Accepted packet size average = 1.82173 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 248960 (inst/sec)
gpgpu_simulation_rate = 4843 (cycle/sec)
gpgpu_silicon_slowdown = 331819x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-31.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 31
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-31.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 31
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 31: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 31 
gpu_sim_cycle = 1334
gpu_sim_insn = 67840
gpu_ipc =      50.8546
gpu_tot_sim_cycle = 20709
gpu_tot_sim_insn = 1063680
gpu_tot_ipc =      51.3632
gpu_tot_issued_cta = 124
gpu_occupancy = 12.3478% 
gpu_tot_occupancy = 12.0127% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 58
partiton_level_parallism =       0.1139
partiton_level_parallism_total  =       0.2845
partiton_level_parallism_util =       1.7674
partiton_level_parallism_util_total  =       2.2327
L2_BW  =      10.8000 GB/Sec
L2_BW_total  =      26.9674 GB/Sec
gpu_total_sim_rate=265920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17056
	L1I_total_cache_misses = 1056
	L1I_total_cache_miss_rate = 0.0619
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 924
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17056

Total_core_cache_fail_stats:
ctas_completed 124, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
255, 255, 255, 255, 256, 256, 257, 257, 
gpgpu_n_tot_thrd_icount = 1076224
gpgpu_n_tot_w_icount = 33632
gpgpu_n_stall_shd_mem = 7654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1984
gpgpu_n_mem_write_global = 3776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31744
gpgpu_n_store_insn = 31744
gpgpu_n_shmem_insn = 47104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3776
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2314	W0_Idle:89178	W0_Scoreboard:39664	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33240
single_issue_nums: WS0:15042	WS1:15054	
dual_issue_nums: WS0:887	WS1:881	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15872 {8:1984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 206336 {40:2048,72:1728,}
traffic_breakdown_coretomem[INST_ACC_R] = 1056 {8:132,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142848 {72:1984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30208 {8:3776,}
traffic_breakdown_memtocore[INST_ACC_R] = 17952 {136:132,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 39 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5658 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2615 	3268 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4296 	814 	636 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1007       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1823      1800    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1814      1795    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1817      1796    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1828      1811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1831      2126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2132      2127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2139      2138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2127      2125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35375 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003161
n_activity=258 dram_eff=0.4341
bk0: 20a 35289i bk1: 20a 35270i bk2: 0a 35434i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003161 
total_CMD = 35437 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 35238 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35375 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.001580 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0107797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35375 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003161
n_activity=278 dram_eff=0.4029
bk0: 20a 35296i bk1: 20a 35272i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003161 
total_CMD = 35437 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 35227 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35375 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.001580 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00327341
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35375 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003161
n_activity=270 dram_eff=0.4148
bk0: 20a 35289i bk1: 20a 35269i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003161 
total_CMD = 35437 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 35226 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35375 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.001580 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0102153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35375 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003161
n_activity=269 dram_eff=0.4164
bk0: 20a 35288i bk1: 20a 35271i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003161 
total_CMD = 35437 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 35227 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35375 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.001580 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35381 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002935
n_activity=217 dram_eff=0.4793
bk0: 20a 35288i bk1: 16a 35300i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002935 
total_CMD = 35437 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 35259 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35381 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35387 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002709
n_activity=166 dram_eff=0.5783
bk0: 16a 35319i bk1: 16a 35300i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002709 
total_CMD = 35437 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35290 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35387 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.001355 
Either_Row_CoL_Bus_Util = 0.001411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35387 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002709
n_activity=165 dram_eff=0.5818
bk0: 16a 35318i bk1: 16a 35302i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002709 
total_CMD = 35437 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35291 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35387 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.001355 
Either_Row_CoL_Bus_Util = 0.001411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35437 n_nop=35387 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002709
n_activity=165 dram_eff=0.5818
bk0: 16a 35318i bk1: 16a 35302i bk2: 0a 35435i bk3: 0a 35437i bk4: 0a 35437i bk5: 0a 35437i bk6: 0a 35437i bk7: 0a 35437i bk8: 0a 35437i bk9: 0a 35437i bk10: 0a 35437i bk11: 0a 35437i bk12: 0a 35437i bk13: 0a 35437i bk14: 0a 35437i bk15: 0a 35438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002709 
total_CMD = 35437 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35291 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35437 
n_nop = 35387 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.001355 
Either_Row_CoL_Bus_Util = 0.001411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 380, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 380, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 5892
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0124
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3776
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 132
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10388
icnt_total_pkts_simt_to_mem=11396
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7257
	minimum = 6
	maximum = 70
Network latency average = 11.2245
	minimum = 6
	maximum = 70
Slowest packet = 11615
Flit latency average = 12.0017
	minimum = 6
	maximum = 68
Slowest flit = 21397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00617464
	minimum = 0 (at node 36)
	maximum = 0.00995572 (at node 20)
Accepted packet rate average = 0.00617464
	minimum = 0 (at node 36)
	maximum = 0.00995572 (at node 20)
Injected flit rate average = 0.0114145
	minimum = 0 (at node 36)
	maximum = 0.0185491 (at node 20)
Accepted flit rate average= 0.0114145
	minimum = 0 (at node 36)
	maximum = 0.0189683 (at node 20)
Injected packet length average = 1.84861
Accepted packet length average = 1.84861
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5719 (31 samples)
	minimum = 6 (31 samples)
	maximum = 64.1935 (31 samples)
Network latency average = 11.18 (31 samples)
	minimum = 6 (31 samples)
	maximum = 63.9355 (31 samples)
Flit latency average = 11.8929 (31 samples)
	minimum = 6 (31 samples)
	maximum = 61.9355 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0065205 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0119397 (31 samples)
Accepted packet rate average = 0.0065205 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0119397 (31 samples)
Injected flit rate average = 0.0118839 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0236409 (31 samples)
Accepted flit rate average = 0.0118839 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0221723 (31 samples)
Injected packet size average = 1.82255 (31 samples)
Accepted packet size average = 1.82255 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 265920 (inst/sec)
gpgpu_simulation_rate = 5177 (cycle/sec)
gpgpu_silicon_slowdown = 310411x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-32.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 32
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fad60000000
-local mem base_addr = 0x00007fad5e000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/results/traces/kernel-32.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 32
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 32: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 32 
gpu_sim_cycle = 1330
gpu_sim_insn = 67840
gpu_ipc =      51.0075
gpu_tot_sim_cycle = 22039
gpu_tot_sim_insn = 1131520
gpu_tot_ipc =      51.3417
gpu_tot_issued_cta = 128
gpu_occupancy = 12.3356% 
gpu_tot_occupancy = 12.0324% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 58
partiton_level_parallism =       0.1143
partiton_level_parallism_total  =       0.2742
partiton_level_parallism_util =       1.7079
partiton_level_parallism_util_total  =       2.2155
L2_BW  =      10.8325 GB/Sec
L2_BW_total  =      25.9937 GB/Sec
gpu_total_sim_rate=282880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18176
	L1I_total_cache_misses = 1248
	L1I_total_cache_miss_rate = 0.0687
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18176

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
255, 255, 255, 255, 256, 256, 257, 257, 
gpgpu_n_tot_thrd_icount = 1146880
gpgpu_n_tot_w_icount = 35840
gpgpu_n_stall_shd_mem = 7825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2459	W0_Idle:96561	W0_Scoreboard:40659	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:35360
single_issue_nums: WS0:16084	WS1:16090	
dual_issue_nums: WS0:918	WS1:915	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210944 {40:2048,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 1248 {8:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 21216 {136:156,}
maxmflatency = 290 
max_icnt2mem_latency = 17 
maxmrqlatency = 43 
max_icnt2sh_latency = 39 
averagemflatency = 141 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5786 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2717 	3318 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4372 	841 	661 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1007       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1861      1837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1852      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1856      1835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1868      1850    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1871      2173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2179      2174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2186      2186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2175      2173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37651 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00297
n_activity=258 dram_eff=0.4341
bk0: 20a 37565i bk1: 20a 37546i bk2: 0a 37710i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002970 
total_CMD = 37713 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 37514 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37651 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.001644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0101291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37651 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00297
n_activity=278 dram_eff=0.4029
bk0: 20a 37572i bk1: 20a 37548i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002970 
total_CMD = 37713 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 37503 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37651 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.001644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00307586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37651 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00297
n_activity=270 dram_eff=0.4148
bk0: 20a 37565i bk1: 20a 37545i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002970 
total_CMD = 37713 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 37502 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37651 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.001644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00959881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37651 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00297
n_activity=269 dram_eff=0.4164
bk0: 20a 37564i bk1: 20a 37547i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002970 
total_CMD = 37713 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 37503 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37651 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.001644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00983746
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37657 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002758
n_activity=217 dram_eff=0.4793
bk0: 20a 37564i bk1: 16a 37576i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002758 
total_CMD = 37713 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 37535 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37657 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.001379 
Either_Row_CoL_Bus_Util = 0.001485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00943972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37663 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002546
n_activity=166 dram_eff=0.5783
bk0: 16a 37595i bk1: 16a 37576i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002546 
total_CMD = 37713 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 37566 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37663 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001273 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00943972
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37663 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002546
n_activity=165 dram_eff=0.5818
bk0: 16a 37594i bk1: 16a 37578i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002546 
total_CMD = 37713 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 37567 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37663 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001273 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100496
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37713 n_nop=37663 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002546
n_activity=165 dram_eff=0.5818
bk0: 16a 37594i bk1: 16a 37578i bk2: 0a 37711i bk3: 0a 37713i bk4: 0a 37713i bk5: 0a 37713i bk6: 0a 37713i bk7: 0a 37713i bk8: 0a 37713i bk9: 0a 37713i bk10: 0a 37713i bk11: 0a 37713i bk12: 0a 37713i bk13: 0a 37713i bk14: 0a 37713i bk15: 0a 37714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002546 
total_CMD = 37713 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 37567 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37713 
n_nop = 37663 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001273 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00967836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 388, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 388, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 388, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 5, Miss_rate = 0.013, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 6044
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0121
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10764
icnt_total_pkts_simt_to_mem=11676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7079
	minimum = 6
	maximum = 70
Network latency average = 11.24
	minimum = 6
	maximum = 70
Slowest packet = 11615
Flit latency average = 12.0021
	minimum = 6
	maximum = 68
Slowest flit = 21397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0059516
	minimum = 0 (at node 36)
	maximum = 0.00955171 (at node 20)
Accepted packet rate average = 0.0059516
	minimum = 0 (at node 36)
	maximum = 0.00955171 (at node 20)
Injected flit rate average = 0.0110485
	minimum = 0 (at node 36)
	maximum = 0.0178233 (at node 20)
Accepted flit rate average= 0.0110485
	minimum = 0 (at node 36)
	maximum = 0.0182172 (at node 20)
Injected packet length average = 1.85639
Accepted packet length average = 1.85639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5761 (32 samples)
	minimum = 6 (32 samples)
	maximum = 64.375 (32 samples)
Network latency average = 11.1819 (32 samples)
	minimum = 6 (32 samples)
	maximum = 64.125 (32 samples)
Flit latency average = 11.8963 (32 samples)
	minimum = 6 (32 samples)
	maximum = 62.125 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.00650272 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0118651 (32 samples)
Accepted packet rate average = 0.00650272 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0118651 (32 samples)
Injected flit rate average = 0.0118578 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0234591 (32 samples)
Accepted flit rate average = 0.0118578 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0220487 (32 samples)
Injected packet size average = 1.82352 (32 samples)
Accepted packet size average = 1.82352 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 282880 (inst/sec)
gpgpu_simulation_rate = 5509 (cycle/sec)
gpgpu_silicon_slowdown = 291704x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
