Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 11:52:08 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RunningBlock_timing_summary_routed.rpt -pb RunningBlock_timing_summary_routed.pb -rpx RunningBlock_timing_summary_routed.rpx -warn_on_violation
| Design       : RunningBlock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    103         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (262)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: u4/pulse_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (262)
--------------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.255        0.000                      0                  240        0.104        0.000                      0                  240        4.020        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.255        0.000                      0                  240        0.104        0.000                      0                  240        4.020        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.977ns (33.219%)  route 3.974ns (66.781%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.512    11.549    spi_master_0/assert_data
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[13]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.977ns (33.219%)  route 3.974ns (66.781%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.512    11.549    spi_master_0/assert_data
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[14]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.977ns (33.219%)  route 3.974ns (66.781%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.512    11.549    spi_master_0/assert_data
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[15]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.977ns (33.219%)  route 3.974ns (66.781%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.512    11.549    spi_master_0/assert_data
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/count_reg[16]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.977ns (33.645%)  route 3.899ns (66.355%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.436    11.473    spi_master_0/assert_data
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[10]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.731    14.805    spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.977ns (33.645%)  route 3.899ns (66.355%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.436    11.473    spi_master_0/assert_data
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[11]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.731    14.805    spi_master_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.977ns (33.645%)  route 3.899ns (66.355%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.436    11.473    spi_master_0/assert_data
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[12]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.731    14.805    spi_master_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.977ns (33.645%)  route 3.899ns (66.355%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.436    11.473    spi_master_0/assert_data
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/count_reg[9]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.731    14.805    spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.977ns (33.697%)  route 3.890ns (66.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.427    11.464    spi_master_0/assert_data
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[17]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.977ns (33.697%)  route 3.890ns (66.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           1.106     7.181    spi_master_0/count[4]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.301     7.482 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.482    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.032 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.032    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.146 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.146    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.374 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.357     9.731    spi_master_0/busy1
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.306    10.037 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.427    11.464    spi_master_0/assert_data
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  spi_master_0/count_reg[18]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.731    14.804    spi_master_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  u_clk50mhz/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.983    u_clk50mhz/count0_carry__6_n_7
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  u_clk50mhz/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.994    u_clk50mhz/count0_carry__6_n_5
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  u_clk50mhz/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.019    u_clk50mhz/count0_carry__6_n_6
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.112     1.824    spi_master_0/rx_buffer__0[6]
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.501     1.587    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.070     1.657    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.162     1.873    spi_master_0/rx_buffer_reg_n_0_[0]
    SLICE_X2Y3           SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.893     2.087    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y3           SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism             -0.501     1.586    
    SLICE_X2Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.703    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.541%)  route 0.111ns (40.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.735 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.111     1.846    spi_master_0/rx_buffer__0[10]
    SLICE_X1Y1           FDRE                                         r  spi_master_0/rx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
                         clock pessimism             -0.501     1.587    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.070     1.657    spi_master_0/rx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.124     1.836    spi_master_0/rx_buffer__0[6]
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.052     1.636    spi_master_0/rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.603%)  route 0.107ns (39.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.735 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.107     1.841    spi_master_0/rx_buffer__0[10]
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism             -0.501     1.587    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.046     1.633    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.735 r  spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.120     1.855    spi_master_0/rx_buffer__0[7]
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[8]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.063     1.634    spi_master_0/rx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.735 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.122     1.857    spi_master_0/rx_buffer__0[9]
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.894     2.088    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.059     1.630    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y2     mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y2     spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y0     spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y0     spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y0     spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y1     spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y1     spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y2     spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y8     spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y3     spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y3     spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y3     spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y3     spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y2     spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y0     spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           276 Endpoints
Min Delay           276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.816ns  (logic 14.429ns (28.964%)  route 35.387ns (71.036%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.856    46.301    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    49.816 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.816    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.698ns  (logic 14.452ns (29.079%)  route 35.246ns (70.921%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.715    46.160    blue_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    49.698 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.698    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.538ns  (logic 14.443ns (29.155%)  route 35.095ns (70.845%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.564    46.009    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    49.538 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.538    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.522ns  (logic 14.461ns (29.201%)  route 35.061ns (70.799%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.874    40.190    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124    40.314 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.662    45.975    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    49.522 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.522    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.487ns  (logic 14.445ns (29.189%)  route 35.043ns (70.811%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.511    45.957    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    49.487 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.487    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.391ns  (logic 14.471ns (29.298%)  route 34.920ns (70.702%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.874    40.190    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124    40.314 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.521    45.834    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.391 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.391    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.369ns  (logic 14.425ns (29.218%)  route 34.944ns (70.782%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.413    45.858    blue_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    49.369 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.369    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.348ns  (logic 14.446ns (29.274%)  route 34.901ns (70.726%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.370    45.815    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    49.348 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.348    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.230ns  (logic 14.461ns (29.374%)  route 34.769ns (70.626%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.874    40.190    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124    40.314 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.370    45.683    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    49.230 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.230    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.201ns  (logic 14.451ns (29.370%)  route 34.751ns (70.630%))
  Logic Levels:           46  (CARRY4=23 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=113, routed)         2.011     2.529    hcount_reg_n_0_[1]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.185 r  red_OBUF[3]_inst_i_4058/CO[3]
                         net (fo=1, routed)           0.000     3.185    red_OBUF[3]_inst_i_4058_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  red_OBUF[3]_inst_i_4076/CO[3]
                         net (fo=1, routed)           0.000     3.299    red_OBUF[3]_inst_i_4076_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.413 r  red_OBUF[3]_inst_i_4068/CO[3]
                         net (fo=1, routed)           0.000     3.413    red_OBUF[3]_inst_i_4068_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.527 r  red_OBUF[3]_inst_i_4071/CO[3]
                         net (fo=1, routed)           0.000     3.527    red_OBUF[3]_inst_i_4071_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.641 r  red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000     3.641    red_OBUF[3]_inst_i_2903_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.755 r  red_OBUF[3]_inst_i_1718/CO[3]
                         net (fo=1, routed)           0.000     3.755    red_OBUF[3]_inst_i_1718_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.869 r  red_OBUF[3]_inst_i_839/CO[3]
                         net (fo=1, routed)           0.000     3.869    red_OBUF[3]_inst_i_839_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.108 r  red_OBUF[3]_inst_i_386/O[2]
                         net (fo=362, routed)         6.973    11.082    red_OBUF[3]_inst_i_386_n_5
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.294    11.376 f  red_OBUF[3]_inst_i_4085/O
                         net (fo=12, routed)          1.478    12.853    red_OBUF[3]_inst_i_4085_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.328    13.181 r  red_OBUF[3]_inst_i_2852/O
                         net (fo=4, routed)           0.830    14.011    red_OBUF[3]_inst_i_2852_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  red_OBUF[3]_inst_i_5254/O
                         net (fo=1, routed)           0.000    14.135    red_OBUF[3]_inst_i_5254_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.533 r  red_OBUF[3]_inst_i_4028/CO[3]
                         net (fo=1, routed)           0.000    14.533    red_OBUF[3]_inst_i_4028_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.647 r  red_OBUF[3]_inst_i_2793/CO[3]
                         net (fo=1, routed)           0.000    14.647    red_OBUF[3]_inst_i_2793_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.761 r  red_OBUF[3]_inst_i_4067/CO[3]
                         net (fo=1, routed)           0.000    14.761    red_OBUF[3]_inst_i_4067_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  red_OBUF[3]_inst_i_4088/CO[3]
                         net (fo=1, routed)           0.000    14.875    red_OBUF[3]_inst_i_4088_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  red_OBUF[3]_inst_i_4145/CO[3]
                         net (fo=1, routed)           0.000    14.989    red_OBUF[3]_inst_i_4145_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 f  red_OBUF[3]_inst_i_5372/CO[0]
                         net (fo=40, routed)          1.639    16.899    red_OBUF[3]_inst_i_5372_n_3
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.373    17.272 r  red_OBUF[3]_inst_i_8275/O
                         net (fo=2, routed)           1.274    18.546    red_OBUF[3]_inst_i_8275_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.670 r  red_OBUF[3]_inst_i_8279/O
                         net (fo=1, routed)           0.000    18.670    red_OBUF[3]_inst_i_8279_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.046 r  red_OBUF[3]_inst_i_7510/CO[3]
                         net (fo=1, routed)           0.000    19.046    red_OBUF[3]_inst_i_7510_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.163 r  red_OBUF[3]_inst_i_6372/CO[3]
                         net (fo=1, routed)           0.000    19.163    red_OBUF[3]_inst_i_6372_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.280 r  red_OBUF[3]_inst_i_5341/CO[3]
                         net (fo=1, routed)           0.000    19.280    red_OBUF[3]_inst_i_5341_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.499 r  red_OBUF[3]_inst_i_4117/O[0]
                         net (fo=3, routed)           1.010    20.510    red_OBUF[3]_inst_i_4117_n_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.323    20.833 r  red_OBUF[3]_inst_i_5340/O
                         net (fo=2, routed)           0.827    21.660    red_OBUF[3]_inst_i_5340_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.352    22.012 r  red_OBUF[3]_inst_i_4108/O
                         net (fo=2, routed)           1.249    23.261    red_OBUF[3]_inst_i_4108_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.355    23.616 r  red_OBUF[3]_inst_i_4112/O
                         net (fo=1, routed)           0.000    23.616    red_OBUF[3]_inst_i_4112_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.992 r  red_OBUF[3]_inst_i_2888/CO[3]
                         net (fo=1, routed)           0.000    23.992    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.315 r  red_OBUF[3]_inst_i_1712/O[1]
                         net (fo=3, routed)           0.832    25.147    red_OBUF[3]_inst_i_1712_n_6
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.306    25.453 r  red_OBUF[3]_inst_i_2886/O
                         net (fo=1, routed)           0.000    25.453    red_OBUF[3]_inst_i_2886_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.093 r  red_OBUF[3]_inst_i_1708/O[3]
                         net (fo=3, routed)           1.440    27.532    red_OBUF[3]_inst_i_1708_n_4
    SLICE_X39Y13         LUT4 (Prop_lut4_I0_O)        0.306    27.838 r  red_OBUF[3]_inst_i_1699/O
                         net (fo=1, routed)           0.332    28.170    red_OBUF[3]_inst_i_1699_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.720 r  red_OBUF[3]_inst_i_832/CO[3]
                         net (fo=1, routed)           0.000    28.720    red_OBUF[3]_inst_i_832_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.974 r  red_OBUF[3]_inst_i_382/CO[0]
                         net (fo=4, routed)           0.871    29.845    red_OBUF[3]_inst_i_382_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.391    30.236 r  red_OBUF[3]_inst_i_388/O
                         net (fo=3, routed)           0.680    30.917    red_OBUF[3]_inst_i_388_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.328    31.245 r  red_OBUF[3]_inst_i_149/O
                         net (fo=13, routed)          1.663    32.908    red_OBUF[3]_inst_i_149_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    33.032 r  red_OBUF[3]_inst_i_3643/O
                         net (fo=1, routed)           1.646    34.678    red_OBUF[3]_inst_i_3643_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    34.802 r  red_OBUF[3]_inst_i_2430/O
                         net (fo=1, routed)           0.961    35.763    red_OBUF[3]_inst_i_2430_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    35.887 r  red_OBUF[3]_inst_i_1401/O
                         net (fo=1, routed)           0.151    36.038    red_OBUF[3]_inst_i_1401_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    36.162 r  red_OBUF[3]_inst_i_666/O
                         net (fo=1, routed)           0.945    37.107    red_OBUF[3]_inst_i_666_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I3_O)        0.124    37.231 r  red_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.815    38.047    red_OBUF[3]_inst_i_301_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.171 r  red_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.633    38.804    red_OBUF[3]_inst_i_95_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124    38.928 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.264    39.192    red_OBUF[3]_inst_i_22_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.316 f  red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.006    40.322    red_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.124    40.446 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.219    45.665    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    49.201 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.201    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_mode_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.371%)  route 0.163ns (46.629%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  s_mode_reg/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_mode_reg/Q
                         net (fo=11, routed)          0.163     0.304    s_mode
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    state[1]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE                         0.000     0.000 r  coin_reg/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coin_reg/Q
                         net (fo=4, routed)           0.170     0.311    spi_master_0/coin_reg_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.356 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     0.356    spi_master_0_n_3
    SLICE_X7Y25          FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE                         0.000     0.000 r  vcount_reg[4]/C
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[4]/Q
                         net (fo=21, routed)          0.133     0.274    vcount_reg_n_0_[4]
    SLICE_X19Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  vcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    vcount_reg[4]_i_1_n_4
    SLICE_X19Y4          FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insert_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  insert_reg[2]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  insert_reg[2]/Q
                         net (fo=42, routed)          0.091     0.255    insert_reg[2]
    SLICE_X8Y41          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  insert_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.384    insert_reg[0]_i_3_n_4
    SLICE_X8Y41          FDRE                                         r  insert_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.249ns (63.246%)  route 0.145ns (36.754%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE                         0.000     0.000 r  vcount_reg[16]/C
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[16]/Q
                         net (fo=22, routed)          0.145     0.286    vcount_reg_n_0_[16]
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.394 r  vcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.394    vcount_reg[16]_i_1_n_4
    SLICE_X19Y7          FDRE                                         r  vcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  state_reg[0]/Q
                         net (fo=4, routed)           0.164     0.292    state_reg_n_0_[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.102     0.394 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    state[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.341%)  route 0.146ns (36.659%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE                         0.000     0.000 r  vcount_reg[23]/C
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[23]/Q
                         net (fo=22, routed)          0.146     0.287    vcount_reg_n_0_[23]
    SLICE_X19Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  vcount_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    vcount_reg[24]_i_1_n_5
    SLICE_X19Y9          FDRE                                         r  vcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.256ns (64.164%)  route 0.143ns (35.836%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE                         0.000     0.000 r  vcount_reg[9]/C
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[9]/Q
                         net (fo=25, routed)          0.143     0.284    vcount_reg_n_0_[9]
    SLICE_X19Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.399 r  vcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.399    vcount_reg[12]_i_1_n_7
    SLICE_X19Y6          FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.252ns (63.128%)  route 0.147ns (36.872%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE                         0.000     0.000 r  vcount_reg[7]/C
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[7]/Q
                         net (fo=25, routed)          0.147     0.288    vcount_reg_n_0_[7]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.399 r  vcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    vcount_reg[8]_i_1_n_5
    SLICE_X19Y5          FDRE                                         r  vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.256ns (64.031%)  route 0.144ns (35.969%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE                         0.000     0.000 r  vcount_reg[17]/C
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[17]/Q
                         net (fo=22, routed)          0.144     0.285    vcount_reg_n_0_[17]
    SLICE_X19Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.400 r  vcount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.400    vcount_reg[20]_i_1_n_7
    SLICE_X19Y8          FDRE                                         r  vcount_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.012ns (68.158%)  route 1.875ns (31.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     6.115 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.875     7.990    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.484 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.484    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 4.029ns (70.658%)  route 1.673ns (29.342%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.518     6.116 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.673     7.789    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.300 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.300    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.948ns (70.307%)  route 1.667ns (29.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     6.053 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.667     7.721    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.213 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.213    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 0.842ns (15.558%)  route 4.570ns (84.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.038    11.010    spi_master_0_n_4
    SLICE_X8Y48          FDRE                                         r  insert_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 0.842ns (15.558%)  route 4.570ns (84.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.038    11.010    spi_master_0_n_4
    SLICE_X8Y48          FDRE                                         r  insert_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 0.842ns (15.558%)  route 4.570ns (84.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.038    11.010    spi_master_0_n_4
    SLICE_X8Y48          FDRE                                         r  insert_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 0.842ns (15.558%)  route 4.570ns (84.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.038    11.010    spi_master_0_n_4
    SLICE_X8Y48          FDRE                                         r  insert_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 0.842ns (15.978%)  route 4.428ns (84.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.896    10.868    spi_master_0_n_4
    SLICE_X8Y46          FDRE                                         r  insert_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 0.842ns (15.978%)  route 4.428ns (84.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.896    10.868    spi_master_0_n_4
    SLICE_X8Y46          FDRE                                         r  insert_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.270ns  (logic 0.842ns (15.978%)  route 4.428ns (84.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.836     5.598    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     6.017 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=2, routed)           0.673     6.690    spi_master_0/light[8]
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.299     6.989 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           1.859     8.848    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.896    10.868    spi_master_0_n_4
    SLICE_X8Y46          FDRE                                         r  insert_reg[22]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.186ns (22.045%)  route 0.658ns (77.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.658     2.370    spi_master_0/light[6]
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.045     2.415 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     2.415    spi_master_0_n_3
    SLICE_X7Y25          FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.613ns  (logic 0.988ns (61.253%)  route 0.625ns (38.747%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.164     1.735 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.625     2.360    mosi_TRI
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.184 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.184    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.334ns (80.059%)  route 0.332ns (19.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.043    lopt
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.236 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.236    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.231ns (13.754%)  route 1.448ns (86.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.598     3.250    spi_master_0_n_4
    SLICE_X8Y41          FDRE                                         r  insert_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.231ns (13.754%)  route 1.448ns (86.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.598     3.250    spi_master_0_n_4
    SLICE_X8Y41          FDRE                                         r  insert_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.231ns (13.754%)  route 1.448ns (86.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.598     3.250    spi_master_0_n_4
    SLICE_X8Y41          FDRE                                         r  insert_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.231ns (13.754%)  route 1.448ns (86.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.598     3.250    spi_master_0_n_4
    SLICE_X8Y41          FDRE                                         r  insert_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 0.231ns (13.218%)  route 1.517ns (86.782%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.667     3.318    spi_master_0_n_4
    SLICE_X8Y42          FDRE                                         r  insert_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 0.231ns (13.218%)  route 1.517ns (86.782%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.667     3.318    spi_master_0_n_4
    SLICE_X8Y42          FDRE                                         r  insert_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 0.231ns (13.218%)  route 1.517ns (86.782%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.624     1.571    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.712 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.066     1.778    spi_master_0/light[11]
    SLICE_X0Y0           LUT5 (Prop_lut5_I3_O)        0.045     1.823 f  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.784     2.607    spi_master_0/insert[0]_i_6_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045     2.652 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.667     3.318    spi_master_0_n_4
    SLICE_X8Y42          FDRE                                         r  insert_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.435ns (59.872%)  route 0.962ns (40.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.962     2.398    spi_master_0/miso_IBUF
    SLICE_X1Y3           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.656     5.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.204ns (35.323%)  route 0.373ns (64.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.373     0.577    spi_master_0/miso_IBUF
    SLICE_X1Y3           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.893     2.087    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





