<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMBaseInstrInfo.cpp source code [llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ARMExeDomain,ARM_MLxEntry,AddSubFlagsOpcodePair "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMBaseInstrInfo.cpp.html'>ARMBaseInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMBaseInstrInfo.cpp - ARM Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Base ARM implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMFeatures.h.html">"ARMFeatures.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMHazardRecognizer.h.html">"ARMHazardRecognizer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html">"llvm/CodeGen/ScoreboardHazardRecognizer.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../../include/c++/7/new.html">&lt;new&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-instrinfo"</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="71">71</th><td><u>#include <span class='error' title="&apos;ARMGenInstrInfo.inc&apos; file not found">"ARMGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="74">74</th><td><dfn class="tu decl def" id="EnableARM3Addr" title='EnableARM3Addr' data-type='cl::opt&lt;bool&gt;' data-ref="EnableARM3Addr">EnableARM3Addr</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-arm-3-addr-conv"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="75">75</th><td>               <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable ARM 2-addr to 3-addr conv"</q>));</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// ARM_MLxEntry - Record information about MLA / MLS instructions.</i></td></tr>
<tr><th id="78">78</th><td><b>struct</b> <dfn class="type def" id="ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry">ARM_MLxEntry</dfn> {</td></tr>
<tr><th id="79">79</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="ARM_MLxEntry::MLxOpc" title='ARM_MLxEntry::MLxOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::MLxOpc">MLxOpc</dfn>;     <i  data-doc="ARM_MLxEntry::MLxOpc">// MLA / MLS opcode</i></td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="ARM_MLxEntry::MulOpc" title='ARM_MLxEntry::MulOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::MulOpc">MulOpc</dfn>;     <i  data-doc="ARM_MLxEntry::MulOpc">// Expanded multiplication opcode</i></td></tr>
<tr><th id="81">81</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="ARM_MLxEntry::AddSubOpc" title='ARM_MLxEntry::AddSubOpc' data-type='uint16_t' data-ref="ARM_MLxEntry::AddSubOpc">AddSubOpc</dfn>;  <i  data-doc="ARM_MLxEntry::AddSubOpc">// Expanded add / sub opcode</i></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="tu decl" id="ARM_MLxEntry::NegAcc" title='ARM_MLxEntry::NegAcc' data-type='bool' data-ref="ARM_MLxEntry::NegAcc">NegAcc</dfn>;         <i  data-doc="ARM_MLxEntry::NegAcc">// True if the acc is negated before the add / sub.</i></td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="tu decl" id="ARM_MLxEntry::HasLane" title='ARM_MLxEntry::HasLane' data-type='bool' data-ref="ARM_MLxEntry::HasLane">HasLane</dfn>;        <i  data-doc="ARM_MLxEntry::HasLane">// True if instruction has an extra "lane" operand.</i></td></tr>
<tr><th id="84">84</th><td>};</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>static</em> <em>const</em> <a class="type" href="#ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry">ARM_MLxEntry</a> <dfn class="tu decl def" id="ARM_MLxTable" title='ARM_MLxTable' data-type='const ARM_MLxEntry []' data-ref="ARM_MLxTable">ARM_MLxTable</dfn>[] = {</td></tr>
<tr><th id="87">87</th><td>  <i>// MLxOpc,          MulOpc,           AddSubOpc,       NegAcc, HasLane</i></td></tr>
<tr><th id="88">88</th><td><i>  // fp scalar ops</i></td></tr>
<tr><th id="89">89</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAS&apos; in namespace &apos;llvm::ARM&apos;">VMLAS</span>,       ARM::<span class='error' title="no member named &apos;VMULS&apos; in namespace &apos;llvm::ARM&apos;">VMULS</span>,       ARM::<span class='error' title="no member named &apos;VADDS&apos; in namespace &apos;llvm::ARM&apos;">VADDS</span>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="90">90</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSS&apos; in namespace &apos;llvm::ARM&apos;">VMLSS</span>,       ARM::<span class='error' title="no member named &apos;VMULS&apos; in namespace &apos;llvm::ARM&apos;">VMULS</span>,       ARM::<span class='error' title="no member named &apos;VSUBS&apos; in namespace &apos;llvm::ARM&apos;">VSUBS</span>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="91">91</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAD&apos; in namespace &apos;llvm::ARM&apos;">VMLAD</span>,       ARM::<span class='error' title="no member named &apos;VMULD&apos; in namespace &apos;llvm::ARM&apos;">VMULD</span>,       ARM::<span class='error' title="no member named &apos;VADDD&apos; in namespace &apos;llvm::ARM&apos;">VADDD</span>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="92">92</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSD&apos; in namespace &apos;llvm::ARM&apos;">VMLSD</span>,       ARM::<span class='error' title="no member named &apos;VMULD&apos; in namespace &apos;llvm::ARM&apos;">VMULD</span>,       ARM::<span class='error' title="no member named &apos;VSUBD&apos; in namespace &apos;llvm::ARM&apos;">VSUBD</span>,      <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="93">93</th><td>  { ARM::<span class='error' title="no member named &apos;VNMLAS&apos; in namespace &apos;llvm::ARM&apos;">VNMLAS</span>,      ARM::<span class='error' title="no member named &apos;VNMULS&apos; in namespace &apos;llvm::ARM&apos;">VNMULS</span>,      ARM::<span class='error' title="no member named &apos;VSUBS&apos; in namespace &apos;llvm::ARM&apos;">VSUBS</span>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="94">94</th><td>  { ARM::<span class='error' title="no member named &apos;VNMLSS&apos; in namespace &apos;llvm::ARM&apos;">VNMLSS</span>,      ARM::<span class='error' title="no member named &apos;VMULS&apos; in namespace &apos;llvm::ARM&apos;">VMULS</span>,       ARM::<span class='error' title="no member named &apos;VSUBS&apos; in namespace &apos;llvm::ARM&apos;">VSUBS</span>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="95">95</th><td>  { ARM::<span class='error' title="no member named &apos;VNMLAD&apos; in namespace &apos;llvm::ARM&apos;">VNMLAD</span>,      ARM::<span class='error' title="no member named &apos;VNMULD&apos; in namespace &apos;llvm::ARM&apos;">VNMULD</span>,      ARM::<span class='error' title="no member named &apos;VSUBD&apos; in namespace &apos;llvm::ARM&apos;">VSUBD</span>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="96">96</th><td>  { ARM::<span class='error' title="no member named &apos;VNMLSD&apos; in namespace &apos;llvm::ARM&apos;">VNMLSD</span>,      ARM::<span class='error' title="no member named &apos;VMULD&apos; in namespace &apos;llvm::ARM&apos;">VMULD</span>,       ARM::<span class='error' title="no member named &apos;VSUBD&apos; in namespace &apos;llvm::ARM&apos;">VSUBD</span>,      <b>true</b>,   <b>false</b> },</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// fp SIMD ops</i></td></tr>
<tr><th id="99">99</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAfd&apos; in namespace &apos;llvm::ARM&apos;">VMLAfd</span>,      ARM::<span class='error' title="no member named &apos;VMULfd&apos; in namespace &apos;llvm::ARM&apos;">VMULfd</span>,      ARM::<span class='error' title="no member named &apos;VADDfd&apos; in namespace &apos;llvm::ARM&apos;">VADDfd</span>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="100">100</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSfd&apos; in namespace &apos;llvm::ARM&apos;">VMLSfd</span>,      ARM::<span class='error' title="no member named &apos;VMULfd&apos; in namespace &apos;llvm::ARM&apos;">VMULfd</span>,      ARM::<span class='error' title="no member named &apos;VSUBfd&apos; in namespace &apos;llvm::ARM&apos;">VSUBfd</span>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="101">101</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAfq&apos; in namespace &apos;llvm::ARM&apos;">VMLAfq</span>,      ARM::<span class='error' title="no member named &apos;VMULfq&apos; in namespace &apos;llvm::ARM&apos;">VMULfq</span>,      ARM::<span class='error' title="no member named &apos;VADDfq&apos; in namespace &apos;llvm::ARM&apos;">VADDfq</span>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="102">102</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSfq&apos; in namespace &apos;llvm::ARM&apos;">VMLSfq</span>,      ARM::<span class='error' title="no member named &apos;VMULfq&apos; in namespace &apos;llvm::ARM&apos;">VMULfq</span>,      ARM::<span class='error' title="no member named &apos;VSUBfq&apos; in namespace &apos;llvm::ARM&apos;">VSUBfq</span>,     <b>false</b>,  <b>false</b> },</td></tr>
<tr><th id="103">103</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAslfd&apos; in namespace &apos;llvm::ARM&apos;">VMLAslfd</span>,    ARM::<span class='error' title="no member named &apos;VMULslfd&apos; in namespace &apos;llvm::ARM&apos;">VMULslfd</span>,    ARM::<span class='error' title="no member named &apos;VADDfd&apos; in namespace &apos;llvm::ARM&apos;">VADDfd</span>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="104">104</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSslfd&apos; in namespace &apos;llvm::ARM&apos;">VMLSslfd</span>,    ARM::<span class='error' title="no member named &apos;VMULslfd&apos; in namespace &apos;llvm::ARM&apos;">VMULslfd</span>,    ARM::<span class='error' title="no member named &apos;VSUBfd&apos; in namespace &apos;llvm::ARM&apos;">VSUBfd</span>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="105">105</th><td>  { ARM::<span class='error' title="no member named &apos;VMLAslfq&apos; in namespace &apos;llvm::ARM&apos;">VMLAslfq</span>,    ARM::<span class='error' title="no member named &apos;VMULslfq&apos; in namespace &apos;llvm::ARM&apos;">VMULslfq</span>,    ARM::<span class='error' title="no member named &apos;VADDfq&apos; in namespace &apos;llvm::ARM&apos;">VADDfq</span>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="106">106</th><td>  { ARM::<span class='error' title="no member named &apos;VMLSslfq&apos; in namespace &apos;llvm::ARM&apos;">VMLSslfq</span>,    ARM::<span class='error' title="no member named &apos;VMULslfq&apos; in namespace &apos;llvm::ARM&apos;">VMULslfq</span>,    ARM::<span class='error' title="no member named &apos;VSUBfq&apos; in namespace &apos;llvm::ARM&apos;">VSUBfq</span>,     <b>false</b>,  <b>true</b>  },</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">ARMBaseInstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&amp; <dfn class="local col8 decl" id="8STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="8STI">STI</dfn>)</td></tr>
<tr><th id="110">110</th><td>  : ARMGenInstrInfo(ARM::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKDOWN</span>, ARM::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::ARM&apos;">ADJCALLSTACKUP</span>),</td></tr>
<tr><th id="111">111</th><td>    <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>(<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI">STI</a>) {</td></tr>
<tr><th id="112">112</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="9i" title='i' data-type='unsigned int' data-ref="9i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="10e" title='e' data-type='unsigned int' data-ref="10e">e</dfn> = <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(ARM_MLxTable); <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a> != <a class="local col0 ref" href="#10e" title='e' data-ref="10e">e</a>; ++<a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>) {</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (!MLxEntryMap.insert(std::make_pair(ARM_MLxTable[i].MLxOpc, i)).second)</td></tr>
<tr><th id="114">114</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Duplicated entries?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 114)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Duplicated entries?"</q>);</td></tr>
<tr><th id="115">115</th><td>    MLxHazardOpcodes.insert(ARM_MLxTable[i].AddSubOpc);</td></tr>
<tr><th id="116">116</th><td>    MLxHazardOpcodes.insert(ARM_MLxTable[i].MulOpc);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>// Use a ScoreboardHazardRecognizer for prepass ARM scheduling. TargetInstrImpl</i></td></tr>
<tr><th id="121">121</th><td><i>// currently defaults to no prepass hazard recognizer.</i></td></tr>
<tr><th id="122">122</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="123">123</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col1 decl" id="11STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="11STI">STI</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col2 decl" id="12DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="12DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;usePreRAHazardRecognizer&apos;">usePreRAHazardRecognizer</span>()) {</td></tr>
<tr><th id="126">126</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="13II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="13II">II</dfn> =</td></tr>
<tr><th id="127">127</th><td>        <span class='error' title="static_cast from &apos;const llvm::TargetSubtargetInfo *&apos; to &apos;const llvm::ARMSubtarget *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMSubtarget *&gt;(STI)-&gt;getInstrItineraryData();</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col3 ref" href="#13II" title='II' data-ref="13II">II</a>, <a class="local col2 ref" href="#12DAG" title='DAG' data-ref="12DAG">DAG</a>, <q>"pre-RA-sched"</q>);</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">CreateTargetHazardRecognizer</span>(STI, DAG);</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="134">134</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm16ARMBaseInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="14II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="14II">II</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col5 decl" id="15DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="15DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *)<b>new</b> <a class="type" href="ARMHazardRecognizer.h.html#llvm::ARMHazardRecognizer" title='llvm::ARMHazardRecognizer' data-ref="llvm::ARMHazardRecognizer">ARMHazardRecognizer</a><a class="ref" href="ARMHazardRecognizer.h.html#_ZN4llvm19ARMHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::ARMHazardRecognizer::ARMHazardRecognizer' data-ref="_ZN4llvm19ARMHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">(</a><a class="local col4 ref" href="#14II" title='II' data-ref="14II">II</a>, <a class="local col5 ref" href="#15DAG" title='DAG' data-ref="15DAG">DAG</a>);</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">CreateTargetPostRAHazardRecognizer</span>(II, DAG);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN15499751" title='llvm::ARMBaseInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN15499751">convertToThreeAddress</dfn>(</td></tr>
<tr><th id="142">142</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="16MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col8 decl" id="18LV" title='LV' data-type='llvm::LiveVariables *' data-ref="18LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>  <i>// FIXME: Thumb2 support.</i></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableARM3Addr" title='EnableARM3Addr' data-use='m' data-ref="EnableARM3Addr">EnableARM3Addr</a>)</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="19MF">MF</dfn> = *<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="149">149</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20TSFlags" title='TSFlags' data-type='uint64_t' data-ref="20TSFlags">TSFlags</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="local col1 decl" id="21isPre" title='isPre' data-type='bool' data-ref="21isPre">isPre</dfn> = <b>false</b>;</td></tr>
<tr><th id="151">151</th><td>  <b>switch</b> ((<a class="local col0 ref" href="#20TSFlags" title='TSFlags' data-ref="20TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModeMask" title='llvm::ARMII::IndexModeMask' data-ref="llvm::ARMII::IndexModeMask">IndexModeMask</a>) &gt;&gt; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexModeShift" title='llvm::ARMII::IndexModeShift' data-ref="llvm::ARMII::IndexModeShift">IndexModeShift</a>) {</td></tr>
<tr><th id="152">152</th><td>  <b>default</b>: <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="153">153</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexMode::IndexModePre" title='llvm::ARMII::IndexMode::IndexModePre' data-ref="llvm::ARMII::IndexMode::IndexModePre">IndexModePre</a>:</td></tr>
<tr><th id="154">154</th><td>    <a class="local col1 ref" href="#21isPre" title='isPre' data-ref="21isPre">isPre</a> = <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>    <b>break</b>;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::IndexMode::IndexModePost" title='llvm::ARMII::IndexMode::IndexModePost' data-ref="llvm::ARMII::IndexMode::IndexModePost">IndexModePost</a>:</td></tr>
<tr><th id="157">157</th><td>    <b>break</b>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Try splitting an indexed load/store to an un-indexed one plus an add/sub</i></td></tr>
<tr><th id="161">161</th><td><i>  // operation.</i></td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22MemOpc" title='MemOpc' data-type='unsigned int' data-ref="22MemOpc">MemOpc</dfn> = <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj" title='llvm::ARMBaseInstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (<a class="local col2 ref" href="#22MemOpc" title='MemOpc' data-ref="22MemOpc">MemOpc</a> == <var>0</var>)</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23UpdateMI" title='UpdateMI' data-type='llvm::MachineInstr *' data-ref="23UpdateMI">UpdateMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MemMI" title='MemMI' data-type='llvm::MachineInstr *' data-ref="24MemMI">MemMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25AddrMode" title='AddrMode' data-type='unsigned int' data-ref="25AddrMode">AddrMode</dfn> = (<a class="local col0 ref" href="#20TSFlags" title='TSFlags' data-ref="20TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="169">169</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="26MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="26MCID">MCID</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27NumOps" title='NumOps' data-type='unsigned int' data-ref="27NumOps">NumOps</dfn> = <a class="local col6 ref" href="#26MCID" title='MCID' data-ref="26MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="local col8 decl" id="28isLoad" title='isLoad' data-type='bool' data-ref="28isLoad">isLoad</dfn> = !<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="172">172</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29WB" title='WB' data-type='const llvm::MachineOperand &amp;' data-ref="29WB">WB</dfn> = <a class="local col8 ref" href="#28isLoad" title='isLoad' data-ref="28isLoad">isLoad</a> ? <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>) : <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="173">173</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="30Base">Base</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="31Offset">Offset</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27NumOps" title='NumOps' data-ref="27NumOps">NumOps</a> - <var>3</var>);</td></tr>
<tr><th id="175">175</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32WBReg" title='WBReg' data-type='unsigned int' data-ref="32WBReg">WBReg</dfn> = <a class="local col9 ref" href="#29WB" title='WB' data-ref="29WB">WB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="176">176</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33BaseReg" title='BaseReg' data-type='unsigned int' data-ref="33BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#30Base" title='Base' data-ref="30Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34OffReg" title='OffReg' data-type='unsigned int' data-ref="34OffReg">OffReg</dfn> = <a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35OffImm" title='OffImm' data-type='unsigned int' data-ref="35OffImm">OffImm</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27NumOps" title='NumOps' data-ref="27NumOps">NumOps</a> - <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="179">179</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="36Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="36Pred">Pred</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27NumOps" title='NumOps' data-ref="27NumOps">NumOps</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="180">180</th><td>  <b>switch</b> (<a class="local col5 ref" href="#25AddrMode" title='AddrMode' data-ref="25AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="181">181</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown indexed op!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 181)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown indexed op!"</q>);</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode2" title='llvm::ARMII::AddrMode::AddrMode2' data-ref="llvm::ARMII::AddrMode::AddrMode2">AddrMode2</a>: {</td></tr>
<tr><th id="183">183</th><td>    <em>bool</em> <dfn class="local col7 decl" id="37isSub" title='isSub' data-type='bool' data-ref="37isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col5 ref" href="#35OffImm" title='OffImm' data-ref="35OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="184">184</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Amt" title='Amt' data-type='unsigned int' data-ref="38Amt">Amt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col5 ref" href="#35OffImm" title='OffImm' data-ref="35OffImm">OffImm</a>);</td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (<a class="local col4 ref" href="#34OffReg" title='OffReg' data-ref="34OffReg">OffReg</a> == <var>0</var>) {</td></tr>
<tr><th id="186">186</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col8 ref" href="#38Amt" title='Amt' data-ref="38Amt">Amt</a>) == -<var>1</var>)</td></tr>
<tr><th id="187">187</th><td>        <i>// Can't encode it in a so_imm operand. This transformation will</i></td></tr>
<tr><th id="188">188</th><td><i>        // add more than 1 instruction. Abandon!</i></td></tr>
<tr><th id="189">189</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="190">190</th><td>      UpdateMI = BuildMI(MF, MI.getDebugLoc(),</td></tr>
<tr><th id="191">191</th><td>                         get(isSub ? ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>), WBReg)</td></tr>
<tr><th id="192">192</th><td>                     .addReg(BaseReg)</td></tr>
<tr><th id="193">193</th><td>                     .addImm(Amt)</td></tr>
<tr><th id="194">194</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred))</td></tr>
<tr><th id="195">195</th><td>                     .add(condCodeOp());</td></tr>
<tr><th id="196">196</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#38Amt" title='Amt' data-ref="38Amt">Amt</a> != <var>0</var>) {</td></tr>
<tr><th id="197">197</th><td>      <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col9 decl" id="39ShOpc" title='ShOpc' data-type='ARM_AM::ShiftOpc' data-ref="39ShOpc">ShOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col5 ref" href="#35OffImm" title='OffImm' data-ref="35OffImm">OffImm</a>);</td></tr>
<tr><th id="198">198</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="40SOOpc" title='SOOpc' data-type='unsigned int' data-ref="40SOOpc">SOOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col9 ref" href="#39ShOpc" title='ShOpc' data-ref="39ShOpc">ShOpc</a>, <a class="local col8 ref" href="#38Amt" title='Amt' data-ref="38Amt">Amt</a>);</td></tr>
<tr><th id="199">199</th><td>      UpdateMI = BuildMI(MF, MI.getDebugLoc(),</td></tr>
<tr><th id="200">200</th><td>                         get(isSub ? ARM::<span class='error' title="no member named &apos;SUBrsi&apos; in namespace &apos;llvm::ARM&apos;">SUBrsi</span> : ARM::<span class='error' title="no member named &apos;ADDrsi&apos; in namespace &apos;llvm::ARM&apos;">ADDrsi</span>), WBReg)</td></tr>
<tr><th id="201">201</th><td>                     .addReg(BaseReg)</td></tr>
<tr><th id="202">202</th><td>                     .addReg(OffReg)</td></tr>
<tr><th id="203">203</th><td>                     .addReg(<var>0</var>)</td></tr>
<tr><th id="204">204</th><td>                     .addImm(SOOpc)</td></tr>
<tr><th id="205">205</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred))</td></tr>
<tr><th id="206">206</th><td>                     .add(condCodeOp());</td></tr>
<tr><th id="207">207</th><td>    } <b>else</b></td></tr>
<tr><th id="208">208</th><td>      UpdateMI = BuildMI(MF, MI.getDebugLoc(),</td></tr>
<tr><th id="209">209</th><td>                         get(isSub ? ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span> : ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>), WBReg)</td></tr>
<tr><th id="210">210</th><td>                     .addReg(BaseReg)</td></tr>
<tr><th id="211">211</th><td>                     .addReg(OffReg)</td></tr>
<tr><th id="212">212</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred))</td></tr>
<tr><th id="213">213</th><td>                     .add(condCodeOp());</td></tr>
<tr><th id="214">214</th><td>    <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode3" title='llvm::ARMII::AddrMode::AddrMode3' data-ref="llvm::ARMII::AddrMode::AddrMode3">AddrMode3</a> : {</td></tr>
<tr><th id="217">217</th><td>    <em>bool</em> <dfn class="local col1 decl" id="41isSub" title='isSub' data-type='bool' data-ref="41isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col5 ref" href="#35OffImm" title='OffImm' data-ref="35OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="218">218</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42Amt" title='Amt' data-type='unsigned int' data-ref="42Amt">Amt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col5 ref" href="#35OffImm" title='OffImm' data-ref="35OffImm">OffImm</a>);</td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (OffReg == <var>0</var>)</td></tr>
<tr><th id="220">220</th><td>      <i>// Immediate is 8-bits. It's guaranteed to fit in a so_imm operand.</i></td></tr>
<tr><th id="221">221</th><td>      UpdateMI = BuildMI(MF, MI.getDebugLoc(),</td></tr>
<tr><th id="222">222</th><td>                         get(isSub ? ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>), WBReg)</td></tr>
<tr><th id="223">223</th><td>                     .addReg(BaseReg)</td></tr>
<tr><th id="224">224</th><td>                     .addImm(Amt)</td></tr>
<tr><th id="225">225</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred))</td></tr>
<tr><th id="226">226</th><td>                     .add(condCodeOp());</td></tr>
<tr><th id="227">227</th><td>    <b>else</b></td></tr>
<tr><th id="228">228</th><td>      UpdateMI = BuildMI(MF, MI.getDebugLoc(),</td></tr>
<tr><th id="229">229</th><td>                         get(isSub ? ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span> : ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>), WBReg)</td></tr>
<tr><th id="230">230</th><td>                     .addReg(BaseReg)</td></tr>
<tr><th id="231">231</th><td>                     .addReg(OffReg)</td></tr>
<tr><th id="232">232</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred))</td></tr>
<tr><th id="233">233</th><td>                     .add(condCodeOp());</td></tr>
<tr><th id="234">234</th><td>    <b>break</b>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="43NewMIs" title='NewMIs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="43NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (<a class="local col1 ref" href="#21isPre" title='isPre' data-ref="21isPre">isPre</a>) {</td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (isLoad)</td></tr>
<tr><th id="241">241</th><td>      MemMI =</td></tr>
<tr><th id="242">242</th><td>          BuildMI(MF, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpc), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="243">243</th><td>              .addReg(WBReg)</td></tr>
<tr><th id="244">244</th><td>              .addImm(<var>0</var>)</td></tr>
<tr><th id="245">245</th><td>              .addImm(Pred);</td></tr>
<tr><th id="246">246</th><td>    <b>else</b></td></tr>
<tr><th id="247">247</th><td>      MemMI = BuildMI(MF, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpc))</td></tr>
<tr><th id="248">248</th><td>                  .addReg(MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="249">249</th><td>                  .addReg(WBReg)</td></tr>
<tr><th id="250">250</th><td>                  .addReg(<var>0</var>)</td></tr>
<tr><th id="251">251</th><td>                  .addImm(<var>0</var>)</td></tr>
<tr><th id="252">252</th><td>                  .addImm(Pred);</td></tr>
<tr><th id="253">253</th><td>    <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#24MemMI" title='MemMI' data-ref="24MemMI">MemMI</a>);</td></tr>
<tr><th id="254">254</th><td>    <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#23UpdateMI" title='UpdateMI' data-ref="23UpdateMI">UpdateMI</a>);</td></tr>
<tr><th id="255">255</th><td>  } <b>else</b> {</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (isLoad)</td></tr>
<tr><th id="257">257</th><td>      MemMI =</td></tr>
<tr><th id="258">258</th><td>          BuildMI(MF, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpc), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="259">259</th><td>              .addReg(BaseReg)</td></tr>
<tr><th id="260">260</th><td>              .addImm(<var>0</var>)</td></tr>
<tr><th id="261">261</th><td>              .addImm(Pred);</td></tr>
<tr><th id="262">262</th><td>    <b>else</b></td></tr>
<tr><th id="263">263</th><td>      MemMI = BuildMI(MF, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpc))</td></tr>
<tr><th id="264">264</th><td>                  .addReg(MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="265">265</th><td>                  .addReg(BaseReg)</td></tr>
<tr><th id="266">266</th><td>                  .addReg(<var>0</var>)</td></tr>
<tr><th id="267">267</th><td>                  .addImm(<var>0</var>)</td></tr>
<tr><th id="268">268</th><td>                  .addImm(Pred);</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col9 ref" href="#29WB" title='WB' data-ref="29WB">WB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="270">270</th><td>      <a class="local col3 ref" href="#23UpdateMI" title='UpdateMI' data-ref="23UpdateMI">UpdateMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="271">271</th><td>    <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#23UpdateMI" title='UpdateMI' data-ref="23UpdateMI">UpdateMI</a>);</td></tr>
<tr><th id="272">272</th><td>    <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#24MemMI" title='MemMI' data-ref="24MemMI">MemMI</a>);</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// Transfer LiveVariables states, kill / dead info.</i></td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (<a class="local col8 ref" href="#18LV" title='LV' data-ref="18LV">LV</a>) {</td></tr>
<tr><th id="277">277</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="44i" title='i' data-type='unsigned int' data-ref="44i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="45e" title='e' data-type='unsigned int' data-ref="45e">e</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a> != <a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>; ++<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>) {</td></tr>
<tr><th id="278">278</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="46MO">MO</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>);</td></tr>
<tr><th id="279">279</th><td>      <b>if</b> (<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="280">280</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="47Reg" title='Reg' data-type='unsigned int' data-ref="47Reg">Reg</dfn> = <a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>        <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col8 decl" id="48VI" title='VI' data-type='LiveVariables::VarInfo &amp;' data-ref="48VI">VI</dfn> = <a class="local col8 ref" href="#18LV" title='LV' data-ref="18LV">LV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>);</td></tr>
<tr><th id="283">283</th><td>        <b>if</b> (<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="284">284</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="49NewMI">NewMI</dfn> = (<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a> == <a class="local col2 ref" href="#32WBReg" title='WBReg' data-ref="32WBReg">WBReg</a>) ? <a class="local col3 ref" href="#23UpdateMI" title='UpdateMI' data-ref="23UpdateMI">UpdateMI</a> : <a class="local col4 ref" href="#24MemMI" title='MemMI' data-ref="24MemMI">MemMI</a>;</td></tr>
<tr><th id="285">285</th><td>          <b>if</b> (<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="286">286</th><td>            <a class="local col8 ref" href="#18LV" title='LV' data-ref="18LV">LV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <span class='refarg'>*<a class="local col9 ref" href="#49NewMI" title='NewMI' data-ref="49NewMI">NewMI</a></span>);</td></tr>
<tr><th id="287">287</th><td>        }</td></tr>
<tr><th id="288">288</th><td>        <b>if</b> (<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="289">289</th><td>          <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="50j" title='j' data-type='unsigned int' data-ref="50j">j</dfn> = <var>0</var>; <a class="local col0 ref" href="#50j" title='j' data-ref="50j">j</a> &lt; <var>2</var>; ++<a class="local col0 ref" href="#50j" title='j' data-ref="50j">j</a>) {</td></tr>
<tr><th id="290">290</th><td>            <i>// Look at the two new MI's in reverse order.</i></td></tr>
<tr><th id="291">291</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="51NewMI">NewMI</dfn> = <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#50j" title='j' data-ref="50j">j</a>]</a>;</td></tr>
<tr><th id="292">292</th><td>            <b>if</b> (!<a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>))</td></tr>
<tr><th id="293">293</th><td>              <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td>            <a class="local col8 ref" href="#18LV" title='LV' data-ref="18LV">LV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <span class='refarg'>*<a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI">NewMI</a></span>);</td></tr>
<tr><th id="295">295</th><td>            <b>if</b> (<a class="local col8 ref" href="#48VI" title='VI' data-ref="48VI">VI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'><a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a></span>))</td></tr>
<tr><th id="296">296</th><td>              <a class="local col8 ref" href="#48VI" title='VI' data-ref="48VI">VI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#51NewMI" title='NewMI' data-ref="51NewMI">NewMI</a>);</td></tr>
<tr><th id="297">297</th><td>            <b>break</b>;</td></tr>
<tr><th id="298">298</th><td>          }</td></tr>
<tr><th id="299">299</th><td>        }</td></tr>
<tr><th id="300">300</th><td>      }</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="52MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="52MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="305">305</th><td>  <a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52MBBI" title='MBBI' data-ref="52MBBI">MBBI</a>, <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="306">306</th><td>  <a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52MBBI" title='MBBI' data-ref="52MBBI">MBBI</a>, <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="307">307</th><td>  <b>return</b> <a class="local col3 ref" href="#43NewMIs" title='NewMIs' data-ref="43NewMIs">NewMIs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="311">311</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::ARMBaseInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="54TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="54TBB">TBB</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="55FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="55FBB">FBB</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="56Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="56Cond">Cond</dfn>,</td></tr>
<tr><th id="315">315</th><td>                                     <em>bool</em> <dfn class="local col7 decl" id="57AllowModify" title='AllowModify' data-type='bool' data-ref="57AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <a class="local col4 ref" href="#54TBB" title='TBB' data-ref="54TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="317">317</th><td>  <a class="local col5 ref" href="#55FBB" title='FBB' data-ref="55FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58I" title='I' data-type='MachineBasicBlock::iterator' data-ref="58I">I</dfn> = <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="321">321</th><td>    <b>return</b> <b>false</b>; <i>// Empty blocks are easy.</i></td></tr>
<tr><th id="322">322</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i>// Walk backwards from the end of the basic block until the branch is</i></td></tr>
<tr><th id="325">325</th><td><i>  // analyzed or we give up.</i></td></tr>
<tr><th id="326">326</th><td>  <b>while</b> (<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>) || <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <i>// Flag to be raised on unanalyzeable instructions. This is useful in cases</i></td></tr>
<tr><th id="328">328</th><td><i>    // where we want to clean up on the end of the basic block before we bail</i></td></tr>
<tr><th id="329">329</th><td><i>    // out.</i></td></tr>
<tr><th id="330">330</th><td>    <em>bool</em> <dfn class="local col9 decl" id="59CantAnalyze" title='CantAnalyze' data-type='bool' data-ref="59CantAnalyze">CantAnalyze</dfn> = <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <i>// Skip over DEBUG values and predicated nonterminators.</i></td></tr>
<tr><th id="333">333</th><td>    <b>while</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || !<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="334">334</th><td>      <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="335">335</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="336">336</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>;</td></tr>
<tr><th id="337">337</th><td>    }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="340">340</th><td>        <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="341">341</th><td>      <i>// Indirect branches and jump tables can't be analyzed, but we still want</i></td></tr>
<tr><th id="342">342</th><td><i>      // to clean up any instructions at the tail of the basic block.</i></td></tr>
<tr><th id="343">343</th><td>      <a class="local col9 ref" href="#59CantAnalyze" title='CantAnalyze' data-ref="59CantAnalyze">CantAnalyze</a> = <b>true</b>;</td></tr>
<tr><th id="344">344</th><td>    } <b>else</b> <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="345">345</th><td>      <a class="local col4 ref" href="#54TBB" title='TBB' data-ref="54TBB">TBB</a> = <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="346">346</th><td>    } <b>else</b> <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="347">347</th><td>      <i>// Bail out if we encounter multiple conditional branches.</i></td></tr>
<tr><th id="348">348</th><td>      <b>if</b> (!<a class="local col6 ref" href="#56Cond" title='Cond' data-ref="56Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="349">349</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FBB &amp;&amp; &quot;FBB should have been null.&quot;) ? void (0) : __assert_fail (&quot;!FBB &amp;&amp; \&quot;FBB should have been null.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#55FBB" title='FBB' data-ref="55FBB">FBB</a> &amp;&amp; <q>"FBB should have been null."</q>);</td></tr>
<tr><th id="352">352</th><td>      <a class="local col5 ref" href="#55FBB" title='FBB' data-ref="55FBB">FBB</a> = <a class="local col4 ref" href="#54TBB" title='TBB' data-ref="54TBB">TBB</a>;</td></tr>
<tr><th id="353">353</th><td>      <a class="local col4 ref" href="#54TBB" title='TBB' data-ref="54TBB">TBB</a> = <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="354">354</th><td>      <a class="local col6 ref" href="#56Cond" title='Cond' data-ref="56Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="355">355</th><td>      <a class="local col6 ref" href="#56Cond" title='Cond' data-ref="56Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="356">356</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="357">357</th><td>      <i>// Returns can't be analyzed, but we should run cleanup.</i></td></tr>
<tr><th id="358">358</th><td>      <a class="local col9 ref" href="#59CantAnalyze" title='CantAnalyze' data-ref="59CantAnalyze">CantAnalyze</a> = !<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>);</td></tr>
<tr><th id="359">359</th><td>    } <b>else</b> {</td></tr>
<tr><th id="360">360</th><td>      <i>// We encountered other unrecognized terminator. Bail out immediately.</i></td></tr>
<tr><th id="361">361</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="362">362</th><td>    }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <i>// Cleanup code - to be run for unpredicated unconditional branches and</i></td></tr>
<tr><th id="365">365</th><td><i>    //                returns.</i></td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>) &amp;&amp;</td></tr>
<tr><th id="367">367</th><td>          (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="368">368</th><td>           <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="369">369</th><td>           <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL23isJumpTableBranchOpcodeEi" title='llvm::isJumpTableBranchOpcode' data-ref="_ZN4llvmL23isJumpTableBranchOpcodeEi">isJumpTableBranchOpcode</a>(<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="370">370</th><td>           <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())) {</td></tr>
<tr><th id="371">371</th><td>      <i>// Forget any previous condition branch information - it no longer applies.</i></td></tr>
<tr><th id="372">372</th><td>      <a class="local col6 ref" href="#56Cond" title='Cond' data-ref="56Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="373">373</th><td>      <a class="local col5 ref" href="#55FBB" title='FBB' data-ref="55FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>      <i>// If we can modify the function, delete everything below this</i></td></tr>
<tr><th id="376">376</th><td><i>      // unconditional branch.</i></td></tr>
<tr><th id="377">377</th><td>      <b>if</b> (<a class="local col7 ref" href="#57AllowModify" title='AllowModify' data-ref="57AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="378">378</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="60DI" title='DI' data-type='MachineBasicBlock::iterator' data-ref="60DI">DI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>);</td></tr>
<tr><th id="379">379</th><td>        <b>while</b> (<a class="local col0 ref" href="#60DI" title='DI' data-ref="60DI">DI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="380">380</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61InstToDelete" title='InstToDelete' data-type='llvm::MachineInstr &amp;' data-ref="61InstToDelete">InstToDelete</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60DI" title='DI' data-ref="60DI">DI</a>;</td></tr>
<tr><th id="381">381</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#60DI" title='DI' data-ref="60DI">DI</a>;</td></tr>
<tr><th id="382">382</th><td>          <a class="local col1 ref" href="#61InstToDelete" title='InstToDelete' data-ref="61InstToDelete">InstToDelete</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="383">383</th><td>        }</td></tr>
<tr><th id="384">384</th><td>      }</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="local col9 ref" href="#59CantAnalyze" title='CantAnalyze' data-ref="59CantAnalyze">CantAnalyze</a>)</td></tr>
<tr><th id="388">388</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i>// We made it past the terminators without bailing out - we must have</i></td></tr>
<tr><th id="397">397</th><td><i>  // analyzed this branch successfully.</i></td></tr>
<tr><th id="398">398</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::ARMBaseInstrInfo::removeBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB">MBB</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                        <em>int</em> *<dfn class="local col3 decl" id="63BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="63BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="403">403</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 403, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#63BytesRemoved" title='BytesRemoved' data-ref="63BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="64I" title='I' data-type='MachineBasicBlock::iterator' data-ref="64I">I</dfn> = <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (!<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="410">410</th><td>      !<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="414">414</th><td>  <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="419">419</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>;</td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (!<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</a>(<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="424">424</th><td>  <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="425">425</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="426">426</th><td>}</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::ARMBaseInstrInfo::insertBranch' data-ref="_ZNK4llvm16ARMBaseInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB">MBB</dfn>,</td></tr>
<tr><th id="429">429</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="66TBB">TBB</dfn>,</td></tr>
<tr><th id="430">430</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="67FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="67FBB">FBB</dfn>,</td></tr>
<tr><th id="431">431</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="68Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="68Cond">Cond</dfn>,</td></tr>
<tr><th id="432">432</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="69DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="69DL">DL</dfn>,</td></tr>
<tr><th id="433">433</th><td>                                        <em>int</em> *<dfn class="local col0 decl" id="70BytesAdded" title='BytesAdded' data-type='int *' data-ref="70BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="434">434</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#70BytesAdded" title='BytesAdded' data-ref="70BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="435">435</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col1 decl" id="71AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="71AFI">AFI</dfn> = <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="436">436</th><td>  <em>int</em> <dfn class="local col2 decl" id="72BOpc" title='BOpc' data-type='int' data-ref="72BOpc">BOpc</dfn>   = !AFI-&gt;isThumbFunction()</td></tr>
<tr><th id="437">437</th><td>    ? ARM::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::ARM&apos;">B</span> : (AFI-&gt;isThumb2Function() ? ARM::<span class='error' title="no member named &apos;t2B&apos; in namespace &apos;llvm::ARM&apos;">t2B</span> : ARM::<span class='error' title="no member named &apos;tB&apos; in namespace &apos;llvm::ARM&apos;">tB</span>);</td></tr>
<tr><th id="438">438</th><td>  <em>int</em> <dfn class="local col3 decl" id="73BccOpc" title='BccOpc' data-type='int' data-ref="73BccOpc">BccOpc</dfn> = !AFI-&gt;isThumbFunction()</td></tr>
<tr><th id="439">439</th><td>    ? ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span> : (AFI-&gt;isThumb2Function() ? ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span> : ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span>);</td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="local col4 decl" id="74isThumb" title='isThumb' data-type='bool' data-ref="74isThumb">isThumb</dfn> = <a class="local col1 ref" href="#71AFI" title='AFI' data-ref="71AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() || <a class="local col1 ref" href="#71AFI" title='AFI' data-ref="71AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>();</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66TBB" title='TBB' data-ref="66TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2 || Cond.size() == 0) &amp;&amp; &quot;ARM branch conditions have two components!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2 || Cond.size() == 0) &amp;&amp; \&quot;ARM branch conditions have two components!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 445, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#68Cond" title='Cond' data-ref="68Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> || <a class="local col8 ref" href="#68Cond" title='Cond' data-ref="68Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="445">445</th><td>         <q>"ARM branch conditions have two components!"</q>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// For conditional branches, we use addOperand to preserve CPSR flags.</i></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (!<a class="local col7 ref" href="#67FBB" title='FBB' data-ref="67FBB">FBB</a>) {</td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (<a class="local col8 ref" href="#68Cond" title='Cond' data-ref="68Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) { <i>// Unconditional branch?</i></td></tr>
<tr><th id="451">451</th><td>      <b>if</b> (isThumb)</td></tr>
<tr><th id="452">452</th><td>        BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(TBB).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="453">453</th><td>      <b>else</b></td></tr>
<tr><th id="454">454</th><td>        BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(TBB);</td></tr>
<tr><th id="455">455</th><td>    } <b>else</b></td></tr>
<tr><th id="456">456</th><td>      BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc))</td></tr>
<tr><th id="457">457</th><td>          .addMBB(TBB)</td></tr>
<tr><th id="458">458</th><td>          .addImm(Cond[<var>0</var>].getImm())</td></tr>
<tr><th id="459">459</th><td>          .add(Cond[<var>1</var>]);</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i>// Two-way conditional branch.</i></td></tr>
<tr><th id="464">464</th><td>  BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BccOpc))</td></tr>
<tr><th id="465">465</th><td>      .addMBB(TBB)</td></tr>
<tr><th id="466">466</th><td>      .addImm(Cond[<var>0</var>].getImm())</td></tr>
<tr><th id="467">467</th><td>      .add(Cond[<var>1</var>]);</td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (isThumb)</td></tr>
<tr><th id="469">469</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(FBB).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="470">470</th><td>  <b>else</b></td></tr>
<tr><th id="471">471</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(BOpc)).addMBB(FBB);</td></tr>
<tr><th id="472">472</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="476">476</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="75Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="75Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="477">477</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="76CC" title='CC' data-type='ARMCC::CondCodes' data-ref="76CC">CC</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)(<em>int</em>)<a class="local col5 ref" href="#75Cond" title='Cond' data-ref="75Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="478">478</th><td>  <a class="local col5 ref" href="#75Cond" title='Cond' data-ref="75Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">ARMCC::</span><a class="ref" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<a class="local col6 ref" href="#76CC" title='CC' data-ref="76CC">CC</a>));</td></tr>
<tr><th id="479">479</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="484">484</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="78I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="78I">I</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="485">485</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="79E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="79E">E</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="486">486</th><td>    <b>while</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#79E" title='E' data-ref="79E">E</a> &amp;&amp; <a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="487">487</th><td>      <em>int</em> <dfn class="local col0 decl" id="80PIdx" title='PIdx' data-type='int' data-ref="80PIdx">PIdx</dfn> = <a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="488">488</th><td>      <b>if</b> (<a class="local col0 ref" href="#80PIdx" title='PIdx' data-ref="80PIdx">PIdx</a> != -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#78I" title='I' data-ref="78I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#80PIdx" title='PIdx' data-ref="80PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="489">489</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>int</em> <dfn class="local col1 decl" id="81PIdx" title='PIdx' data-type='int' data-ref="81PIdx">PIdx</dfn> = <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="495">495</th><td>  <b>return</b> <a class="local col1 ref" href="#81PIdx" title='PIdx' data-ref="81PIdx">PIdx</a> != -<var>1</var> &amp;&amp; <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81PIdx" title='PIdx' data-ref="81PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::ARMBaseInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(</td></tr>
<tr><th id="499">499</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="83Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="83Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="500">500</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84Opc" title='Opc' data-type='unsigned int' data-ref="84Opc">Opc</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</a>(<a class="local col4 ref" href="#84Opc" title='Opc' data-ref="84Opc">Opc</a>)) {</td></tr>
<tr><th id="502">502</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(getMatchingCondBranchOpcode(Opc)));</td></tr>
<tr><th id="503">503</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>)</td></tr>
<tr><th id="504">504</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="505">505</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>int</em> <dfn class="local col5 decl" id="85PIdx" title='PIdx' data-type='int' data-ref="85PIdx">PIdx</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (<a class="local col5 ref" href="#85PIdx" title='PIdx' data-ref="85PIdx">PIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="511">511</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86PMO" title='PMO' data-type='llvm::MachineOperand &amp;' data-ref="86PMO">PMO</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85PIdx" title='PIdx' data-ref="85PIdx">PIdx</a>);</td></tr>
<tr><th id="512">512</th><td>    <a class="local col6 ref" href="#86PMO" title='PMO' data-ref="86PMO">PMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="513">513</th><td>    <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85PIdx" title='PIdx' data-ref="85PIdx">PIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#83Pred" title='Pred' data-ref="83Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::ARMBaseInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="87Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="87Pred1">Pred1</dfn>,</td></tr>
<tr><th id="520">520</th><td>                                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="88Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="88Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (<a class="local col7 ref" href="#87Pred1" title='Pred1' data-ref="87Pred1">Pred1</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>2</var> || <a class="local col8 ref" href="#88Pred2" title='Pred2' data-ref="88Pred2">Pred2</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt; <var>2</var>)</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="89CC1" title='CC1' data-type='ARMCC::CondCodes' data-ref="89CC1">CC1</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col7 ref" href="#87Pred1" title='Pred1' data-ref="87Pred1">Pred1</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="525">525</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="90CC2" title='CC2' data-type='ARMCC::CondCodes' data-ref="90CC2">CC2</dfn> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col8 ref" href="#88Pred2" title='Pred2' data-ref="88Pred2">Pred2</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (<a class="local col9 ref" href="#89CC1" title='CC1' data-ref="89CC1">CC1</a> == <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a>)</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89CC1" title='CC1' data-ref="89CC1">CC1</a>) {</td></tr>
<tr><th id="530">530</th><td>  <b>default</b>:</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>:</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>:</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>;</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>:</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a> || <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>:</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>;</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>:</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <a class="local col0 ref" href="#90CC2" title='CC2' data-ref="90CC2">CC2</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>;</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<span class='error' title="out-of-line definition of &apos;DefinesPredicate&apos; does not match any declaration in &apos;llvm::ARMBaseInstrInfo&apos;"><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE" title='llvm::ARMBaseInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE">DefinesPredicate</dfn></span>(</td></tr>
<tr><th id="546">546</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="92Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="92Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93Found" title='Found' data-type='bool' data-ref="93Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="94i" title='i' data-type='unsigned int' data-ref="94i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="95e" title='e' data-type='unsigned int' data-ref="95e">e</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a> != <a class="local col5 ref" href="#95e" title='e' data-ref="95e">e</a>; ++<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>) {</td></tr>
<tr><th id="549">549</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="96MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="96MO">MO</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>);</td></tr>
<tr><th id="550">550</th><td>    <b>if</b> ((MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)) ||</td></tr>
<tr><th id="551">551</th><td>        (MO.isReg() &amp;&amp; MO.isDef() &amp;&amp; MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)) {</td></tr>
<tr><th id="552">552</th><td>      <a class="local col2 ref" href="#92Pred" title='Pred' data-ref="92Pred">Pred</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO">MO</a>);</td></tr>
<tr><th id="553">553</th><td>      <a class="local col3 ref" href="#93Found" title='Found' data-ref="93Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="554">554</th><td>    }</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="local col3 ref" href="#93Found" title='Found' data-ref="93Found">Found</a>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isCPSRDefined' data-ref="_ZN4llvm16ARMBaseInstrInfo13isCPSRDefinedERKNS_12MachineInstrE">isCPSRDefined</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn>) {</td></tr>
<tr><th id="561">561</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="98MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="98MO">MO</dfn> : <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (MO.isReg() &amp;&amp; MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span> &amp;&amp; MO.isDef() &amp;&amp; !MO.isDead())</td></tr>
<tr><th id="563">563</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo16isAddrMode3OpImmERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAddrMode3OpImm' data-ref="_ZNK4llvm16ARMBaseInstrInfo16isAddrMode3OpImmERKNS_12MachineInstrEj">isAddrMode3OpImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="99MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="99MI">MI</dfn>,</td></tr>
<tr><th id="568">568</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="100Op" title='Op' data-type='unsigned int' data-ref="100Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="569">569</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="101Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="101Offset">Offset</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#100Op" title='Op' data-ref="100Op">Op</a> + <var>1</var>);</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> <a class="local col1 ref" href="#101Offset" title='Offset' data-ref="101Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var>;</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>// Load with negative register offset requires additional 1cyc and +I unit</i></td></tr>
<tr><th id="574">574</th><td><i>// for Cortex A57</i></td></tr>
<tr><th id="575">575</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo21isAddrMode3OpMinusRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo21isAddrMode3OpMinusRegERKNS_12MachineInstrEj">isAddrMode3OpMinusReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn>,</td></tr>
<tr><th id="576">576</th><td>                                             <em>unsigned</em> <dfn class="local col3 decl" id="103Op" title='Op' data-type='unsigned int' data-ref="103Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="104Offset">Offset</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a> + <var>1</var>);</td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105Opc" title='Opc' data-type='const llvm::MachineOperand &amp;' data-ref="105Opc">Opc</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a> + <var>2</var>);</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc.isImm()) ? void (0) : __assert_fail (&quot;Opc.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 579, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#105Opc" title='Opc' data-ref="105Opc">Opc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="580">580</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset.isReg()) ? void (0) : __assert_fail (&quot;Offset.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#104Offset" title='Offset' data-ref="104Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="581">581</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="106OpcImm" title='OpcImm' data-type='int64_t' data-ref="106OpcImm">OpcImm</dfn> = <a class="local col5 ref" href="#105Opc" title='Opc' data-ref="105Opc">Opc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <em>bool</em> <dfn class="local col7 decl" id="107isSub" title='isSub' data-type='bool' data-ref="107isSub">isSub</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col6 ref" href="#106OpcImm" title='OpcImm' data-ref="106OpcImm">OpcImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="584">584</th><td>  <b>return</b> (<a class="local col7 ref" href="#107isSub" title='isSub' data-ref="107isSub">isSub</a> &amp;&amp; <a class="local col4 ref" href="#104Offset" title='Offset' data-ref="104Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var>);</td></tr>
<tr><th id="585">585</th><td>}</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15isLdstScaledRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstScaledReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isLdstScaledRegERKNS_12MachineInstrEj">isLdstScaledReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="108MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="108MI">MI</dfn>,</td></tr>
<tr><th id="588">588</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="109Op" title='Op' data-type='unsigned int' data-ref="109Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="589">589</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="110Opc" title='Opc' data-type='const llvm::MachineOperand &amp;' data-ref="110Opc">Opc</dfn> = <a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a> + <var>2</var>);</td></tr>
<tr><th id="590">590</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111OffImm" title='OffImm' data-type='unsigned int' data-ref="111OffImm">OffImm</dfn> = <a class="local col0 ref" href="#110Opc" title='Opc' data-ref="110Opc">Opc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="591">591</th><td>  <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col1 ref" href="#111OffImm" title='OffImm' data-ref="111OffImm">OffImm</a>) != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i>// Load, scaled register offset, not plus LSL2</i></td></tr>
<tr><th id="595">595</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo26isLdstScaledRegNotPlusLsl2ERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2' data-ref="_ZNK4llvm16ARMBaseInstrInfo26isLdstScaledRegNotPlusLsl2ERKNS_12MachineInstrEj">isLdstScaledRegNotPlusLsl2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="112MI">MI</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                                  <em>unsigned</em> <dfn class="local col3 decl" id="113Op" title='Op' data-type='unsigned int' data-ref="113Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="597">597</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114Opc" title='Opc' data-type='const llvm::MachineOperand &amp;' data-ref="114Opc">Opc</dfn> = <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113Op" title='Op' data-ref="113Op">Op</a> + <var>2</var>);</td></tr>
<tr><th id="598">598</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115OffImm" title='OffImm' data-type='unsigned int' data-ref="115OffImm">OffImm</dfn> = <a class="local col4 ref" href="#114Opc" title='Opc' data-ref="114Opc">Opc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <em>bool</em> <dfn class="local col6 decl" id="116isAdd" title='isAdd' data-type='bool' data-ref="116isAdd">isAdd</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col5 ref" href="#115OffImm" title='OffImm' data-ref="115OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="601">601</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117Amt" title='Amt' data-type='unsigned int' data-ref="117Amt">Amt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col5 ref" href="#115OffImm" title='OffImm' data-ref="115OffImm">OffImm</a>);</td></tr>
<tr><th id="602">602</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col8 decl" id="118ShiftOpc" title='ShiftOpc' data-type='ARM_AM::ShiftOpc' data-ref="118ShiftOpc">ShiftOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col5 ref" href="#115OffImm" title='OffImm' data-ref="115OffImm">OffImm</a>);</td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<a class="local col8 ref" href="#118ShiftOpc" title='ShiftOpc' data-ref="118ShiftOpc">ShiftOpc</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) <b>return</b> <b>false</b>; <i>// not scaled</i></td></tr>
<tr><th id="604">604</th><td>  <em>bool</em> <dfn class="local col9 decl" id="119SimpleScaled" title='SimpleScaled' data-type='bool' data-ref="119SimpleScaled">SimpleScaled</dfn> = (<a class="local col6 ref" href="#116isAdd" title='isAdd' data-ref="116isAdd">isAdd</a> &amp;&amp; <a class="local col8 ref" href="#118ShiftOpc" title='ShiftOpc' data-ref="118ShiftOpc">ShiftOpc</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a> &amp;&amp; <a class="local col7 ref" href="#117Amt" title='Amt' data-ref="117Amt">Amt</a> == <var>2</var>);</td></tr>
<tr><th id="605">605</th><td>  <b>return</b> !<a class="local col9 ref" href="#119SimpleScaled" title='SimpleScaled' data-ref="119SimpleScaled">SimpleScaled</a>;</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><i>// Minus reg for ldstso addr mode</i></td></tr>
<tr><th id="609">609</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo16isLdstSoMinusRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isLdstSoMinusReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo16isLdstSoMinusRegERKNS_12MachineInstrEj">isLdstSoMinusReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn>,</td></tr>
<tr><th id="610">610</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="121Op" title='Op' data-type='unsigned int' data-ref="121Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="611">611</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122OffImm" title='OffImm' data-type='unsigned int' data-ref="122OffImm">OffImm</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121Op" title='Op' data-ref="121Op">Op</a> + <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="612">612</th><td>  <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#122OffImm" title='OffImm' data-ref="122OffImm">OffImm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>// Load, scaled register offset</i></td></tr>
<tr><th id="616">616</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14isAm2ScaledRegERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::isAm2ScaledReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo14isAm2ScaledRegERKNS_12MachineInstrEj">isAm2ScaledReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="123MI">MI</dfn>,</td></tr>
<tr><th id="617">617</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="124Op" title='Op' data-type='unsigned int' data-ref="124Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125OffImm" title='OffImm' data-type='unsigned int' data-ref="125OffImm">OffImm</dfn> = <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#124Op" title='Op' data-ref="124Op">Op</a> + <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="619">619</th><td>  <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col5 ref" href="#125OffImm" title='OffImm' data-ref="125OffImm">OffImm</a>) != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" title='isEligibleForITBlock' data-type='bool isEligibleForITBlock(const llvm::MachineInstr * MI)' data-ref="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE">isEligibleForITBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="126MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="126MI">MI</dfn>) {</td></tr>
<tr><th id="623">623</th><td>  <b>switch</b> (<a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="624">624</th><td>  <b>default</b>: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADC&apos; in namespace &apos;llvm::ARM&apos;">tADC</span>:   <i>// ADC (register) T1</i></td></tr>
<tr><th id="626">626</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>: <i>// ADD (immediate) T1</i></td></tr>
<tr><th id="627">627</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>: <i>// ADD (immediate) T2</i></td></tr>
<tr><th id="628">628</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>: <i>// ADD (register) T1</i></td></tr>
<tr><th id="629">629</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tAND&apos; in namespace &apos;llvm::ARM&apos;">tAND</span>:   <i>// AND (register) T1</i></td></tr>
<tr><th id="630">630</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span>: <i>// ASR (immediate) T1</i></td></tr>
<tr><th id="631">631</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tASRrr&apos; in namespace &apos;llvm::ARM&apos;">tASRrr</span>: <i>// ASR (register) T1</i></td></tr>
<tr><th id="632">632</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tBIC&apos; in namespace &apos;llvm::ARM&apos;">tBIC</span>:   <i>// BIC (register) T1</i></td></tr>
<tr><th id="633">633</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tEOR&apos; in namespace &apos;llvm::ARM&apos;">tEOR</span>:   <i>// EOR (register) T1</i></td></tr>
<tr><th id="634">634</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>: <i>// LSL (immediate) T1</i></td></tr>
<tr><th id="635">635</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSLrr&apos; in namespace &apos;llvm::ARM&apos;">tLSLrr</span>: <i>// LSL (register) T1</i></td></tr>
<tr><th id="636">636</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>: <i>// LSR (immediate) T1</i></td></tr>
<tr><th id="637">637</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSRrr&apos; in namespace &apos;llvm::ARM&apos;">tLSRrr</span>: <i>// LSR (register) T1</i></td></tr>
<tr><th id="638">638</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tMUL&apos; in namespace &apos;llvm::ARM&apos;">tMUL</span>:   <i>// MUL T1</i></td></tr>
<tr><th id="639">639</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tMVN&apos; in namespace &apos;llvm::ARM&apos;">tMVN</span>:   <i>// MVN (register) T1</i></td></tr>
<tr><th id="640">640</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tORR&apos; in namespace &apos;llvm::ARM&apos;">tORR</span>:   <i>// ORR (register) T1</i></td></tr>
<tr><th id="641">641</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tROR&apos; in namespace &apos;llvm::ARM&apos;">tROR</span>:   <i>// ROR (register) T1</i></td></tr>
<tr><th id="642">642</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>:   <i>// RSB (immediate) T1</i></td></tr>
<tr><th id="643">643</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSBC&apos; in namespace &apos;llvm::ARM&apos;">tSBC</span>:   <i>// SBC (register) T1</i></td></tr>
<tr><th id="644">644</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>: <i>// SUB (immediate) T1</i></td></tr>
<tr><th id="645">645</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>: <i>// SUB (immediate) T2</i></td></tr>
<tr><th id="646">646</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span>: <i>// SUB (register) T1</i></td></tr>
<tr><th id="647">647</th><td>    <b>return</b> !ARMBaseInstrInfo::isCPSRDefined(*MI);</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i class="doc">/// isPredicable - Return true if the specified instruction can be predicated.</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">/// By default, this returns true for every instruction with a</i></td></tr>
<tr><th id="653">653</th><td><i class="doc">/// PredicateOperand.</i></td></tr>
<tr><th id="654">654</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicable' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="127MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (!<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="656">656</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE" title='isEligibleForITBlock' data-use='c' data-ref="_ZL20isEligibleForITBlockPKN4llvm12MachineInstrE">isEligibleForITBlock</a>(&amp;<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>))</td></tr>
<tr><th id="662">662</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <em>const</em> <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col8 decl" id="128AFI" title='AFI' data-type='const llvm::ARMFunctionInfo *' data-ref="128AFI">AFI</dfn> =</td></tr>
<tr><th id="665">665</th><td>      <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <i>// Neon instructions in Thumb2 IT blocks are deprecated, see ARMARM.</i></td></tr>
<tr><th id="668">668</th><td><i>  // In their ARM encoding, they can't be encoded in a conditional form.</i></td></tr>
<tr><th id="669">669</th><td>  <b>if</b> ((<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>) == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON">DomainNEON</a>)</td></tr>
<tr><th id="670">670</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col8 ref" href="#128AFI" title='AFI' data-ref="128AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>()) {</td></tr>
<tr><th id="673">673</th><td>    <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10restrictITEv" title='llvm::ARMSubtarget::restrictIT' data-ref="_ZNK4llvm12ARMSubtarget10restrictITEv">restrictIT</a>())</td></tr>
<tr><th id="674">674</th><td>      <b>return</b> <a class="ref" href="ARMFeatures.h.html#_ZN4llvm17isV8EligibleForITEPKT_" title='llvm::isV8EligibleForIT' data-ref="_ZN4llvm17isV8EligibleForITEPKT_">isV8EligibleForIT</a>(&amp;<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>);</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="678">678</th><td>}</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><b>template</b> &lt;&gt; <em>bool</em> <dfn class="decl def" id="_ZN4llvm10IsCPSRDeadEPKT_" title='llvm::IsCPSRDead' data-ref="_ZN4llvm10IsCPSRDeadEPKT_">IsCPSRDead</dfn>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&gt;(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="129MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="129MI">MI</dfn>) {</td></tr>
<tr><th id="683">683</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="130i" title='i' data-type='unsigned int' data-ref="130i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="131e" title='e' data-type='unsigned int' data-ref="131e">e</dfn> = <a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a> != <a class="local col1 ref" href="#131e" title='e' data-ref="131e">e</a>; ++<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>) {</td></tr>
<tr><th id="684">684</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="132MO">MO</dfn> = <a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>);</td></tr>
<tr><th id="685">685</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="686">686</th><td>      <b>continue</b>;</td></tr>
<tr><th id="687">687</th><td>    <b>if</b> (MO.getReg() != ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="688">688</th><td>      <b>continue</b>;</td></tr>
<tr><th id="689">689</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="690">690</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td>  <i>// all definitions of CPSR are dead</i></td></tr>
<tr><th id="693">693</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="694">694</th><td>}</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i class="doc">/// GetInstSize - Return the size of the specified MachineInstr.</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">///</i></td></tr>
<tr><th id="700">700</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="133MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="701">701</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="134MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="134MBB">MBB</dfn> = *<a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="702">702</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="135MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="135MF">MF</dfn> = <a class="local col4 ref" href="#134MBB" title='MBB' data-ref="134MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="703">703</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col6 decl" id="136MAI" title='MAI' data-type='const llvm::MCAsmInfo *' data-ref="136MAI">MAI</dfn> = <a class="local col5 ref" href="#135MF" title='MF' data-ref="135MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="137MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="137MCID">MCID</dfn> = <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col7 ref" href="#137MCID" title='MCID' data-ref="137MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>())</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <a class="local col7 ref" href="#137MCID" title='MCID' data-ref="137MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <b>switch</b> (<a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="710">710</th><td>  <b>default</b>:</td></tr>
<tr><th id="711">711</th><td>    <i>// pseudo-instruction sizes are zero.</i></td></tr>
<tr><th id="712">712</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="713">713</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#103" title='llvm::TargetOpcode::BUNDLE' data-ref="llvm::TargetOpcode::BUNDLE">BUNDLE</a>:</td></tr>
<tr><th id="714">714</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</a>(<a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>);</td></tr>
<tr><th id="715">715</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;MOVi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOVi16_ga_pcrel</span>:</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;MOVTi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOVTi16_ga_pcrel</span>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16_ga_pcrel</span>:</td></tr>
<tr><th id="718">718</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVTi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOVTi16_ga_pcrel</span>:</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="720">720</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span>:</td></tr>
<tr><th id="721">721</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span>:</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="723">723</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;CONSTPOOL_ENTRY&apos; in namespace &apos;llvm::ARM&apos;">CONSTPOOL_ENTRY</span>:</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;JUMPTABLE_INSTS&apos; in namespace &apos;llvm::ARM&apos;">JUMPTABLE_INSTS</span>:</td></tr>
<tr><th id="725">725</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;JUMPTABLE_ADDRS&apos; in namespace &apos;llvm::ARM&apos;">JUMPTABLE_ADDRS</span>:</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;JUMPTABLE_TBB&apos; in namespace &apos;llvm::ARM&apos;">JUMPTABLE_TBB</span>:</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;JUMPTABLE_TBH&apos; in namespace &apos;llvm::ARM&apos;">JUMPTABLE_TBH</span>:</td></tr>
<tr><th id="728">728</th><td>    <i>// If this machine instr is a constant pool entry, its size is recorded as</i></td></tr>
<tr><th id="729">729</th><td><i>    // operand #2.</i></td></tr>
<tr><th id="730">730</th><td>    <b>return</b> MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;Int_eh_sjlj_longjmp&apos; in namespace &apos;llvm::ARM&apos;">Int_eh_sjlj_longjmp</span>:</td></tr>
<tr><th id="732">732</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="733">733</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tInt_eh_sjlj_longjmp&apos; in namespace &apos;llvm::ARM&apos;">tInt_eh_sjlj_longjmp</span>:</td></tr>
<tr><th id="734">734</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tInt_WIN_eh_sjlj_longjmp&apos; in namespace &apos;llvm::ARM&apos;">tInt_WIN_eh_sjlj_longjmp</span>:</td></tr>
<tr><th id="736">736</th><td>    <b>return</b> <var>12</var>;</td></tr>
<tr><th id="737">737</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;Int_eh_sjlj_setjmp&apos; in namespace &apos;llvm::ARM&apos;">Int_eh_sjlj_setjmp</span>:</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;Int_eh_sjlj_setjmp_nofp&apos; in namespace &apos;llvm::ARM&apos;">Int_eh_sjlj_setjmp_nofp</span>:</td></tr>
<tr><th id="739">739</th><td>    <b>return</b> <var>20</var>;</td></tr>
<tr><th id="740">740</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tInt_eh_sjlj_setjmp&apos; in namespace &apos;llvm::ARM&apos;">tInt_eh_sjlj_setjmp</span>:</td></tr>
<tr><th id="741">741</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2Int_eh_sjlj_setjmp&apos; in namespace &apos;llvm::ARM&apos;">t2Int_eh_sjlj_setjmp</span>:</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2Int_eh_sjlj_setjmp_nofp&apos; in namespace &apos;llvm::ARM&apos;">t2Int_eh_sjlj_setjmp_nofp</span>:</td></tr>
<tr><th id="743">743</th><td>    <b>return</b> <var>12</var>;</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SPACE&apos; in namespace &apos;llvm::ARM&apos;">SPACE</span>:</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> MI.getOperand(<var>1</var>).getImm();</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::ARM&apos;">INLINEASM</span>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;INLINEASM_BR&apos; in namespace &apos;llvm::ARM&apos;">INLINEASM_BR</span>: {</td></tr>
<tr><th id="748">748</th><td>    <i>// If this machine instr is an inline asm, measure it.</i></td></tr>
<tr><th id="749">749</th><td>    <em>unsigned</em> Size = <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(MI.getOperand(<var>0</var>).getSymbolName(), *MAI);</td></tr>
<tr><th id="750">750</th><td>    <b>if</b> (!MF-&gt;getInfo&lt;ARMFunctionInfo&gt;()-&gt;isThumbFunction())</td></tr>
<tr><th id="751">751</th><td>      Size = alignTo(Size, <var>4</var>);</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> Size;</td></tr>
<tr><th id="753">753</th><td>  }</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstBundleLength' data-ref="_ZNK4llvm16ARMBaseInstrInfo19getInstBundleLengthERKNS_12MachineInstrE">getInstBundleLength</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="758">758</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139Size" title='Size' data-type='unsigned int' data-ref="139Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="759">759</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="140I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="140I">I</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="760">760</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col1 decl" id="141E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="141E">E</dfn> = <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="761">761</th><td>  <b>while</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#141E" title='E' data-ref="141E">E</a> &amp;&amp; <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="762">762</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!I-&gt;isBundle() &amp;&amp; &quot;No nested bundle!&quot;) ? void (0) : __assert_fail (&quot;!I-&gt;isBundle() &amp;&amp; \&quot;No nested bundle!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 762, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp; <q>"No nested bundle!"</q>);</td></tr>
<tr><th id="763">763</th><td>    <a class="local col9 ref" href="#139Size" title='Size' data-ref="139Size">Size</a> += <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>);</td></tr>
<tr><th id="764">764</th><td>  }</td></tr>
<tr><th id="765">765</th><td>  <b>return</b> <a class="local col9 ref" href="#139Size" title='Size' data-ref="139Size">Size</a>;</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="142MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="142MBB">MBB</dfn>,</td></tr>
<tr><th id="769">769</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="143I" title='I' data-type='MachineBasicBlock::iterator' data-ref="143I">I</dfn>,</td></tr>
<tr><th id="770">770</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="144DestReg" title='DestReg' data-type='unsigned int' data-ref="144DestReg">DestReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="145KillSrc" title='KillSrc' data-type='bool' data-ref="145KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="771">771</th><td>                                    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col6 decl" id="146Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="146Subtarget">Subtarget</dfn>) <em>const</em> {</td></tr>
<tr><th id="772">772</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147Opc" title='Opc' data-type='unsigned int' data-ref="147Opc">Opc</dfn> = Subtarget.isThumb()</td></tr>
<tr><th id="773">773</th><td>                     ? (Subtarget.isMClass() ? ARM::<span class='error' title="no member named &apos;t2MRS_M&apos; in namespace &apos;llvm::ARM&apos;">t2MRS_M</span> : ARM::<span class='error' title="no member named &apos;t2MRS_AR&apos; in namespace &apos;llvm::ARM&apos;">t2MRS_AR</span>)</td></tr>
<tr><th id="774">774</th><td>                     : ARM::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::ARM&apos;">MRS</span>;</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="148MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="148MIB">MIB</dfn> =</td></tr>
<tr><th id="777">777</th><td>      BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// There is only 1 A/R class MRS instruction, and it always refers to</i></td></tr>
<tr><th id="780">780</th><td><i>  // APSR. However, there are lots of other possibilities on M-class cores.</i></td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (<a class="local col6 ref" href="#146Subtarget" title='Subtarget' data-ref="146Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>())</td></tr>
<tr><th id="782">782</th><td>    <a class="local col8 ref" href="#148MIB" title='MIB' data-ref="148MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x800</var>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="785">785</th><td>     .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Implicit | getKillRegState(KillSrc));</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="149MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="149MBB">MBB</dfn>,</td></tr>
<tr><th id="789">789</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="150I" title='I' data-type='MachineBasicBlock::iterator' data-ref="150I">I</dfn>,</td></tr>
<tr><th id="790">790</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="151SrcReg" title='SrcReg' data-type='unsigned int' data-ref="151SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="152KillSrc" title='KillSrc' data-type='bool' data-ref="152KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="791">791</th><td>                                  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="153Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="153Subtarget">Subtarget</dfn>) <em>const</em> {</td></tr>
<tr><th id="792">792</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154Opc" title='Opc' data-type='unsigned int' data-ref="154Opc">Opc</dfn> = Subtarget.isThumb()</td></tr>
<tr><th id="793">793</th><td>                     ? (Subtarget.isMClass() ? ARM::<span class='error' title="no member named &apos;t2MSR_M&apos; in namespace &apos;llvm::ARM&apos;">t2MSR_M</span> : ARM::<span class='error' title="no member named &apos;t2MSR_AR&apos; in namespace &apos;llvm::ARM&apos;">t2MSR_AR</span>)</td></tr>
<tr><th id="794">794</th><td>                     : ARM::<span class='error' title="no member named &apos;MSR&apos; in namespace &apos;llvm::ARM&apos;">MSR</span>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="155MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="155MIB">MIB</dfn> = BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc));</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (<a class="local col3 ref" href="#153Subtarget" title='Subtarget' data-ref="153Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>())</td></tr>
<tr><th id="799">799</th><td>    <a class="local col5 ref" href="#155MIB" title='MIB' data-ref="155MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x800</var>);</td></tr>
<tr><th id="800">800</th><td>  <b>else</b></td></tr>
<tr><th id="801">801</th><td>    <a class="local col5 ref" href="#155MIB" title='MIB' data-ref="155MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>8</var>);</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  MIB.addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="804">804</th><td>     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="805">805</th><td>     .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="156MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="156MBB">MBB</dfn>,</td></tr>
<tr><th id="809">809</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="157I" title='I' data-type='MachineBasicBlock::iterator' data-ref="157I">I</dfn>,</td></tr>
<tr><th id="810">810</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="158DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="158DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159DestReg" title='DestReg' data-type='unsigned int' data-ref="159DestReg">DestReg</dfn>,</td></tr>
<tr><th id="811">811</th><td>                                   <em>unsigned</em> <dfn class="local col0 decl" id="160SrcReg" title='SrcReg' data-type='unsigned int' data-ref="160SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="161KillSrc" title='KillSrc' data-type='bool' data-ref="161KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="812">812</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162GPRDest" title='GPRDest' data-type='bool' data-ref="162GPRDest">GPRDest</dfn> = ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.contains(DestReg);</td></tr>
<tr><th id="813">813</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163GPRSrc" title='GPRSrc' data-type='bool' data-ref="163GPRSrc">GPRSrc</dfn> = ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.contains(SrcReg);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (<a class="local col2 ref" href="#162GPRDest" title='GPRDest' data-ref="162GPRDest">GPRDest</a> &amp;&amp; <a class="local col3 ref" href="#163GPRSrc" title='GPRSrc' data-ref="163GPRSrc">GPRSrc</a>) {</td></tr>
<tr><th id="816">816</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>), DestReg)</td></tr>
<tr><th id="817">817</th><td>        .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="818">818</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="819">819</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="820">820</th><td>    <b>return</b>;</td></tr>
<tr><th id="821">821</th><td>  }</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <em>bool</em> <dfn class="local col4 decl" id="164SPRDest" title='SPRDest' data-type='bool' data-ref="164SPRDest">SPRDest</dfn> = ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(DestReg);</td></tr>
<tr><th id="824">824</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165SPRSrc" title='SPRSrc' data-type='bool' data-ref="165SPRSrc">SPRSrc</dfn> = ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(SrcReg);</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166Opc" title='Opc' data-type='unsigned int' data-ref="166Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (SPRDest &amp;&amp; SPRSrc)</td></tr>
<tr><th id="828">828</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVS&apos; in namespace &apos;llvm::ARM&apos;">VMOVS</span>;</td></tr>
<tr><th id="829">829</th><td>  <b>else</b> <b>if</b> (GPRDest &amp;&amp; SPRSrc)</td></tr>
<tr><th id="830">830</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span>;</td></tr>
<tr><th id="831">831</th><td>  <b>else</b> <b>if</b> (SPRDest &amp;&amp; GPRSrc)</td></tr>
<tr><th id="832">832</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;">VMOVSR</span>;</td></tr>
<tr><th id="833">833</th><td>  <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.contains(DestReg, SrcReg) &amp;&amp; Subtarget.hasFP64())</td></tr>
<tr><th id="834">834</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="835">835</th><td>  <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="836">836</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span>;</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Opc" title='Opc' data-ref="166Opc">Opc</a>) {</td></tr>
<tr><th id="839">839</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="167MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="167MIB">MIB</dfn> = BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DestReg);</td></tr>
<tr><th id="840">840</th><td>    <a class="local col7 ref" href="#167MIB" title='MIB' data-ref="167MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#160SrcReg" title='SrcReg' data-ref="160SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#161KillSrc" title='KillSrc' data-ref="161KillSrc">KillSrc</a>));</td></tr>
<tr><th id="841">841</th><td>    <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span>)</td></tr>
<tr><th id="842">842</th><td>      <a class="local col7 ref" href="#167MIB" title='MIB' data-ref="167MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#160SrcReg" title='SrcReg' data-ref="160SrcReg">SrcReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#161KillSrc" title='KillSrc' data-ref="161KillSrc">KillSrc</a>));</td></tr>
<tr><th id="843">843</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="844">844</th><td>    <b>return</b>;</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i>// Handle register classes that require multiple instructions.</i></td></tr>
<tr><th id="848">848</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168BeginIdx" title='BeginIdx' data-type='unsigned int' data-ref="168BeginIdx">BeginIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="849">849</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169SubRegs" title='SubRegs' data-type='unsigned int' data-ref="169SubRegs">SubRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="850">850</th><td>  <em>int</em> <dfn class="local col0 decl" id="170Spacing" title='Spacing' data-type='int' data-ref="170Spacing">Spacing</dfn> = <var>1</var>;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i>// Use VORRq when possible.</i></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="854">854</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span>;</td></tr>
<tr><th id="855">855</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>;</td></tr>
<tr><th id="856">856</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="857">857</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;QQQQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQQQPRRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="858">858</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span>;</td></tr>
<tr><th id="859">859</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>;</td></tr>
<tr><th id="860">860</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="861">861</th><td>  <i>// Fall back to VMOVD.</i></td></tr>
<tr><th id="862">862</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="863">863</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="864">864</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="865">865</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="866">866</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DTripleRegClass&apos; in namespace &apos;llvm::ARM&apos;">DTripleRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="867">867</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="868">868</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="869">869</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>3</var>;</td></tr>
<tr><th id="870">870</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DQuadRegClass&apos; in namespace &apos;llvm::ARM&apos;">DQuadRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="871">871</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="872">872</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="873">873</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="874">874</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="875">875</th><td>    Opc = Subtarget.isThumb2() ? ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span> : ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>;</td></tr>
<tr><th id="876">876</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>;</td></tr>
<tr><th id="877">877</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="878">878</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DPairSpcRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairSpcRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="879">879</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="880">880</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="881">881</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="882">882</th><td>    <a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="883">883</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DTripleSpcRegClass&apos; in namespace &apos;llvm::ARM&apos;">DTripleSpcRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="884">884</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="885">885</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="886">886</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>3</var>;</td></tr>
<tr><th id="887">887</th><td>    <a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="888">888</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DQuadSpcRegClass&apos; in namespace &apos;llvm::ARM&apos;">DQuadSpcRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="889">889</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="890">890</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="891">891</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>4</var>;</td></tr>
<tr><th id="892">892</th><td>    <a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a> = <var>2</var>;</td></tr>
<tr><th id="893">893</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.contains(DestReg, SrcReg) &amp;&amp;</td></tr>
<tr><th id="894">894</th><td>             !Subtarget.hasFP64()) {</td></tr>
<tr><th id="895">895</th><td>    Opc = ARM::<span class='error' title="no member named &apos;VMOVS&apos; in namespace &apos;llvm::ARM&apos;">VMOVS</span>;</td></tr>
<tr><th id="896">896</th><td>    BeginIdx = ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>;</td></tr>
<tr><th id="897">897</th><td>    <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> = <var>2</var>;</td></tr>
<tr><th id="898">898</th><td>  } <b>else</b> <b>if</b> (SrcReg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>) {</td></tr>
<tr><th id="899">899</th><td>    <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyFromCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo12copyFromCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyFromCPSR</a>(<span class='refarg'><a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col9 ref" href="#159DestReg" title='DestReg' data-ref="159DestReg">DestReg</a>, <a class="local col1 ref" href="#161KillSrc" title='KillSrc' data-ref="161KillSrc">KillSrc</a>, <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="900">900</th><td>    <b>return</b>;</td></tr>
<tr><th id="901">901</th><td>  } <b>else</b> <b>if</b> (DestReg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>) {</td></tr>
<tr><th id="902">902</th><td>    <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::copyToCPSR' data-ref="_ZNK4llvm16ARMBaseInstrInfo10copyToCPSRERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbRKNS_12ARMSubtargetE">copyToCPSR</a>(<span class='refarg'><a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#157I" title='I' data-ref="157I">I</a>, <a class="local col0 ref" href="#160SrcReg" title='SrcReg' data-ref="160SrcReg">SrcReg</a>, <a class="local col1 ref" href="#161KillSrc" title='KillSrc' data-ref="161KillSrc">KillSrc</a>, <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="903">903</th><td>    <b>return</b>;</td></tr>
<tr><th id="904">904</th><td>  }</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc &amp;&amp; &quot;Impossible reg-to-reg copy&quot;) ? void (0) : __assert_fail (&quot;Opc &amp;&amp; \&quot;Impossible reg-to-reg copy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 906, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#166Opc" title='Opc' data-ref="166Opc">Opc</a> &amp;&amp; <q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col1 decl" id="171TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="171TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="909">909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="172Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="172Mov">Mov</dfn>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i>// Copy register tuples backward when the first Dest reg overlaps with SrcReg.</i></td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (TRI-&gt;regsOverlap(SrcReg, TRI-&gt;getSubReg(DestReg, BeginIdx))) {</td></tr>
<tr><th id="913">913</th><td>    <a class="local col8 ref" href="#168BeginIdx" title='BeginIdx' data-ref="168BeginIdx">BeginIdx</a> = <a class="local col8 ref" href="#168BeginIdx" title='BeginIdx' data-ref="168BeginIdx">BeginIdx</a> + ((<a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a> - <var>1</var>) * <a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a>);</td></tr>
<tr><th id="914">914</th><td>    <a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a> = -<a class="local col0 ref" href="#170Spacing" title='Spacing' data-ref="170Spacing">Spacing</a>;</td></tr>
<tr><th id="915">915</th><td>  }</td></tr>
<tr><th id="916">916</th><td><u>#<span data-ppcond="916">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="917">917</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="173DstRegs" title='DstRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="173DstRegs">DstRegs</dfn>;</td></tr>
<tr><th id="918">918</th><td><u>#<span data-ppcond="916">endif</span></u></td></tr>
<tr><th id="919">919</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174i" title='i' data-type='unsigned int' data-ref="174i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a> != <a class="local col9 ref" href="#169SubRegs" title='SubRegs' data-ref="169SubRegs">SubRegs</a>; ++<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>) {</td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="175Dst" title='Dst' data-type='unsigned int' data-ref="175Dst">Dst</dfn> = TRI-&gt;getSubReg(DestReg, BeginIdx + i * Spacing);</td></tr>
<tr><th id="921">921</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176Src" title='Src' data-type='unsigned int' data-ref="176Src">Src</dfn> = TRI-&gt;getSubReg(SrcReg, BeginIdx + i * Spacing);</td></tr>
<tr><th id="922">922</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dst &amp;&amp; Src &amp;&amp; &quot;Bad sub-register&quot;) ? void (0) : __assert_fail (&quot;Dst &amp;&amp; Src &amp;&amp; \&quot;Bad sub-register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 922, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#175Dst" title='Dst' data-ref="175Dst">Dst</a> &amp;&amp; <a class="local col6 ref" href="#176Src" title='Src' data-ref="176Src">Src</a> &amp;&amp; <q>"Bad sub-register"</q>);</td></tr>
<tr><th id="923">923</th><td><u>#<span data-ppcond="923">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="924">924</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DstRegs.count(Src) &amp;&amp; &quot;destructive vector copy&quot;) ? void (0) : __assert_fail (&quot;!DstRegs.count(Src) &amp;&amp; \&quot;destructive vector copy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 924, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#173DstRegs" title='DstRegs' data-ref="173DstRegs">DstRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#176Src" title='Src' data-ref="176Src">Src</a>) &amp;&amp; <q>"destructive vector copy"</q>);</td></tr>
<tr><th id="925">925</th><td>    <a class="local col3 ref" href="#173DstRegs" title='DstRegs' data-ref="173DstRegs">DstRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#175Dst" title='Dst' data-ref="175Dst">Dst</a>);</td></tr>
<tr><th id="926">926</th><td><u>#<span data-ppcond="923">endif</span></u></td></tr>
<tr><th id="927">927</th><td>    Mov = BuildMI(MBB, I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), Dst).addReg(Src);</td></tr>
<tr><th id="928">928</th><td>    <i>// VORR takes two source operands.</i></td></tr>
<tr><th id="929">929</th><td>    <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span>)</td></tr>
<tr><th id="930">930</th><td>      <a class="local col2 ref" href="#172Mov" title='Mov' data-ref="172Mov">Mov</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#176Src" title='Src' data-ref="176Src">Src</a>);</td></tr>
<tr><th id="931">931</th><td>    Mov = Mov.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="932">932</th><td>    <i>// MOVr can set CC.</i></td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>)</td></tr>
<tr><th id="934">934</th><td>      <a class="local col2 ref" href="#172Mov" title='Mov' data-ref="172Mov">Mov</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col2 ref" href="#172Mov" title='Mov' data-ref="172Mov">Mov</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="935">935</th><td>  }</td></tr>
<tr><th id="936">936</th><td>  <i>// Add implicit super-register defs and kills to the last instruction.</i></td></tr>
<tr><th id="937">937</th><td>  Mov-&gt;addRegisterDefined(DestReg, TRI);</td></tr>
<tr><th id="938">938</th><td>  <b>if</b> (KillSrc)</td></tr>
<tr><th id="939">939</th><td>    Mov-&gt;addRegisterKilled(SrcReg, TRI);</td></tr>
<tr><th id="940">940</th><td>}</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::ARMBaseInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="177MI">MI</dfn>,</td></tr>
<tr><th id="943">943</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col8 decl" id="178Src" title='Src' data-type='const llvm::MachineOperand *&amp;' data-ref="178Src">Src</dfn>,</td></tr>
<tr><th id="944">944</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="179Dest" title='Dest' data-type='const llvm::MachineOperand *&amp;' data-ref="179Dest">Dest</dfn>) <em>const</em> {</td></tr>
<tr><th id="945">945</th><td>  <i>// VMOVRRD is also a copy instruction but it requires</i></td></tr>
<tr><th id="946">946</th><td><i>  // special way of handling. It is more complex copy version</i></td></tr>
<tr><th id="947">947</th><td><i>  // and since that we are not considering it. For recognition</i></td></tr>
<tr><th id="948">948</th><td><i>  // of such instruction isExtractSubregLike MI interface fuction</i></td></tr>
<tr><th id="949">949</th><td><i>  // could be used.</i></td></tr>
<tr><th id="950">950</th><td><i>  // VORRq is considered as a move only if two inputs are</i></td></tr>
<tr><th id="951">951</th><td><i>  // the same register.</i></td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (!MI.isMoveReg() ||</td></tr>
<tr><th id="953">953</th><td>      (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VORRq&apos; in namespace &apos;llvm::ARM&apos;">VORRq</span> &amp;&amp;</td></tr>
<tr><th id="954">954</th><td>       MI.getOperand(<var>1</var>).getReg() != MI.getOperand(<var>2</var>).getReg()))</td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="956">956</th><td>  <a class="local col9 ref" href="#179Dest" title='Dest' data-ref="179Dest">Dest</a> = &amp;<a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="957">957</th><td>  <a class="local col8 ref" href="#178Src" title='Src' data-ref="178Src">Src</a> = &amp;<a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="958">958</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="959">959</th><td>}</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="962">962</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="180MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="180MIB">MIB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181Reg" title='Reg' data-type='unsigned int' data-ref="181Reg">Reg</dfn>,</td></tr>
<tr><th id="963">963</th><td>                          <em>unsigned</em> <dfn class="local col2 decl" id="182SubIdx" title='SubIdx' data-type='unsigned int' data-ref="182SubIdx">SubIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="183State" title='State' data-type='unsigned int' data-ref="183State">State</dfn>,</td></tr>
<tr><th id="964">964</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="184TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="184TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="965">965</th><td>  <b>if</b> (!<a class="local col2 ref" href="#182SubIdx" title='SubIdx' data-ref="182SubIdx">SubIdx</a>)</td></tr>
<tr><th id="966">966</th><td>    <b>return</b> <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>, <a class="local col3 ref" href="#183State" title='State' data-ref="183State">State</a>);</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>))</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#184TRI" title='TRI' data-ref="184TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>, <a class="local col2 ref" href="#182SubIdx" title='SubIdx' data-ref="182SubIdx">SubIdx</a>), <a class="local col3 ref" href="#183State" title='State' data-ref="183State">State</a>);</td></tr>
<tr><th id="970">970</th><td>  <b>return</b> <a class="local col0 ref" href="#180MIB" title='MIB' data-ref="180MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>, <a class="local col3 ref" href="#183State" title='State' data-ref="183State">State</a>, <a class="local col2 ref" href="#182SubIdx" title='SubIdx' data-ref="182SubIdx">SubIdx</a>);</td></tr>
<tr><th id="971">971</th><td>}</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="974">974</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis618472" title='llvm::ARMBaseInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis618472">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="185MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="185MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="186I" title='I' data-type='MachineBasicBlock::iterator' data-ref="186I">I</dfn>,</td></tr>
<tr><th id="975">975</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="187SrcReg" title='SrcReg' data-type='unsigned int' data-ref="187SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="188isKill" title='isKill' data-type='bool' data-ref="188isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="189FI" title='FI' data-type='int' data-ref="189FI">FI</dfn>,</td></tr>
<tr><th id="976">976</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="190RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="190RC">RC</dfn>,</td></tr>
<tr><th id="977">977</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="191TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="191TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="192MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="192MF">MF</dfn> = *<a class="local col5 ref" href="#185MBB" title='MBB' data-ref="185MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="979">979</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="193MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="193MFI">MFI</dfn> = <a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="980">980</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194Align" title='Align' data-type='unsigned int' data-ref="194Align">Align</dfn> = <a class="local col3 ref" href="#193MFI" title='MFI' data-ref="193MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#189FI" title='FI' data-ref="189FI">FI</a>);</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="195MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="195MMO">MMO</dfn> = <a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="983">983</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a></span>, <a class="local col9 ref" href="#189FI" title='FI' data-ref="189FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="984">984</th><td>      <a class="local col3 ref" href="#193MFI" title='MFI' data-ref="193MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#189FI" title='FI' data-ref="189FI">FI</a>), <a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <b>switch</b> (<a class="local col1 ref" href="#191TRI" title='TRI' data-ref="191TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#190RC" title='RC' data-ref="190RC">RC</a>)) {</td></tr>
<tr><th id="987">987</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="988">988</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;HPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">HPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="989">989</th><td>        BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VSTRH&apos; in namespace &apos;llvm::ARM&apos;">VSTRH</span>))</td></tr>
<tr><th id="990">990</th><td>            .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="991">991</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="992">992</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="993">993</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="994">994</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="995">995</th><td>      } <b>else</b></td></tr>
<tr><th id="996">996</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 996)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="997">997</th><td>      <b>break</b>;</td></tr>
<tr><th id="998">998</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="999">999</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1000">1000</th><td>        BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>))</td></tr>
<tr><th id="1001">1001</th><td>            .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1002">1002</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1003">1003</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1004">1004</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1005">1005</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1006">1006</th><td>      } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1007">1007</th><td>        BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>))</td></tr>
<tr><th id="1008">1008</th><td>            .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1009">1009</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1010">1010</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1011">1011</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1012">1012</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1013">1013</th><td>      } <b>else</b></td></tr>
<tr><th id="1014">1014</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1014)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1015">1015</th><td>      <b>break</b>;</td></tr>
<tr><th id="1016">1016</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1017">1017</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1018">1018</th><td>        BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>))</td></tr>
<tr><th id="1019">1019</th><td>            .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1020">1020</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1021">1021</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1022">1022</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1023">1023</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1024">1024</th><td>      } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1025">1025</th><td>        <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</a>()) {</td></tr>
<tr><th id="1026">1026</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="196MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="196MIB">MIB</dfn> = BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span>));</td></tr>
<tr><th id="1027">1027</th><td>          AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="1028">1028</th><td>          AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1029">1029</th><td>          MIB.addFrameIndex(FI).addReg(<var>0</var>).addImm(<var>0</var>).addMemOperand(MMO)</td></tr>
<tr><th id="1030">1030</th><td>             .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1031">1031</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1032">1032</th><td>          <i>// Fallback to STM instruction, which has existed since the dawn of</i></td></tr>
<tr><th id="1033">1033</th><td><i>          // time.</i></td></tr>
<tr><th id="1034">1034</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="197MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="197MIB">MIB</dfn> = BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>))</td></tr>
<tr><th id="1035">1035</th><td>                                        .addFrameIndex(FI)</td></tr>
<tr><th id="1036">1036</th><td>                                        .addMemOperand(MMO)</td></tr>
<tr><th id="1037">1037</th><td>                                        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1038">1038</th><td>          AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="1039">1039</th><td>          AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1040">1040</th><td>        }</td></tr>
<tr><th id="1041">1041</th><td>      } <b>else</b></td></tr>
<tr><th id="1042">1042</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1042)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1043">1043</th><td>      <b>break</b>;</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1045">1045</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1046">1046</th><td>        <i>// Use aligned spills if the stack can be realigned.</i></td></tr>
<tr><th id="1047">1047</th><td>        <b>if</b> (<a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a>)) {</td></tr>
<tr><th id="1048">1048</th><td>          BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span>))</td></tr>
<tr><th id="1049">1049</th><td>              .addFrameIndex(FI)</td></tr>
<tr><th id="1050">1050</th><td>              .addImm(<var>16</var>)</td></tr>
<tr><th id="1051">1051</th><td>              .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1052">1052</th><td>              .addMemOperand(MMO)</td></tr>
<tr><th id="1053">1053</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1054">1054</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1055">1055</th><td>          BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VSTMQIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMQIA</span>))</td></tr>
<tr><th id="1056">1056</th><td>              .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1057">1057</th><td>              .addFrameIndex(FI)</td></tr>
<tr><th id="1058">1058</th><td>              .addMemOperand(MMO)</td></tr>
<tr><th id="1059">1059</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1060">1060</th><td>        }</td></tr>
<tr><th id="1061">1061</th><td>      } <b>else</b></td></tr>
<tr><th id="1062">1062</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1062)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1063">1063</th><td>      <b>break</b>;</td></tr>
<tr><th id="1064">1064</th><td>    <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1065">1065</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;DTripleRegClass&apos; in namespace &apos;llvm::ARM&apos;">DTripleRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1066">1066</th><td>        <i>// Use aligned spills if the stack can be realigned.</i></td></tr>
<tr><th id="1067">1067</th><td>        <b>if</b> (<a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a>)) {</td></tr>
<tr><th id="1068">1068</th><td>          BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span>))</td></tr>
<tr><th id="1069">1069</th><td>              .addFrameIndex(FI)</td></tr>
<tr><th id="1070">1070</th><td>              .addImm(<var>16</var>)</td></tr>
<tr><th id="1071">1071</th><td>              .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1072">1072</th><td>              .addMemOperand(MMO)</td></tr>
<tr><th id="1073">1073</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1074">1074</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1075">1075</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="198MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="198MIB">MIB</dfn> = BuildMI(MBB, I, DebugLoc(),</td></tr>
<tr><th id="1076">1076</th><td>                                            get(ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>))</td></tr>
<tr><th id="1077">1077</th><td>                                        .addFrameIndex(FI)</td></tr>
<tr><th id="1078">1078</th><td>                                        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1079">1079</th><td>                                        .addMemOperand(MMO);</td></tr>
<tr><th id="1080">1080</th><td>          MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="1081">1081</th><td>          MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1082">1082</th><td>          AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1083">1083</th><td>        }</td></tr>
<tr><th id="1084">1084</th><td>      } <b>else</b></td></tr>
<tr><th id="1085">1085</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1085)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1086">1086</th><td>      <b>break</b>;</td></tr>
<tr><th id="1087">1087</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1088">1088</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>.hasSubClassEq(RC) || ARM::<span class='error' title="no member named &apos;DQuadRegClass&apos; in namespace &apos;llvm::ARM&apos;">DQuadRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1089">1089</th><td>        <b>if</b> (<a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col2 ref" href="#192MF" title='MF' data-ref="192MF">MF</a>)) {</td></tr>
<tr><th id="1090">1090</th><td>          <i>// FIXME: It's possible to only store part of the QQ register if the</i></td></tr>
<tr><th id="1091">1091</th><td><i>          // spilled def has a sub-register index.</i></td></tr>
<tr><th id="1092">1092</th><td>          BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span>))</td></tr>
<tr><th id="1093">1093</th><td>              .addFrameIndex(FI)</td></tr>
<tr><th id="1094">1094</th><td>              .addImm(<var>16</var>)</td></tr>
<tr><th id="1095">1095</th><td>              .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="1096">1096</th><td>              .addMemOperand(MMO)</td></tr>
<tr><th id="1097">1097</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1098">1098</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1099">1099</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="199MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="199MIB">MIB</dfn> = BuildMI(MBB, I, DebugLoc(),</td></tr>
<tr><th id="1100">1100</th><td>                                            get(ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>))</td></tr>
<tr><th id="1101">1101</th><td>                                        .addFrameIndex(FI)</td></tr>
<tr><th id="1102">1102</th><td>                                        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1103">1103</th><td>                                        .addMemOperand(MMO);</td></tr>
<tr><th id="1104">1104</th><td>          MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="1105">1105</th><td>          MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1106">1106</th><td>          MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1107">1107</th><td>                AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1108">1108</th><td>        }</td></tr>
<tr><th id="1109">1109</th><td>      } <b>else</b></td></tr>
<tr><th id="1110">1110</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1110)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1111">1111</th><td>      <b>break</b>;</td></tr>
<tr><th id="1112">1112</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1113">1113</th><td>      <b>if</b> (ARM::<span class='error' title="no member named &apos;QQQQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQQQPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1114">1114</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="200MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="200MIB">MIB</dfn> = BuildMI(MBB, I, DebugLoc(), get(ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>))</td></tr>
<tr><th id="1115">1115</th><td>                                      .addFrameIndex(FI)</td></tr>
<tr><th id="1116">1116</th><td>                                      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1117">1117</th><td>                                      .addMemOperand(MMO);</td></tr>
<tr><th id="1118">1118</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="1119">1119</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1120">1120</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1121">1121</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1122">1122</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_4&apos; in namespace &apos;llvm::ARM&apos;">dsub_4</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1123">1123</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_5&apos; in namespace &apos;llvm::ARM&apos;">dsub_5</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1124">1124</th><td>        MIB = AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_6&apos; in namespace &apos;llvm::ARM&apos;">dsub_6</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1125">1125</th><td>              AddDReg(MIB, SrcReg, ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span>, <var>0</var>, TRI);</td></tr>
<tr><th id="1126">1126</th><td>      } <b>else</b></td></tr>
<tr><th id="1127">1127</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1127)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1128">1128</th><td>      <b>break</b>;</td></tr>
<tr><th id="1129">1129</th><td>    <b>default</b>:</td></tr>
<tr><th id="1130">1130</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1130)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1131">1131</th><td>  }</td></tr>
<tr><th id="1132">1132</th><td>}</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="201MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="201MI">MI</dfn>,</td></tr>
<tr><th id="1135">1135</th><td>                                              <em>int</em> &amp;<dfn class="local col2 decl" id="202FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="202FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1136">1136</th><td>  <b>switch</b> (<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1137">1137</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1138">1138</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRrs&apos; in namespace &apos;llvm::ARM&apos;">STRrs</span>:</td></tr>
<tr><th id="1139">1139</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRs&apos; in namespace &apos;llvm::ARM&apos;">t2STRs</span>: <i>// FIXME: don't use t2STRs to access frame.</i></td></tr>
<tr><th id="1140">1140</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1141">1141</th><td>        MI.getOperand(<var>3</var>).isImm() &amp;&amp; MI.getOperand(<var>2</var>).getReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1142">1142</th><td>        MI.getOperand(<var>3</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1143">1143</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1144">1144</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1145">1145</th><td>    }</td></tr>
<tr><th id="1146">1146</th><td>    <b>break</b>;</td></tr>
<tr><th id="1147">1147</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="1148">1148</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="1149">1149</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="1150">1150</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="1151">1151</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="1152">1152</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="1153">1153</th><td>        MI.getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1154">1154</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1155">1155</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1156">1156</th><td>    }</td></tr>
<tr><th id="1157">1157</th><td>    <b>break</b>;</td></tr>
<tr><th id="1158">1158</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span>:</td></tr>
<tr><th id="1159">1159</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span>:</td></tr>
<tr><th id="1160">1160</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span>:</td></tr>
<tr><th id="1161">1161</th><td>    <b>if</b> (MI.getOperand(<var>0</var>).isFI() &amp;&amp; MI.getOperand(<var>2</var>).getSubReg() == <var>0</var>) {</td></tr>
<tr><th id="1162">1162</th><td>      FrameIndex = MI.getOperand(<var>0</var>).getIndex();</td></tr>
<tr><th id="1163">1163</th><td>      <b>return</b> MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="1164">1164</th><td>    }</td></tr>
<tr><th id="1165">1165</th><td>    <b>break</b>;</td></tr>
<tr><th id="1166">1166</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMQIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMQIA</span>:</td></tr>
<tr><th id="1167">1167</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>0</var>).getSubReg() == <var>0</var>) {</td></tr>
<tr><th id="1168">1168</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1169">1169</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1170">1170</th><td>    }</td></tr>
<tr><th id="1171">1171</th><td>    <b>break</b>;</td></tr>
<tr><th id="1172">1172</th><td>  }</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1175">1175</th><td>}</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI">MI</dfn>,</td></tr>
<tr><th id="1178">1178</th><td>                                                    <em>int</em> &amp;<dfn class="local col4 decl" id="204FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="204FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1179">1179</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="205Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="205Accesses">Accesses</dfn>;</td></tr>
<tr><th id="1180">1180</th><td>  <b>if</b> (MI.mayStore() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;hasStoreToStackSlot&apos;">hasStoreToStackSlot</span>(MI, Accesses) &amp;&amp;</td></tr>
<tr><th id="1181">1181</th><td>      Accesses.size() == <var>1</var>) {</td></tr>
<tr><th id="1182">1182</th><td>    <a class="local col4 ref" href="#204FrameIndex" title='FrameIndex' data-ref="204FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="1183">1183</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col5 ref" href="#205Accesses" title='Accesses' data-ref="205Accesses">Accesses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="1184">1184</th><td>            -&gt;<a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="1185">1185</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1186">1186</th><td>  }</td></tr>
<tr><th id="1187">1187</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1188">1188</th><td>}</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="1191">1191</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis13135432" title='llvm::ARMBaseInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis13135432">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="206MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="206MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="207I" title='I' data-type='MachineBasicBlock::iterator' data-ref="207I">I</dfn>,</td></tr>
<tr><th id="1192">1192</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="208DestReg" title='DestReg' data-type='unsigned int' data-ref="208DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="209FI" title='FI' data-type='int' data-ref="209FI">FI</dfn>,</td></tr>
<tr><th id="1193">1193</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="210RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="210RC">RC</dfn>,</td></tr>
<tr><th id="1194">1194</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="211TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="211TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1195">1195</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="212DL" title='DL' data-type='llvm::DebugLoc' data-ref="212DL">DL</dfn>;</td></tr>
<tr><th id="1196">1196</th><td>  <b>if</b> (<a class="local col7 ref" href="#207I" title='I' data-ref="207I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#206MBB" title='MBB' data-ref="206MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#207I" title='I' data-ref="207I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1197">1197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="213MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="213MF">MF</dfn> = *<a class="local col6 ref" href="#206MBB" title='MBB' data-ref="206MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1198">1198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="214MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="214MFI">MFI</dfn> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1199">1199</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="215Align" title='Align' data-type='unsigned int' data-ref="215Align">Align</dfn> = <a class="local col4 ref" href="#214MFI" title='MFI' data-ref="214MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#209FI" title='FI' data-ref="209FI">FI</a>);</td></tr>
<tr><th id="1200">1200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="216MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="216MMO">MMO</dfn> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1201">1201</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a></span>, <a class="local col9 ref" href="#209FI" title='FI' data-ref="209FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="1202">1202</th><td>      <a class="local col4 ref" href="#214MFI" title='MFI' data-ref="214MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#209FI" title='FI' data-ref="209FI">FI</a>), <a class="local col5 ref" href="#215Align" title='Align' data-ref="215Align">Align</a>);</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <b>switch</b> (<a class="local col1 ref" href="#211TRI" title='TRI' data-ref="211TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#210RC" title='RC' data-ref="210RC">RC</a>)) {</td></tr>
<tr><th id="1205">1205</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1206">1206</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;HPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">HPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1207">1207</th><td>      BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDRH&apos; in namespace &apos;llvm::ARM&apos;">VLDRH</span>), DestReg)</td></tr>
<tr><th id="1208">1208</th><td>          .addFrameIndex(FI)</td></tr>
<tr><th id="1209">1209</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1210">1210</th><td>          .addMemOperand(MMO)</td></tr>
<tr><th id="1211">1211</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1212">1212</th><td>    } <b>else</b></td></tr>
<tr><th id="1213">1213</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1213)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1214">1214</th><td>    <b>break</b>;</td></tr>
<tr><th id="1215">1215</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1216">1216</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1217">1217</th><td>      BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>), DestReg)</td></tr>
<tr><th id="1218">1218</th><td>          .addFrameIndex(FI)</td></tr>
<tr><th id="1219">1219</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1220">1220</th><td>          .addMemOperand(MMO)</td></tr>
<tr><th id="1221">1221</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1222">1222</th><td>    } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1223">1223</th><td>      BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>), DestReg)</td></tr>
<tr><th id="1224">1224</th><td>          .addFrameIndex(FI)</td></tr>
<tr><th id="1225">1225</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1226">1226</th><td>          .addMemOperand(MMO)</td></tr>
<tr><th id="1227">1227</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1228">1228</th><td>    } <b>else</b></td></tr>
<tr><th id="1229">1229</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1229)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1230">1230</th><td>    <b>break</b>;</td></tr>
<tr><th id="1231">1231</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1232">1232</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1233">1233</th><td>      BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>), DestReg)</td></tr>
<tr><th id="1234">1234</th><td>          .addFrameIndex(FI)</td></tr>
<tr><th id="1235">1235</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1236">1236</th><td>          .addMemOperand(MMO)</td></tr>
<tr><th id="1237">1237</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1238">1238</th><td>    } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1239">1239</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col7 decl" id="217MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="217MIB">MIB</dfn>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>      <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</a>()) {</td></tr>
<tr><th id="1242">1242</th><td>        MIB = BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span>));</td></tr>
<tr><th id="1243">1243</th><td>        AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1244">1244</th><td>        AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1245">1245</th><td>        MIB.addFrameIndex(FI).addReg(<var>0</var>).addImm(<var>0</var>).addMemOperand(MMO)</td></tr>
<tr><th id="1246">1246</th><td>           .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1247">1247</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1248">1248</th><td>        <i>// Fallback to LDM instruction, which has existed since the dawn of</i></td></tr>
<tr><th id="1249">1249</th><td><i>        // time.</i></td></tr>
<tr><th id="1250">1250</th><td>        MIB = BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>))</td></tr>
<tr><th id="1251">1251</th><td>                  .addFrameIndex(FI)</td></tr>
<tr><th id="1252">1252</th><td>                  .addMemOperand(MMO)</td></tr>
<tr><th id="1253">1253</th><td>                  .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1254">1254</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1255">1255</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1256">1256</th><td>      }</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>))</td></tr>
<tr><th id="1259">1259</th><td>        <a class="local col7 ref" href="#217MIB" title='MIB' data-ref="217MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1260">1260</th><td>    } <b>else</b></td></tr>
<tr><th id="1261">1261</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1261)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1262">1262</th><td>    <b>break</b>;</td></tr>
<tr><th id="1263">1263</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1264">1264</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1265">1265</th><td>      <b>if</b> (<a class="local col5 ref" href="#215Align" title='Align' data-ref="215Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>)) {</td></tr>
<tr><th id="1266">1266</th><td>        BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>), DestReg)</td></tr>
<tr><th id="1267">1267</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1268">1268</th><td>            .addImm(<var>16</var>)</td></tr>
<tr><th id="1269">1269</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1270">1270</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1271">1271</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1272">1272</th><td>        BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDMQIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMQIA</span>), DestReg)</td></tr>
<tr><th id="1273">1273</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1274">1274</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1275">1275</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1276">1276</th><td>      }</td></tr>
<tr><th id="1277">1277</th><td>    } <b>else</b></td></tr>
<tr><th id="1278">1278</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1278)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1279">1279</th><td>    <b>break</b>;</td></tr>
<tr><th id="1280">1280</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="1281">1281</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;DTripleRegClass&apos; in namespace &apos;llvm::ARM&apos;">DTripleRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1282">1282</th><td>      <b>if</b> (<a class="local col5 ref" href="#215Align" title='Align' data-ref="215Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>)) {</td></tr>
<tr><th id="1283">1283</th><td>        BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span>), DestReg)</td></tr>
<tr><th id="1284">1284</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1285">1285</th><td>            .addImm(<var>16</var>)</td></tr>
<tr><th id="1286">1286</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1287">1287</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1288">1288</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1289">1289</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="218MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="218MIB">MIB</dfn> = BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>))</td></tr>
<tr><th id="1290">1290</th><td>                                      .addFrameIndex(FI)</td></tr>
<tr><th id="1291">1291</th><td>                                      .addMemOperand(MMO)</td></tr>
<tr><th id="1292">1292</th><td>                                      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1293">1293</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1294">1294</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1295">1295</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1296">1296</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>))</td></tr>
<tr><th id="1297">1297</th><td>          <a class="local col8 ref" href="#218MIB" title='MIB' data-ref="218MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1298">1298</th><td>      }</td></tr>
<tr><th id="1299">1299</th><td>    } <b>else</b></td></tr>
<tr><th id="1300">1300</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1300)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1301">1301</th><td>    <b>break</b>;</td></tr>
<tr><th id="1302">1302</th><td>   <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1303">1303</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;QQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClass</span>.hasSubClassEq(RC) || ARM::<span class='error' title="no member named &apos;DQuadRegClass&apos; in namespace &apos;llvm::ARM&apos;">DQuadRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1304">1304</th><td>      <b>if</b> (<a class="local col5 ref" href="#215Align" title='Align' data-ref="215Align">Align</a> &gt;= <var>16</var> &amp;&amp; <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::canRealignStack' data-ref="_ZNK4llvm19ARMBaseRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>)) {</td></tr>
<tr><th id="1305">1305</th><td>        BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span>), DestReg)</td></tr>
<tr><th id="1306">1306</th><td>            .addFrameIndex(FI)</td></tr>
<tr><th id="1307">1307</th><td>            .addImm(<var>16</var>)</td></tr>
<tr><th id="1308">1308</th><td>            .addMemOperand(MMO)</td></tr>
<tr><th id="1309">1309</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1310">1310</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1311">1311</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="219MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="219MIB">MIB</dfn> = BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>))</td></tr>
<tr><th id="1312">1312</th><td>                                      .addFrameIndex(FI)</td></tr>
<tr><th id="1313">1313</th><td>                                      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1314">1314</th><td>                                      .addMemOperand(MMO);</td></tr>
<tr><th id="1315">1315</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1316">1316</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1317">1317</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1318">1318</th><td>        MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1319">1319</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>))</td></tr>
<tr><th id="1320">1320</th><td>          <a class="local col9 ref" href="#219MIB" title='MIB' data-ref="219MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1321">1321</th><td>      }</td></tr>
<tr><th id="1322">1322</th><td>    } <b>else</b></td></tr>
<tr><th id="1323">1323</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1323)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1324">1324</th><td>    <b>break</b>;</td></tr>
<tr><th id="1325">1325</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1326">1326</th><td>    <b>if</b> (ARM::<span class='error' title="no member named &apos;QQQQPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QQQQPRRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="1327">1327</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="220MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="220MIB">MIB</dfn> = BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>))</td></tr>
<tr><th id="1328">1328</th><td>                                    .addFrameIndex(FI)</td></tr>
<tr><th id="1329">1329</th><td>                                    .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1330">1330</th><td>                                    .addMemOperand(MMO);</td></tr>
<tr><th id="1331">1331</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1332">1332</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1333">1333</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1334">1334</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1335">1335</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_4&apos; in namespace &apos;llvm::ARM&apos;">dsub_4</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1336">1336</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_5&apos; in namespace &apos;llvm::ARM&apos;">dsub_5</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1337">1337</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_6&apos; in namespace &apos;llvm::ARM&apos;">dsub_6</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1338">1338</th><td>      MIB = AddDReg(MIB, DestReg, ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span>, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="1339">1339</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>))</td></tr>
<tr><th id="1340">1340</th><td>        <a class="local col0 ref" href="#220MIB" title='MIB' data-ref="220MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#208DestReg" title='DestReg' data-ref="208DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="1341">1341</th><td>    } <b>else</b></td></tr>
<tr><th id="1342">1342</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reg class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1342)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reg class!"</q>);</td></tr>
<tr><th id="1343">1343</th><td>    <b>break</b>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>default</b>:</td></tr>
<tr><th id="1345">1345</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown regclass!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1345)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1346">1346</th><td>  }</td></tr>
<tr><th id="1347">1347</th><td>}</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="221MI">MI</dfn>,</td></tr>
<tr><th id="1350">1350</th><td>                                               <em>int</em> &amp;<dfn class="local col2 decl" id="222FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="222FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1351">1351</th><td>  <b>switch</b> (<a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1352">1352</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1353">1353</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:  <i>// FIXME: don't use t2LDRs to access frame.</i></td></tr>
<tr><th id="1355">1355</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1356">1356</th><td>        MI.getOperand(<var>3</var>).isImm() &amp;&amp; MI.getOperand(<var>2</var>).getReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1357">1357</th><td>        MI.getOperand(<var>3</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1358">1358</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1359">1359</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1360">1360</th><td>    }</td></tr>
<tr><th id="1361">1361</th><td>    <b>break</b>;</td></tr>
<tr><th id="1362">1362</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1367">1367</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="1368">1368</th><td>        MI.getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="1369">1369</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1370">1370</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1371">1371</th><td>    }</td></tr>
<tr><th id="1372">1372</th><td>    <b>break</b>;</td></tr>
<tr><th id="1373">1373</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>:</td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8TPseudo</span>:</td></tr>
<tr><th id="1375">1375</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16TPseudo</span>:</td></tr>
<tr><th id="1376">1376</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32TPseudo</span>:</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span>:</td></tr>
<tr><th id="1378">1378</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>:</td></tr>
<tr><th id="1379">1379</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>:</td></tr>
<tr><th id="1380">1380</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>:</td></tr>
<tr><th id="1381">1381</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span>:</td></tr>
<tr><th id="1382">1382</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>0</var>).getSubReg() == <var>0</var>) {</td></tr>
<tr><th id="1383">1383</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1384">1384</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1385">1385</th><td>    }</td></tr>
<tr><th id="1386">1386</th><td>    <b>break</b>;</td></tr>
<tr><th id="1387">1387</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMQIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMQIA</span>:</td></tr>
<tr><th id="1388">1388</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).isFI() &amp;&amp; MI.getOperand(<var>0</var>).getSubReg() == <var>0</var>) {</td></tr>
<tr><th id="1389">1389</th><td>      FrameIndex = MI.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1390">1390</th><td>      <b>return</b> MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1391">1391</th><td>    }</td></tr>
<tr><th id="1392">1392</th><td>    <b>break</b>;</td></tr>
<tr><th id="1393">1393</th><td>  }</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1396">1396</th><td>}</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="223MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="223MI">MI</dfn>,</td></tr>
<tr><th id="1399">1399</th><td>                                                     <em>int</em> &amp;<dfn class="local col4 decl" id="224FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="224FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1400">1400</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="225Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="225Accesses">Accesses</dfn>;</td></tr>
<tr><th id="1401">1401</th><td>  <b>if</b> (MI.mayLoad() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;hasLoadFromStackSlot&apos;">hasLoadFromStackSlot</span>(MI, Accesses) &amp;&amp;</td></tr>
<tr><th id="1402">1402</th><td>      Accesses.size() == <var>1</var>) {</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col4 ref" href="#224FrameIndex" title='FrameIndex' data-ref="224FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="1404">1404</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col5 ref" href="#225Accesses" title='Accesses' data-ref="225Accesses">Accesses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="1405">1405</th><td>            -&gt;<a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="1406">1406</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1407">1407</th><td>  }</td></tr>
<tr><th id="1408">1408</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1409">1409</th><td>}</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><i class="doc">/// Expands MEMCPY to either LDMIA/STMIA or LDMIA_UPD/STMID_UPD</i></td></tr>
<tr><th id="1412">1412</th><td><i class="doc">/// depending on whether the result is used.</i></td></tr>
<tr><th id="1413">1413</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="226MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="226MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1414">1414</th><td>  <em>bool</em> <dfn class="local col7 decl" id="227isThumb1" title='isThumb1' data-type='bool' data-ref="227isThumb1">isThumb1</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="1415">1415</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228isThumb2" title='isThumb2' data-type='bool' data-ref="228isThumb2">isThumb2</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>();</td></tr>
<tr><th id="1416">1416</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="local col9 decl" id="229TII" title='TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="229TII">TII</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="230dl" title='dl' data-type='llvm::DebugLoc' data-ref="230dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1419">1419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="231BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="231BB">BB</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="232LDM" title='LDM' data-type='llvm::MachineInstrBuilder' data-ref="232LDM">LDM</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col3 decl" id="233STM" title='STM' data-type='llvm::MachineInstrBuilder' data-ref="233STM">STM</dfn>;</td></tr>
<tr><th id="1422">1422</th><td>  <b>if</b> (<a class="local col7 ref" href="#227isThumb1" title='isThumb1' data-ref="227isThumb1">isThumb1</a> || !<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1423">1423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="234LDWb" title='LDWb' data-type='llvm::MachineOperand' data-ref="234LDWb">LDWb</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1424">1424</th><td>    LDM = BuildMI(*BB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span></td></tr>
<tr><th id="1425">1425</th><td>                                                 : isThumb1 ? ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span></td></tr>
<tr><th id="1426">1426</th><td>                                                            : ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>))</td></tr>
<tr><th id="1427">1427</th><td>              .add(LDWb);</td></tr>
<tr><th id="1428">1428</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1429">1429</th><td>    LDM = BuildMI(*BB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span> : ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>));</td></tr>
<tr><th id="1430">1430</th><td>  }</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <b>if</b> (<a class="local col7 ref" href="#227isThumb1" title='isThumb1' data-ref="227isThumb1">isThumb1</a> || !<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1433">1433</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="235STWb" title='STWb' data-type='llvm::MachineOperand' data-ref="235STWb">STWb</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1434">1434</th><td>    STM = BuildMI(*BB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(isThumb2 ? ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span></td></tr>
<tr><th id="1435">1435</th><td>                                                 : isThumb1 ? ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span></td></tr>
<tr><th id="1436">1436</th><td>                                                            : ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>))</td></tr>
<tr><th id="1437">1437</th><td>              .add(STWb);</td></tr>
<tr><th id="1438">1438</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1439">1439</th><td>    STM = BuildMI(*BB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(isThumb2 ? ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span> : ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>));</td></tr>
<tr><th id="1440">1440</th><td>  }</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="236LDBase" title='LDBase' data-type='llvm::MachineOperand' data-ref="236LDBase">LDBase</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1443">1443</th><td>  LDM.add(LDBase).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="237STBase" title='STBase' data-type='llvm::MachineOperand' data-ref="237STBase">STBase</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1446">1446</th><td>  STM.add(STBase).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <i>// Sort the scratch registers into ascending order.</i></td></tr>
<tr><th id="1449">1449</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::ARMBaseRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;"><dfn class="local col8 decl" id="238TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="238TRI">TRI</dfn></span> = getRegisterInfo();</td></tr>
<tr><th id="1450">1450</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>6</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="239ScratchRegs" title='ScratchRegs' data-type='SmallVector&lt;unsigned int, 6&gt;' data-ref="239ScratchRegs">ScratchRegs</dfn>;</td></tr>
<tr><th id="1451">1451</th><td>  <b>for</b>(<em>unsigned</em> <dfn class="local col0 decl" id="240I" title='I' data-type='unsigned int' data-ref="240I">I</dfn> = <var>5</var>; <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a> &lt; <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>)</td></tr>
<tr><th id="1452">1452</th><td>    <a class="local col9 ref" href="#239ScratchRegs" title='ScratchRegs' data-ref="239ScratchRegs">ScratchRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1453">1453</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col9 ref" href="#239ScratchRegs" title='ScratchRegs' data-ref="239ScratchRegs">ScratchRegs</a></span>,</td></tr>
<tr><th id="1454">1454</th><td>             [&amp;TRI](<em>const</em> <em>unsigned</em> &amp;<dfn class="local col1 decl" id="241Reg1" title='Reg1' data-type='const unsigned int &amp;' data-ref="241Reg1">Reg1</dfn>, <em>const</em> <em>unsigned</em> &amp;<dfn class="local col2 decl" id="242Reg2" title='Reg2' data-type='const unsigned int &amp;' data-ref="242Reg2">Reg2</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1455">1455</th><td>               <b>return</b> TRI.getEncodingValue(Reg1) &lt;</td></tr>
<tr><th id="1456">1456</th><td>                      TRI.getEncodingValue(Reg2);</td></tr>
<tr><th id="1457">1457</th><td>             });</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="243Reg" title='Reg' data-type='const unsigned int &amp;' data-ref="243Reg">Reg</dfn> : <a class="local col9 ref" href="#239ScratchRegs" title='ScratchRegs' data-ref="239ScratchRegs">ScratchRegs</a>) {</td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col2 ref" href="#232LDM" title='LDM' data-ref="232LDM">LDM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#243Reg" title='Reg' data-ref="243Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="1461">1461</th><td>    <a class="local col3 ref" href="#233STM" title='STM' data-ref="233STM">STM</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#243Reg" title='Reg' data-ref="243Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="1462">1462</th><td>  }</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>  <a class="local col1 ref" href="#231BB" title='BB' data-ref="231BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>);</td></tr>
<tr><th id="1465">1465</th><td>}</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="244MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1468">1468</th><td>  <b>if</b> (<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>) {</td></tr>
<tr><th id="1469">1469</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getSubtarget().getTargetTriple().isOSBinFormatMachO() &amp;&amp; &quot;LOAD_STACK_GUARD currently supported only for MachO.&quot;) ? void (0) : __assert_fail (&quot;getSubtarget().getTargetTriple().isOSBinFormatMachO() &amp;&amp; \&quot;LOAD_STACK_GUARD currently supported only for MachO.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1470, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getTargetTripleEv" title='llvm::ARMSubtarget::getTargetTriple' data-ref="_ZNK4llvm12ARMSubtarget15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>() &amp;&amp;</td></tr>
<tr><th id="1470">1470</th><td>           <q>"LOAD_STACK_GUARD currently supported only for MachO."</q>);</td></tr>
<tr><th id="1471">1471</th><td>    <a class="virtual member" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16ARMBaseInstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1472">1472</th><td>    <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1473">1473</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1474">1474</th><td>  }</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>  <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;MEMCPY&apos; in namespace &apos;llvm::ARM&apos;">MEMCPY</span>) {</td></tr>
<tr><th id="1477">1477</th><td>    <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ARMBaseInstrInfo::expandMEMCPY' data-ref="_ZNK4llvm16ARMBaseInstrInfo12expandMEMCPYENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandMEMCPY</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1478">1478</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1479">1479</th><td>  }</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>  <i>// This hook gets to expand COPY instructions before they become</i></td></tr>
<tr><th id="1482">1482</th><td><i>  // copyPhysReg() calls.  Look for VMOVS instructions that can legally be</i></td></tr>
<tr><th id="1483">1483</th><td><i>  // widened to VMOVD.  We prefer the VMOVD when possible because it may be</i></td></tr>
<tr><th id="1484">1484</th><td><i>  // changed into a VORR that can go down the NEON pipeline.</i></td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (!<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv" title='llvm::ARMSubtarget::dontWidenVMOVS' data-ref="_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv">dontWidenVMOVS</a>() || !<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>())</td></tr>
<tr><th id="1486">1486</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <i>// Look for a copy between even S-registers.  That is where we keep floats</i></td></tr>
<tr><th id="1489">1489</th><td><i>  // when using NEON v2f32 instructions for f32 arithmetic.</i></td></tr>
<tr><th id="1490">1490</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245DstRegS" title='DstRegS' data-type='unsigned int' data-ref="245DstRegS">DstRegS</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1491">1491</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246SrcRegS" title='SrcRegS' data-type='unsigned int' data-ref="246SrcRegS">SrcRegS</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1492">1492</th><td>  <b>if</b> (!ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(DstRegS, SrcRegS))</td></tr>
<tr><th id="1493">1493</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col7 decl" id="247TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="247TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="1496">1496</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248DstRegD" title='DstRegD' data-type='unsigned int' data-ref="248DstRegD">DstRegD</dfn> = TRI-&gt;getMatchingSuperReg(DstRegS, ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>,</td></tr>
<tr><th id="1497">1497</th><td>                                              &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="1498">1498</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249SrcRegD" title='SrcRegD' data-type='unsigned int' data-ref="249SrcRegD">SrcRegD</dfn> = TRI-&gt;getMatchingSuperReg(SrcRegS, ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>,</td></tr>
<tr><th id="1499">1499</th><td>                                              &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="1500">1500</th><td>  <b>if</b> (!<a class="local col8 ref" href="#248DstRegD" title='DstRegD' data-ref="248DstRegD">DstRegD</a> || !<a class="local col9 ref" href="#249SrcRegD" title='SrcRegD' data-ref="249SrcRegD">SrcRegD</a>)</td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>  <i>// We want to widen this into a DstRegD = VMOVD SrcRegD copy.  This is only</i></td></tr>
<tr><th id="1504">1504</th><td><i>  // legal if the COPY already defines the full DstRegD, and it isn't a</i></td></tr>
<tr><th id="1505">1505</th><td><i>  // sub-register insertion.</i></td></tr>
<tr><th id="1506">1506</th><td>  <b>if</b> (!MI.definesRegister(DstRegD, TRI) || MI.readsRegister(DstRegD, TRI))</td></tr>
<tr><th id="1507">1507</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>  <i>// A dead copy shouldn't show up here, but reject it just in case.</i></td></tr>
<tr><th id="1510">1510</th><td>  <b>if</b> (<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1511">1511</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <i>// All clear, widen the COPY.</i></td></tr>
<tr><th id="1514">1514</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;widening:    &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"widening:    "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1515">1515</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="250MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="250MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <i>// Get rid of the old implicit-def of DstRegD.  Leave it if it defines a Q-reg</i></td></tr>
<tr><th id="1518">1518</th><td><i>  // or some other super-register.</i></td></tr>
<tr><th id="1519">1519</th><td>  <em>int</em> <dfn class="local col1 decl" id="251ImpDefIdx" title='ImpDefIdx' data-type='int' data-ref="251ImpDefIdx">ImpDefIdx</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col8 ref" href="#248DstRegD" title='DstRegD' data-ref="248DstRegD">DstRegD</a>);</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b> (<a class="local col1 ref" href="#251ImpDefIdx" title='ImpDefIdx' data-ref="251ImpDefIdx">ImpDefIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="1521">1521</th><td>    <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col1 ref" href="#251ImpDefIdx" title='ImpDefIdx' data-ref="251ImpDefIdx">ImpDefIdx</a>);</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>  <i>// Change the opcode and operands.</i></td></tr>
<tr><th id="1524">1524</th><td>  MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>));</td></tr>
<tr><th id="1525">1525</th><td>  <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#248DstRegD" title='DstRegD' data-ref="248DstRegD">DstRegD</a>);</td></tr>
<tr><th id="1526">1526</th><td>  <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#249SrcRegD" title='SrcRegD' data-ref="249SrcRegD">SrcRegD</a>);</td></tr>
<tr><th id="1527">1527</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <i>// We are now reading SrcRegD instead of SrcRegS.  This may upset the</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // register scavenger and machine verifier, so we need to indicate that we</i></td></tr>
<tr><th id="1531">1531</th><td><i>  // are reading an undefined value from SrcRegD, but a proper value from</i></td></tr>
<tr><th id="1532">1532</th><td><i>  // SrcRegS.</i></td></tr>
<tr><th id="1533">1533</th><td>  <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1534">1534</th><td>  <a class="local col0 ref" href="#250MIB" title='MIB' data-ref="250MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#246SrcRegS" title='SrcRegS' data-ref="246SrcRegS">SrcRegS</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <i>// SrcRegD may actually contain an unrelated value in the ssub_1</i></td></tr>
<tr><th id="1537">1537</th><td><i>  // sub-register.  Don't kill it.  Only kill the ssub_0 sub-register.</i></td></tr>
<tr><th id="1538">1538</th><td>  <b>if</b> (<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1539">1539</th><td>    <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1540">1540</th><td>    MI.addRegisterKilled(SrcRegS, TRI, <b>true</b>);</td></tr>
<tr><th id="1541">1541</th><td>  }</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-instrinfo&quot;)) { dbgs() &lt;&lt; &quot;replaced by: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"replaced by: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>);</td></tr>
<tr><th id="1544">1544</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1545">1545</th><td>}</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><i class="doc" data-doc="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">/// Create a copy of a const pool value. Update CPI to the new index and return</i></td></tr>
<tr><th id="1548">1548</th><td><i class="doc" data-doc="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">/// the label UID.</i></td></tr>
<tr><th id="1549">1549</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12duplicateCPVRN4llvm15MachineFunctionERj" title='duplicateCPV' data-type='unsigned int duplicateCPV(llvm::MachineFunction &amp; MF, unsigned int &amp; CPI)' data-ref="_ZL12duplicateCPVRN4llvm15MachineFunctionERj">duplicateCPV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="252MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="252MF">MF</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="253CPI" title='CPI' data-type='unsigned int &amp;' data-ref="253CPI">CPI</dfn>) {</td></tr>
<tr><th id="1550">1550</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col4 decl" id="254MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="254MCP">MCP</dfn> = <a class="local col2 ref" href="#252MF" title='MF' data-ref="252MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="1551">1551</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col5 decl" id="255AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="255AFI">AFI</dfn> = <a class="local col2 ref" href="#252MF" title='MF' data-ref="252MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col6 decl" id="256MCPE" title='MCPE' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="256MCPE">MCPE</dfn> = <a class="local col4 ref" href="#254MCP" title='MCP' data-ref="254MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#253CPI" title='CPI' data-ref="253CPI">CPI</a>]</a>;</td></tr>
<tr><th id="1554">1554</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MCPE.isMachineConstantPoolEntry() &amp;&amp; &quot;Expecting a machine constantpool entry!&quot;) ? void (0) : __assert_fail (&quot;MCPE.isMachineConstantPoolEntry() &amp;&amp; \&quot;Expecting a machine constantpool entry!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1555, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#256MCPE" title='MCPE' data-ref="256MCPE">MCPE</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>() &amp;&amp;</td></tr>
<tr><th id="1555">1555</th><td>         <q>"Expecting a machine constantpool entry!"</q>);</td></tr>
<tr><th id="1556">1556</th><td>  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col7 decl" id="257ACPV" title='ACPV' data-type='llvm::ARMConstantPoolValue *' data-ref="257ACPV">ACPV</dfn> =</td></tr>
<tr><th id="1557">1557</th><td>    <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col6 ref" href="#256MCPE" title='MCPE' data-ref="256MCPE">MCPE</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="258PCLabelId" title='PCLabelId' data-type='unsigned int' data-ref="258PCLabelId">PCLabelId</dfn> = <a class="local col5 ref" href="#255AFI" title='AFI' data-ref="255AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="1560">1560</th><td>  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col9 decl" id="259NewCPV" title='NewCPV' data-type='llvm::ARMConstantPoolValue *' data-ref="259NewCPV">NewCPV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <i>// FIXME: The below assumes PIC relocation model and that the function</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // is Thumb mode (t1 or t2). PCAdjustment would be 8 for ARM mode PIC, and</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // zero for non-PIC in ARM or Thumb. The callers are all of thumb LDR</i></td></tr>
<tr><th id="1565">1565</th><td><i>  // instructions, so that's probably OK, but is PIC always correct when</i></td></tr>
<tr><th id="1566">1566</th><td><i>  // we get here?</i></td></tr>
<tr><th id="1567">1567</th><td>  <b>if</b> (<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue13isGlobalValueEv" title='llvm::ARMConstantPoolValue::isGlobalValue' data-ref="_ZNK4llvm20ARMConstantPoolValue13isGlobalValueEv">isGlobalValue</a>())</td></tr>
<tr><th id="1568">1568</th><td>    <a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb">Create</a>(</td></tr>
<tr><th id="1569">1569</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>&gt;(<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>)-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm23ARMConstantPoolConstant5getGVEv" title='llvm::ARMConstantPoolConstant::getGV' data-ref="_ZNK4llvm23ARMConstantPoolConstant5getGVEv">getGV</a>(), <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPKind::CPValue" title='llvm::ARMCP::ARMCPKind::CPValue' data-ref="llvm::ARMCP::ARMCPKind::CPValue">CPValue</a>,</td></tr>
<tr><th id="1570">1570</th><td>        <var>4</var>, <a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue11getModifierEv" title='llvm::ARMConstantPoolValue::getModifier' data-ref="_ZNK4llvm20ARMConstantPoolValue11getModifierEv">getModifier</a>(), <a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue21mustAddCurrentAddressEv" title='llvm::ARMConstantPoolValue::mustAddCurrentAddress' data-ref="_ZNK4llvm20ARMConstantPoolValue21mustAddCurrentAddressEv">mustAddCurrentAddress</a>());</td></tr>
<tr><th id="1571">1571</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue11isExtSymbolEv" title='llvm::ARMConstantPoolValue::isExtSymbol' data-ref="_ZNK4llvm20ARMConstantPoolValue11isExtSymbolEv">isExtSymbol</a>())</td></tr>
<tr><th id="1572">1572</th><td>    <a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>::</td></tr>
<tr><th id="1573">1573</th><td>      <a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" title='llvm::ARMConstantPoolSymbol::Create' data-ref="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh">Create</a>(<span class='refarg'><a class="local col2 ref" href="#252MF" title='MF' data-ref="252MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="1574">1574</th><td>             <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>&gt;(<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>)-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm21ARMConstantPoolSymbol9getSymbolEv" title='llvm::ARMConstantPoolSymbol::getSymbol' data-ref="_ZNK4llvm21ARMConstantPoolSymbol9getSymbolEv">getSymbol</a>(), <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>, <var>4</var>);</td></tr>
<tr><th id="1575">1575</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue14isBlockAddressEv" title='llvm::ARMConstantPoolValue::isBlockAddress' data-ref="_ZNK4llvm20ARMConstantPoolValue14isBlockAddressEv">isBlockAddress</a>())</td></tr>
<tr><th id="1576">1576</th><td>    <a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::</td></tr>
<tr><th id="1577">1577</th><td>      <a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh">Create</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>&gt;(<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>)-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm23ARMConstantPoolConstant15getBlockAddressEv" title='llvm::ARMConstantPoolConstant::getBlockAddress' data-ref="_ZNK4llvm23ARMConstantPoolConstant15getBlockAddressEv">getBlockAddress</a>(), <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>,</td></tr>
<tr><th id="1578">1578</th><td>             <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPKind::CPBlockAddress" title='llvm::ARMCP::ARMCPKind::CPBlockAddress' data-ref="llvm::ARMCP::ARMCPKind::CPBlockAddress">CPBlockAddress</a>, <var>4</var>);</td></tr>
<tr><th id="1579">1579</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue6isLSDAEv" title='llvm::ARMConstantPoolValue::isLSDA' data-ref="_ZNK4llvm20ARMConstantPoolValue6isLSDAEv">isLSDA</a>())</td></tr>
<tr><th id="1580">1580</th><td>    <a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh">Create</a>(&amp;<a class="local col2 ref" href="#252MF" title='MF' data-ref="252MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(), <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>,</td></tr>
<tr><th id="1581">1581</th><td>                                             <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPKind::CPLSDA" title='llvm::ARMCP::ARMCPKind::CPLSDA' data-ref="llvm::ARMCP::ARMCPKind::CPLSDA">CPLSDA</a>, <var>4</var>);</td></tr>
<tr><th id="1582">1582</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm20ARMConstantPoolValue19isMachineBasicBlockEv" title='llvm::ARMConstantPoolValue::isMachineBasicBlock' data-ref="_ZNK4llvm20ARMConstantPoolValue19isMachineBasicBlockEv">isMachineBasicBlock</a>())</td></tr>
<tr><th id="1583">1583</th><td>    <a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolMBB" title='llvm::ARMConstantPoolMBB' data-ref="llvm::ARMConstantPoolMBB">ARMConstantPoolMBB</a>::</td></tr>
<tr><th id="1584">1584</th><td>      <a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm18ARMConstantPoolMBB6CreateERNS_11LLVMContextEPKNS_17MachineBasicBlockEjh" title='llvm::ARMConstantPoolMBB::Create' data-ref="_ZN4llvm18ARMConstantPoolMBB6CreateERNS_11LLVMContextEPKNS_17MachineBasicBlockEjh">Create</a>(<span class='refarg'><a class="local col2 ref" href="#252MF" title='MF' data-ref="252MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="1585">1585</th><td>             <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolMBB" title='llvm::ARMConstantPoolMBB' data-ref="llvm::ARMConstantPoolMBB">ARMConstantPoolMBB</a>&gt;(<a class="local col7 ref" href="#257ACPV" title='ACPV' data-ref="257ACPV">ACPV</a>)-&gt;<a class="ref" href="ARMConstantPoolValue.h.html#_ZNK4llvm18ARMConstantPoolMBB6getMBBEv" title='llvm::ARMConstantPoolMBB::getMBB' data-ref="_ZNK4llvm18ARMConstantPoolMBB6getMBBEv">getMBB</a>(), <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>, <var>4</var>);</td></tr>
<tr><th id="1586">1586</th><td>  <b>else</b></td></tr>
<tr><th id="1587">1587</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected ARM constantpool value type!!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1587)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected ARM constantpool value type!!"</q>);</td></tr>
<tr><th id="1588">1588</th><td>  <a class="local col3 ref" href="#253CPI" title='CPI' data-ref="253CPI">CPI</a> = <a class="local col4 ref" href="#254MCP" title='MCP' data-ref="254MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(<a class="local col9 ref" href="#259NewCPV" title='NewCPV' data-ref="259NewCPV">NewCPV</a>, <a class="local col6 ref" href="#256MCPE" title='MCPE' data-ref="256MCPE">MCPE</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry12getAlignmentEv" title='llvm::MachineConstantPoolEntry::getAlignment' data-ref="_ZNK4llvm24MachineConstantPoolEntry12getAlignmentEv">getAlignment</a>());</td></tr>
<tr><th id="1589">1589</th><td>  <b>return</b> <a class="local col8 ref" href="#258PCLabelId" title='PCLabelId' data-ref="258PCLabelId">PCLabelId</a>;</td></tr>
<tr><th id="1590">1590</th><td>}</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::reMaterialize' data-ref="_ZNK4llvm16ARMBaseInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="260MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="260MBB">MBB</dfn>,</td></tr>
<tr><th id="1593">1593</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="261I" title='I' data-type='MachineBasicBlock::iterator' data-ref="261I">I</dfn>,</td></tr>
<tr><th id="1594">1594</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="262DestReg" title='DestReg' data-type='unsigned int' data-ref="262DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="263SubIdx" title='SubIdx' data-type='unsigned int' data-ref="263SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="1595">1595</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="264Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="264Orig">Orig</dfn>,</td></tr>
<tr><th id="1596">1596</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="265TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="265TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1597">1597</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266Opcode" title='Opcode' data-type='unsigned int' data-ref="266Opcode">Opcode</dfn> = <a class="local col4 ref" href="#264Orig" title='Orig' data-ref="264Orig">Orig</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <b>switch</b> (<a class="local col6 ref" href="#266Opcode" title='Opcode' data-ref="266Opcode">Opcode</a>) {</td></tr>
<tr><th id="1599">1599</th><td>  <b>default</b>: {</td></tr>
<tr><th id="1600">1600</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="267MI" title='MI' data-type='llvm::MachineInstr *' data-ref="267MI">MI</dfn> = <a class="local col0 ref" href="#260MBB" title='MBB' data-ref="260MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col4 ref" href="#264Orig" title='Orig' data-ref="264Orig">Orig</a>);</td></tr>
<tr><th id="1601">1601</th><td>    <a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col4 ref" href="#264Orig" title='Orig' data-ref="264Orig">Orig</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#262DestReg" title='DestReg' data-ref="262DestReg">DestReg</a>, <a class="local col3 ref" href="#263SubIdx" title='SubIdx' data-ref="263SubIdx">SubIdx</a>, <a class="local col5 ref" href="#265TRI" title='TRI' data-ref="265TRI">TRI</a>);</td></tr>
<tr><th id="1602">1602</th><td>    <a class="local col0 ref" href="#260MBB" title='MBB' data-ref="260MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>, <a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>);</td></tr>
<tr><th id="1603">1603</th><td>    <b>break</b>;</td></tr>
<tr><th id="1604">1604</th><td>  }</td></tr>
<tr><th id="1605">1605</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci_pic</span>:</td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci_pic</span>: {</td></tr>
<tr><th id="1607">1607</th><td>    MachineFunction &amp;MF = *MBB.getParent();</td></tr>
<tr><th id="1608">1608</th><td>    <em>unsigned</em> CPI = Orig.getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1609">1609</th><td>    <em>unsigned</em> PCLabelId = duplicateCPV(MF, CPI);</td></tr>
<tr><th id="1610">1610</th><td>    BuildMI(MBB, I, Orig.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), DestReg)</td></tr>
<tr><th id="1611">1611</th><td>        .addConstantPoolIndex(CPI)</td></tr>
<tr><th id="1612">1612</th><td>        .addImm(PCLabelId)</td></tr>
<tr><th id="1613">1613</th><td>        .cloneMemRefs(Orig);</td></tr>
<tr><th id="1614">1614</th><td>    <b>break</b>;</td></tr>
<tr><th id="1615">1615</th><td>  }</td></tr>
<tr><th id="1616">1616</th><td>  }</td></tr>
<tr><th id="1617">1617</th><td>}</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="1620">1620</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::ARMBaseInstrInfo::duplicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="268MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="268MBB">MBB</dfn>,</td></tr>
<tr><th id="1621">1621</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="269InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="269InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="1622">1622</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="270Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="270Orig">Orig</dfn>) <em>const</em> {</td></tr>
<tr><th id="1623">1623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271Cloned" title='Cloned' data-type='llvm::MachineInstr &amp;' data-ref="271Cloned">Cloned</dfn> = TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">duplicate</span>(MBB, InsertBefore, Orig);</td></tr>
<tr><th id="1624">1624</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="272I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="272I">I</dfn> = <a class="local col1 ref" href="#271Cloned" title='Cloned' data-ref="271Cloned">Cloned</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1625">1625</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="1626">1626</th><td>    <b>switch</b> (<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1627">1627</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci_pic</span>:</td></tr>
<tr><th id="1628">1628</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci_pic</span>: {</td></tr>
<tr><th id="1629">1629</th><td>      MachineFunction &amp;MF = *MBB.getParent();</td></tr>
<tr><th id="1630">1630</th><td>      <em>unsigned</em> CPI = I-&gt;getOperand(<var>1</var>).getIndex();</td></tr>
<tr><th id="1631">1631</th><td>      <em>unsigned</em> PCLabelId = duplicateCPV(MF, CPI);</td></tr>
<tr><th id="1632">1632</th><td>      I-&gt;getOperand(<var>1</var>).setIndex(CPI);</td></tr>
<tr><th id="1633">1633</th><td>      I-&gt;getOperand(<var>2</var>).setImm(PCLabelId);</td></tr>
<tr><th id="1634">1634</th><td>      <b>break</b>;</td></tr>
<tr><th id="1635">1635</th><td>    }</td></tr>
<tr><th id="1636">1636</th><td>    }</td></tr>
<tr><th id="1637">1637</th><td>    <b>if</b> (!<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>())</td></tr>
<tr><th id="1638">1638</th><td>      <b>break</b>;</td></tr>
<tr><th id="1639">1639</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>;</td></tr>
<tr><th id="1640">1640</th><td>  }</td></tr>
<tr><th id="1641">1641</th><td>  <b>return</b> <a class="local col1 ref" href="#271Cloned" title='Cloned' data-ref="271Cloned">Cloned</a>;</td></tr>
<tr><th id="1642">1642</th><td>}</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="273MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="273MI0">MI0</dfn>,</td></tr>
<tr><th id="1645">1645</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="274MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="274MI1">MI1</dfn>,</td></tr>
<tr><th id="1646">1646</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="275MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="275MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1647">1647</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="276Opcode" title='Opcode' data-type='unsigned int' data-ref="276Opcode">Opcode</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1648">1648</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span> ||</td></tr>
<tr><th id="1649">1649</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;t2LDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci_pic</span> ||</td></tr>
<tr><th id="1650">1650</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span> ||</td></tr>
<tr><th id="1651">1651</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;tLDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci_pic</span> ||</td></tr>
<tr><th id="1652">1652</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel</span> ||</td></tr>
<tr><th id="1653">1653</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel_ldr</span> ||</td></tr>
<tr><th id="1654">1654</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span> ||</td></tr>
<tr><th id="1655">1655</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel</span> ||</td></tr>
<tr><th id="1656">1656</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span> ||</td></tr>
<tr><th id="1657">1657</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;t2MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOV_ga_pcrel</span>) {</td></tr>
<tr><th id="1658">1658</th><td>    <b>if</b> (<a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col6 ref" href="#276Opcode" title='Opcode' data-ref="276Opcode">Opcode</a>)</td></tr>
<tr><th id="1659">1659</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1660">1660</th><td>    <b>if</b> (<a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1661">1661</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="277MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="277MO0">MO0</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1664">1664</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="278MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="278MO1">MO1</dfn> = <a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1665">1665</th><td>    <b>if</b> (<a class="local col7 ref" href="#277MO0" title='MO0' data-ref="277MO0">MO0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <a class="local col8 ref" href="#278MO1" title='MO1' data-ref="278MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>())</td></tr>
<tr><th id="1666">1666</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel</span> ||</td></tr>
<tr><th id="1669">1669</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel_ldr</span> ||</td></tr>
<tr><th id="1670">1670</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span> ||</td></tr>
<tr><th id="1671">1671</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel</span> ||</td></tr>
<tr><th id="1672">1672</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span> ||</td></tr>
<tr><th id="1673">1673</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;t2MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOV_ga_pcrel</span>)</td></tr>
<tr><th id="1674">1674</th><td>      <i>// Ignore the PC labels.</i></td></tr>
<tr><th id="1675">1675</th><td>      <b>return</b> <a class="local col7 ref" href="#277MO0" title='MO0' data-ref="277MO0">MO0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>() == <a class="local col8 ref" href="#278MO1" title='MO1' data-ref="278MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="279MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="279MF">MF</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1678">1678</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col0 decl" id="280MCP" title='MCP' data-type='const llvm::MachineConstantPool *' data-ref="280MCP">MCP</dfn> = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZNK4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="1679">1679</th><td>    <em>int</em> <dfn class="local col1 decl" id="281CPI0" title='CPI0' data-type='int' data-ref="281CPI0">CPI0</dfn> = <a class="local col7 ref" href="#277MO0" title='MO0' data-ref="277MO0">MO0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1680">1680</th><td>    <em>int</em> <dfn class="local col2 decl" id="282CPI1" title='CPI1' data-type='int' data-ref="282CPI1">CPI1</dfn> = <a class="local col8 ref" href="#278MO1" title='MO1' data-ref="278MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1681">1681</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col3 decl" id="283MCPE0" title='MCPE0' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="283MCPE0">MCPE0</dfn> = <a class="local col0 ref" href="#280MCP" title='MCP' data-ref="280MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#281CPI0" title='CPI0' data-ref="281CPI0">CPI0</a>]</a>;</td></tr>
<tr><th id="1682">1682</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col4 decl" id="284MCPE1" title='MCPE1' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="284MCPE1">MCPE1</dfn> = <a class="local col0 ref" href="#280MCP" title='MCP' data-ref="280MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#282CPI1" title='CPI1' data-ref="282CPI1">CPI1</a>]</a>;</td></tr>
<tr><th id="1683">1683</th><td>    <em>bool</em> <dfn class="local col5 decl" id="285isARMCP0" title='isARMCP0' data-type='bool' data-ref="285isARMCP0">isARMCP0</dfn> = <a class="local col3 ref" href="#283MCPE0" title='MCPE0' data-ref="283MCPE0">MCPE0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>();</td></tr>
<tr><th id="1684">1684</th><td>    <em>bool</em> <dfn class="local col6 decl" id="286isARMCP1" title='isARMCP1' data-type='bool' data-ref="286isARMCP1">isARMCP1</dfn> = <a class="local col4 ref" href="#284MCPE1" title='MCPE1' data-ref="284MCPE1">MCPE1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>();</td></tr>
<tr><th id="1685">1685</th><td>    <b>if</b> (<a class="local col5 ref" href="#285isARMCP0" title='isARMCP0' data-ref="285isARMCP0">isARMCP0</a> &amp;&amp; <a class="local col6 ref" href="#286isARMCP1" title='isARMCP1' data-ref="286isARMCP1">isARMCP1</a>) {</td></tr>
<tr><th id="1686">1686</th><td>      <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col7 decl" id="287ACPV0" title='ACPV0' data-type='llvm::ARMConstantPoolValue *' data-ref="287ACPV0">ACPV0</dfn> =</td></tr>
<tr><th id="1687">1687</th><td>        <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col3 ref" href="#283MCPE0" title='MCPE0' data-ref="283MCPE0">MCPE0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1688">1688</th><td>      <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col8 decl" id="288ACPV1" title='ACPV1' data-type='llvm::ARMConstantPoolValue *' data-ref="288ACPV1">ACPV1</dfn> =</td></tr>
<tr><th id="1689">1689</th><td>        <b>static_cast</b>&lt;<a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a>*&gt;(<a class="local col4 ref" href="#284MCPE1" title='MCPE1' data-ref="284MCPE1">MCPE1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::MachineCPVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::MachineCPVal">MachineCPVal</a>);</td></tr>
<tr><th id="1690">1690</th><td>      <b>return</b> <a class="local col7 ref" href="#287ACPV0" title='ACPV0' data-ref="287ACPV0">ACPV0</a>-&gt;<a class="virtual ref" href="ARMConstantPoolValue.h.html#_ZN4llvm20ARMConstantPoolValue12hasSameValueEPS0_" title='llvm::ARMConstantPoolValue::hasSameValue' data-ref="_ZN4llvm20ARMConstantPoolValue12hasSameValueEPS0_">hasSameValue</a>(<a class="local col8 ref" href="#288ACPV1" title='ACPV1' data-ref="288ACPV1">ACPV1</a>);</td></tr>
<tr><th id="1691">1691</th><td>    } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#285isARMCP0" title='isARMCP0' data-ref="285isARMCP0">isARMCP0</a> &amp;&amp; !<a class="local col6 ref" href="#286isARMCP1" title='isARMCP1' data-ref="286isARMCP1">isARMCP1</a>) {</td></tr>
<tr><th id="1692">1692</th><td>      <b>return</b> <a class="local col3 ref" href="#283MCPE0" title='MCPE0' data-ref="283MCPE0">MCPE0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal">ConstVal</a> == <a class="local col4 ref" href="#284MCPE1" title='MCPE1' data-ref="284MCPE1">MCPE1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal">ConstVal</a>;</td></tr>
<tr><th id="1693">1693</th><td>    }</td></tr>
<tr><th id="1694">1694</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1695">1695</th><td>  } <b>else</b> <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;PICLDR&apos; in namespace &apos;llvm::ARM&apos;">PICLDR</span>) {</td></tr>
<tr><th id="1696">1696</th><td>    <b>if</b> (<a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col6 ref" href="#276Opcode" title='Opcode' data-ref="276Opcode">Opcode</a>)</td></tr>
<tr><th id="1697">1697</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1698">1698</th><td>    <b>if</b> (<a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1699">1699</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="289Addr0" title='Addr0' data-type='unsigned int' data-ref="289Addr0">Addr0</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1702">1702</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290Addr1" title='Addr1' data-type='unsigned int' data-ref="290Addr1">Addr1</dfn> = <a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1703">1703</th><td>    <b>if</b> (<a class="local col9 ref" href="#289Addr0" title='Addr0' data-ref="289Addr0">Addr0</a> != <a class="local col0 ref" href="#290Addr1" title='Addr1' data-ref="290Addr1">Addr1</a>) {</td></tr>
<tr><th id="1704">1704</th><td>      <b>if</b> (!<a class="local col5 ref" href="#275MRI" title='MRI' data-ref="275MRI">MRI</a> ||</td></tr>
<tr><th id="1705">1705</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#289Addr0" title='Addr0' data-ref="289Addr0">Addr0</a>) ||</td></tr>
<tr><th id="1706">1706</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#290Addr1" title='Addr1' data-ref="290Addr1">Addr1</a>))</td></tr>
<tr><th id="1707">1707</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>      <i>// This assumes SSA form.</i></td></tr>
<tr><th id="1710">1710</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="291Def0" title='Def0' data-type='llvm::MachineInstr *' data-ref="291Def0">Def0</dfn> = <a class="local col5 ref" href="#275MRI" title='MRI' data-ref="275MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#289Addr0" title='Addr0' data-ref="289Addr0">Addr0</a>);</td></tr>
<tr><th id="1711">1711</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292Def1" title='Def1' data-type='llvm::MachineInstr *' data-ref="292Def1">Def1</dfn> = <a class="local col5 ref" href="#275MRI" title='MRI' data-ref="275MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#290Addr1" title='Addr1' data-ref="290Addr1">Addr1</a>);</td></tr>
<tr><th id="1712">1712</th><td>      <i>// Check if the loaded value, e.g. a constantpool of a global address, are</i></td></tr>
<tr><th id="1713">1713</th><td><i>      // the same.</i></td></tr>
<tr><th id="1714">1714</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::produceSameValue' data-ref="_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</a>(*<a class="local col1 ref" href="#291Def0" title='Def0' data-ref="291Def0">Def0</a>, *<a class="local col2 ref" href="#292Def1" title='Def1' data-ref="292Def1">Def1</a>, <a class="local col5 ref" href="#275MRI" title='MRI' data-ref="275MRI">MRI</a>))</td></tr>
<tr><th id="1715">1715</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1716">1716</th><td>    }</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="293i" title='i' data-type='unsigned int' data-ref="293i">i</dfn> = <var>3</var>, <dfn class="local col4 decl" id="294e" title='e' data-type='unsigned int' data-ref="294e">e</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a> != <a class="local col4 ref" href="#294e" title='e' data-ref="294e">e</a>; ++<a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a>) {</td></tr>
<tr><th id="1719">1719</th><td>      <i>// %12 = PICLDR %11, 0, 14, %noreg</i></td></tr>
<tr><th id="1720">1720</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="295MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="295MO0">MO0</dfn> = <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a>);</td></tr>
<tr><th id="1721">1721</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="296MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="296MO1">MO1</dfn> = <a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a>);</td></tr>
<tr><th id="1722">1722</th><td>      <b>if</b> (!<a class="local col5 ref" href="#295MO0" title='MO0' data-ref="295MO0">MO0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col6 ref" href="#296MO1" title='MO1' data-ref="296MO1">MO1</a>))</td></tr>
<tr><th id="1723">1723</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1724">1724</th><td>    }</td></tr>
<tr><th id="1725">1725</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1726">1726</th><td>  }</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>  <b>return</b> <a class="local col3 ref" href="#273MI0" title='MI0' data-ref="273MI0">MI0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE" title='llvm::MachineInstr::isIdenticalTo' data-ref="_ZNK4llvm12MachineInstr13isIdenticalToERKS0_NS0_11MICheckTypeE">isIdenticalTo</a>(<a class="local col4 ref" href="#274MI1" title='MI1' data-ref="274MI1">MI1</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MICheckType::IgnoreVRegDefs" title='llvm::MachineInstr::MICheckType::IgnoreVRegDefs' data-ref="llvm::MachineInstr::MICheckType::IgnoreVRegDefs">IgnoreVRegDefs</a>);</td></tr>
<tr><th id="1729">1729</th><td>}</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td><i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="1732">1732</th><td><i class="doc">/// determine if two loads are loading from the same base address. It should</i></td></tr>
<tr><th id="1733">1733</th><td><i class="doc">/// only return true if the base pointers are the same and the only differences</i></td></tr>
<tr><th id="1734">1734</th><td><i class="doc">/// between the two addresses is the offset. It also returns the offsets by</i></td></tr>
<tr><th id="1735">1735</th><td><i class="doc">/// reference.</i></td></tr>
<tr><th id="1736">1736</th><td><i class="doc">///</i></td></tr>
<tr><th id="1737">1737</th><td><i class="doc">/// FIXME: remove this in favor of the MachineInstr interface once pre-RA-sched</i></td></tr>
<tr><th id="1738">1738</th><td><i class="doc">/// is permanently disabled.</i></td></tr>
<tr><th id="1739">1739</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="297Load1" title='Load1' data-type='llvm::SDNode *' data-ref="297Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="298Load2" title='Load2' data-type='llvm::SDNode *' data-ref="298Load2">Load2</dfn>,</td></tr>
<tr><th id="1740">1740</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="299Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="299Offset1">Offset1</dfn>,</td></tr>
<tr><th id="1741">1741</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="300Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="300Offset2">Offset2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1742">1742</th><td>  <i>// Don't worry about Thumb: just ARM and Thumb2.</i></td></tr>
<tr><th id="1743">1743</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <b>if</b> (!<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1746">1746</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <b>switch</b> (<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="1749">1749</th><td>  <b>default</b>:</td></tr>
<tr><th id="1750">1750</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1751">1751</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1752">1752</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">LDRBi12</span>:</td></tr>
<tr><th id="1753">1753</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span>:</td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span>:</td></tr>
<tr><th id="1755">1755</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSB&apos; in namespace &apos;llvm::ARM&apos;">LDRSB</span>:</td></tr>
<tr><th id="1756">1756</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSH&apos; in namespace &apos;llvm::ARM&apos;">LDRSH</span>:</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1759">1759</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="1760">1760</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi8</span>:</td></tr>
<tr><th id="1761">1761</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>:</td></tr>
<tr><th id="1762">1762</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi8</span>:</td></tr>
<tr><th id="1763">1763</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1764">1764</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span>:</td></tr>
<tr><th id="1765">1765</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi12</span>:</td></tr>
<tr><th id="1766">1766</th><td>    <b>break</b>;</td></tr>
<tr><th id="1767">1767</th><td>  }</td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td>  <b>switch</b> (<a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()) {</td></tr>
<tr><th id="1770">1770</th><td>  <b>default</b>:</td></tr>
<tr><th id="1771">1771</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1772">1772</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1773">1773</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">LDRBi12</span>:</td></tr>
<tr><th id="1774">1774</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span>:</td></tr>
<tr><th id="1775">1775</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span>:</td></tr>
<tr><th id="1776">1776</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSB&apos; in namespace &apos;llvm::ARM&apos;">LDRSB</span>:</td></tr>
<tr><th id="1777">1777</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSH&apos; in namespace &apos;llvm::ARM&apos;">LDRSH</span>:</td></tr>
<tr><th id="1778">1778</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1779">1779</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1780">1780</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="1781">1781</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi8</span>:</td></tr>
<tr><th id="1782">1782</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi8</span>:</td></tr>
<tr><th id="1783">1783</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1784">1784</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span>:</td></tr>
<tr><th id="1785">1785</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi12</span>:</td></tr>
<tr><th id="1786">1786</th><td>    <b>break</b>;</td></tr>
<tr><th id="1787">1787</th><td>  }</td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td>  <i>// Check if base addresses and chain operands match.</i></td></tr>
<tr><th id="1790">1790</th><td>  <b>if</b> (<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) ||</td></tr>
<tr><th id="1791">1791</th><td>      <a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="1792">1792</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td>  <i>// Index should be Reg0.</i></td></tr>
<tr><th id="1795">1795</th><td>  <b>if</b> (<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1796">1796</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>  <i>// Determine the offsets.</i></td></tr>
<tr><th id="1799">1799</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="1800">1800</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1801">1801</th><td>    <a class="local col9 ref" href="#299Offset1" title='Offset1' data-ref="299Offset1">Offset1</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#297Load1" title='Load1' data-ref="297Load1">Load1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1802">1802</th><td>    <a class="local col0 ref" href="#300Offset2" title='Offset2' data-ref="300Offset2">Offset2</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#298Load2" title='Load2' data-ref="298Load2">Load2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1803">1803</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1804">1804</th><td>  }</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1807">1807</th><td>}</td></tr>
<tr><th id="1808">1808</th><td></td></tr>
<tr><th id="1809">1809</th><td><i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="1810">1810</th><td><i class="doc">/// determine (in conjunction with areLoadsFromSameBasePtr) if two loads should</i></td></tr>
<tr><th id="1811">1811</th><td><i class="doc">/// be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="1812">1812</th><td><i class="doc">/// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="1813">1813</th><td><i class="doc">/// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="1814">1814</th><td><i class="doc">/// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="1815">1815</th><td><i class="doc">/// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="1816">1816</th><td><i class="doc">/// have already been scheduled after Load1.</i></td></tr>
<tr><th id="1817">1817</th><td><i class="doc">///</i></td></tr>
<tr><th id="1818">1818</th><td><i class="doc">/// FIXME: remove this in favor of the MachineInstr interface once pre-RA-sched</i></td></tr>
<tr><th id="1819">1819</th><td><i class="doc">/// is permanently disabled.</i></td></tr>
<tr><th id="1820">1820</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="301Load1" title='Load1' data-type='llvm::SDNode *' data-ref="301Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="302Load2" title='Load2' data-type='llvm::SDNode *' data-ref="302Load2">Load2</dfn>,</td></tr>
<tr><th id="1821">1821</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="303Offset1" title='Offset1' data-type='int64_t' data-ref="303Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="304Offset2" title='Offset2' data-type='int64_t' data-ref="304Offset2">Offset2</dfn>,</td></tr>
<tr><th id="1822">1822</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="305NumLoads" title='NumLoads' data-type='unsigned int' data-ref="305NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="1823">1823</th><td>  <i>// Don't worry about Thumb: just ARM and Thumb2.</i></td></tr>
<tr><th id="1824">1824</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset2 &gt; Offset1) ? void (0) : __assert_fail (&quot;Offset2 &gt; Offset1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 1826, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#304Offset2" title='Offset2' data-ref="304Offset2">Offset2</a> &gt; <a class="local col3 ref" href="#303Offset1" title='Offset1' data-ref="303Offset1">Offset1</a>);</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td>  <b>if</b> ((<a class="local col4 ref" href="#304Offset2" title='Offset2' data-ref="304Offset2">Offset2</a> - <a class="local col3 ref" href="#303Offset1" title='Offset1' data-ref="303Offset1">Offset1</a>) / <var>8</var> &gt; <var>64</var>)</td></tr>
<tr><th id="1829">1829</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <i>// Check if the machine opcodes are different. If they are different</i></td></tr>
<tr><th id="1832">1832</th><td><i>  // then we consider them to not be of the same base address,</i></td></tr>
<tr><th id="1833">1833</th><td><i>  // EXCEPT in the case of Thumb2 byte loads where one is LDRBi8 and the other LDRBi12.</i></td></tr>
<tr><th id="1834">1834</th><td><i>  // In this case, they are considered to be the same because they are different</i></td></tr>
<tr><th id="1835">1835</th><td><i>  // encoding forms of the same basic instruction.</i></td></tr>
<tr><th id="1836">1836</th><td>  <b>if</b> ((Load1-&gt;getMachineOpcode() != Load2-&gt;getMachineOpcode()) &amp;&amp;</td></tr>
<tr><th id="1837">1837</th><td>      !((Load1-&gt;getMachineOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi8</span> &amp;&amp;</td></tr>
<tr><th id="1838">1838</th><td>         Load2-&gt;getMachineOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span>) ||</td></tr>
<tr><th id="1839">1839</th><td>        (Load1-&gt;getMachineOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span> &amp;&amp;</td></tr>
<tr><th id="1840">1840</th><td>         Load2-&gt;getMachineOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi8</span>)))</td></tr>
<tr><th id="1841">1841</th><td>    <b>return</b> <b>false</b>;  <i>// FIXME: overly conservative?</i></td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td>  <i>// Four loads in a row should be sufficient.</i></td></tr>
<tr><th id="1844">1844</th><td>  <b>if</b> (<a class="local col5 ref" href="#305NumLoads" title='NumLoads' data-ref="305NumLoads">NumLoads</a> &gt;= <var>3</var>)</td></tr>
<tr><th id="1845">1845</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1848">1848</th><td>}</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::ARMBaseInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16ARMBaseInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="306MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="306MI">MI</dfn>,</td></tr>
<tr><th id="1851">1851</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="307MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="307MBB">MBB</dfn>,</td></tr>
<tr><th id="1852">1852</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="308MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="308MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1853">1853</th><td>  <i>// Debug info is never a scheduling boundary. It's necessary to be explicit</i></td></tr>
<tr><th id="1854">1854</th><td><i>  // due to the special treatment of IT instructions below, otherwise a</i></td></tr>
<tr><th id="1855">1855</th><td><i>  // dbg_value followed by an IT will result in the IT instruction being</i></td></tr>
<tr><th id="1856">1856</th><td><i>  // considered a scheduling hazard, which is wrong. It should be the actual</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // instruction preceding the dbg_value instruction(s), just like it is</i></td></tr>
<tr><th id="1858">1858</th><td><i>  // when debug info is not present.</i></td></tr>
<tr><th id="1859">1859</th><td>  <b>if</b> (<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1860">1860</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>  <i>// Terminators and labels can't be scheduled around.</i></td></tr>
<tr><th id="1863">1863</th><td>  <b>if</b> (<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="1864">1864</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td>  <i>// Treat the start of the IT block as a scheduling boundary, but schedule</i></td></tr>
<tr><th id="1867">1867</th><td><i>  // t2IT along with all instructions following it.</i></td></tr>
<tr><th id="1868">1868</th><td><i>  // FIXME: This is a big hammer. But the alternative is to add all potential</i></td></tr>
<tr><th id="1869">1869</th><td><i>  // true and anti dependencies to IT block instructions as implicit operands</i></td></tr>
<tr><th id="1870">1870</th><td><i>  // to the t2IT instruction. The added compile time and complexity does not</i></td></tr>
<tr><th id="1871">1871</th><td><i>  // seem worth it.</i></td></tr>
<tr><th id="1872">1872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="309I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="309I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>;</td></tr>
<tr><th id="1873">1873</th><td>  <i>// Make sure to skip any debug instructions</i></td></tr>
<tr><th id="1874">1874</th><td>  <b>while</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col9 ref" href="#309I" title='I' data-ref="309I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1875">1875</th><td>    ;</td></tr>
<tr><th id="1876">1876</th><td>  <b>if</b> (I != MBB-&gt;end() &amp;&amp; I-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2IT&apos; in namespace &apos;llvm::ARM&apos;">t2IT</span>)</td></tr>
<tr><th id="1877">1877</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td>  <i>// Don't attempt to schedule around any instruction that defines</i></td></tr>
<tr><th id="1880">1880</th><td><i>  // a stack-oriented pointer, as it's unlikely to be profitable. This</i></td></tr>
<tr><th id="1881">1881</th><td><i>  // saves compile time, because it doesn't require every single</i></td></tr>
<tr><th id="1882">1882</th><td><i>  // stack slot reference to depend on the instruction that does the</i></td></tr>
<tr><th id="1883">1883</th><td><i>  // modification.</i></td></tr>
<tr><th id="1884">1884</th><td><i>  // Calls don't actually change the stack pointer, even if they have imp-defs.</i></td></tr>
<tr><th id="1885">1885</th><td><i>  // No ARM calling conventions change the stack pointer. (X86 calling</i></td></tr>
<tr><th id="1886">1886</th><td><i>  // conventions sometimes do).</i></td></tr>
<tr><th id="1887">1887</th><td>  <b>if</b> (!MI.isCall() &amp;&amp; MI.definesRegister(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>))</td></tr>
<tr><th id="1888">1888</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1891">1891</th><td>}</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="1894">1894</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="310MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="310MBB">MBB</dfn>,</td></tr>
<tr><th id="1895">1895</th><td>                    <em>unsigned</em> <dfn class="local col1 decl" id="311NumCycles" title='NumCycles' data-type='unsigned int' data-ref="311NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="312ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="312ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="1896">1896</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="313Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="313Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="1897">1897</th><td>  <b>if</b> (!<a class="local col1 ref" href="#311NumCycles" title='NumCycles' data-ref="311NumCycles">NumCycles</a>)</td></tr>
<tr><th id="1898">1898</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>  <i>// If we are optimizing for size, see if the branch in the predecessor can be</i></td></tr>
<tr><th id="1901">1901</th><td><i>  // lowered to cbn?z by the constant island lowering pass, and return false if</i></td></tr>
<tr><th id="1902">1902</th><td><i>  // so. This results in a shorter instruction sequence.</i></td></tr>
<tr><th id="1903">1903</th><td>  <b>if</b> (<a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>()) {</td></tr>
<tr><th id="1904">1904</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="314Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="314Pred">Pred</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="1905">1905</th><td>    <b>if</b> (!<a class="local col4 ref" href="#314Pred" title='Pred' data-ref="314Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1906">1906</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="315LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="315LastMI">LastMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#314Pred" title='Pred' data-ref="314Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="1907">1907</th><td>      <b>if</b> (LastMI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span>) {</td></tr>
<tr><th id="1908">1908</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col6 decl" id="316TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="316TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="1909">1909</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="317CmpMI" title='CmpMI' data-type='llvm::MachineInstr *' data-ref="317CmpMI">CmpMI</dfn> = findCMPToFoldIntoCBZ(LastMI, TRI);</td></tr>
<tr><th id="1910">1910</th><td>        <b>if</b> (<a class="local col7 ref" href="#317CmpMI" title='CmpMI' data-ref="317CmpMI">CmpMI</a>)</td></tr>
<tr><th id="1911">1911</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1912">1912</th><td>      }</td></tr>
<tr><th id="1913">1913</th><td>    }</td></tr>
<tr><th id="1914">1914</th><td>  }</td></tr>
<tr><th id="1915">1915</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <a class="local col1 ref" href="#311NumCycles" title='NumCycles' data-ref="311NumCycles">NumCycles</a>, <a class="local col2 ref" href="#312ExtraPredCycles" title='ExtraPredCycles' data-ref="312ExtraPredCycles">ExtraPredCycles</a>,</td></tr>
<tr><th id="1916">1916</th><td>                             <span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <var>0</var>, <var>0</var>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col3 ref" href="#313Probability" title='Probability' data-ref="313Probability">Probability</a>);</td></tr>
<tr><th id="1917">1917</th><td>}</td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::</td></tr>
<tr><th id="1920">1920</th><td><dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::ARMBaseInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="318TBB" title='TBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="318TBB">TBB</dfn>,</td></tr>
<tr><th id="1921">1921</th><td>                    <em>unsigned</em> <dfn class="local col9 decl" id="319TCycles" title='TCycles' data-type='unsigned int' data-ref="319TCycles">TCycles</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="320TExtra" title='TExtra' data-type='unsigned int' data-ref="320TExtra">TExtra</dfn>,</td></tr>
<tr><th id="1922">1922</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="321FBB" title='FBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="321FBB">FBB</dfn>,</td></tr>
<tr><th id="1923">1923</th><td>                    <em>unsigned</em> <dfn class="local col2 decl" id="322FCycles" title='FCycles' data-type='unsigned int' data-ref="322FCycles">FCycles</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="323FExtra" title='FExtra' data-type='unsigned int' data-ref="323FExtra">FExtra</dfn>,</td></tr>
<tr><th id="1924">1924</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col4 decl" id="324Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="324Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="1925">1925</th><td>  <b>if</b> (!<a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a>)</td></tr>
<tr><th id="1926">1926</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>  <i>// In thumb code we often end up trading one branch for a IT block, and</i></td></tr>
<tr><th id="1929">1929</th><td><i>  // if we are cloning the instruction can increase code size. Prevent</i></td></tr>
<tr><th id="1930">1930</th><td><i>  // blocks with multiple predecesors from being ifcvted to prevent this</i></td></tr>
<tr><th id="1931">1931</th><td><i>  // cloning.</i></td></tr>
<tr><th id="1932">1932</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() &amp;&amp; <a class="local col8 ref" href="#318TBB" title='TBB' data-ref="318TBB">TBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>()) {</td></tr>
<tr><th id="1933">1933</th><td>    <b>if</b> (<a class="local col8 ref" href="#318TBB" title='TBB' data-ref="318TBB">TBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col1 ref" href="#321FBB" title='FBB' data-ref="321FBB">FBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="1934">1934</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1935">1935</th><td>  }</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>  <i>// Attempt to estimate the relative costs of predication versus branching.</i></td></tr>
<tr><th id="1938">1938</th><td><i>  // Here we scale up each component of UnpredCost to avoid precision issue when</i></td></tr>
<tr><th id="1939">1939</th><td><i>  // scaling TCycles/FCycles by Probability.</i></td></tr>
<tr><th id="1940">1940</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="325ScalingUpFactor" title='ScalingUpFactor' data-type='const unsigned int' data-ref="325ScalingUpFactor">ScalingUpFactor</dfn> = <var>1024</var>;</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="326PredCost" title='PredCost' data-type='unsigned int' data-ref="326PredCost">PredCost</dfn> = (<a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> + <a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a> + <a class="local col0 ref" href="#320TExtra" title='TExtra' data-ref="320TExtra">TExtra</a> + <a class="local col3 ref" href="#323FExtra" title='FExtra' data-ref="323FExtra">FExtra</a>) * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="1943">1943</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="327UnpredCost" title='UnpredCost' data-type='unsigned int' data-ref="327UnpredCost">UnpredCost</dfn>;</td></tr>
<tr><th id="1944">1944</th><td>  <b>if</b> (!<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv" title='llvm::ARMSubtarget::hasBranchPredictor' data-ref="_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv">hasBranchPredictor</a>()) {</td></tr>
<tr><th id="1945">1945</th><td>    <i>// When we don't have a branch predictor it's always cheaper to not take a</i></td></tr>
<tr><th id="1946">1946</th><td><i>    // branch than take it, so we have to take that into account.</i></td></tr>
<tr><th id="1947">1947</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="328NotTakenBranchCost" title='NotTakenBranchCost' data-type='unsigned int' data-ref="328NotTakenBranchCost">NotTakenBranchCost</dfn> = <var>1</var>;</td></tr>
<tr><th id="1948">1948</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="329TakenBranchCost" title='TakenBranchCost' data-type='unsigned int' data-ref="329TakenBranchCost">TakenBranchCost</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</a>();</td></tr>
<tr><th id="1949">1949</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="330TUnpredCycles" title='TUnpredCycles' data-type='unsigned int' data-ref="330TUnpredCycles">TUnpredCycles</dfn>, <dfn class="local col1 decl" id="331FUnpredCycles" title='FUnpredCycles' data-type='unsigned int' data-ref="331FUnpredCycles">FUnpredCycles</dfn>;</td></tr>
<tr><th id="1950">1950</th><td>    <b>if</b> (!<a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a>) {</td></tr>
<tr><th id="1951">1951</th><td>      <i>// Triangle: TBB is the fallthrough</i></td></tr>
<tr><th id="1952">1952</th><td>      <a class="local col0 ref" href="#330TUnpredCycles" title='TUnpredCycles' data-ref="330TUnpredCycles">TUnpredCycles</a> = <a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> + <a class="local col8 ref" href="#328NotTakenBranchCost" title='NotTakenBranchCost' data-ref="328NotTakenBranchCost">NotTakenBranchCost</a>;</td></tr>
<tr><th id="1953">1953</th><td>      <a class="local col1 ref" href="#331FUnpredCycles" title='FUnpredCycles' data-ref="331FUnpredCycles">FUnpredCycles</a> = <a class="local col9 ref" href="#329TakenBranchCost" title='TakenBranchCost' data-ref="329TakenBranchCost">TakenBranchCost</a>;</td></tr>
<tr><th id="1954">1954</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1955">1955</th><td>      <i>// Diamond: TBB is the block that is branched to, FBB is the fallthrough</i></td></tr>
<tr><th id="1956">1956</th><td>      <a class="local col0 ref" href="#330TUnpredCycles" title='TUnpredCycles' data-ref="330TUnpredCycles">TUnpredCycles</a> = <a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> + <a class="local col9 ref" href="#329TakenBranchCost" title='TakenBranchCost' data-ref="329TakenBranchCost">TakenBranchCost</a>;</td></tr>
<tr><th id="1957">1957</th><td>      <a class="local col1 ref" href="#331FUnpredCycles" title='FUnpredCycles' data-ref="331FUnpredCycles">FUnpredCycles</a> = <a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a> + <a class="local col8 ref" href="#328NotTakenBranchCost" title='NotTakenBranchCost' data-ref="328NotTakenBranchCost">NotTakenBranchCost</a>;</td></tr>
<tr><th id="1958">1958</th><td>      <i>// The branch at the end of FBB will disappear when it's predicated, so</i></td></tr>
<tr><th id="1959">1959</th><td><i>      // discount it from PredCost.</i></td></tr>
<tr><th id="1960">1960</th><td>      <a class="local col6 ref" href="#326PredCost" title='PredCost' data-ref="326PredCost">PredCost</a> -= <var>1</var> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="1961">1961</th><td>    }</td></tr>
<tr><th id="1962">1962</th><td>    <i>// The total cost is the cost of each path scaled by their probabilites</i></td></tr>
<tr><th id="1963">1963</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="332TUnpredCost" title='TUnpredCost' data-type='unsigned int' data-ref="332TUnpredCost">TUnpredCost</dfn> = <a class="local col4 ref" href="#324Probability" title='Probability' data-ref="324Probability">Probability</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col0 ref" href="#330TUnpredCycles" title='TUnpredCycles' data-ref="330TUnpredCycles">TUnpredCycles</a> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="1964">1964</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="333FUnpredCost" title='FUnpredCost' data-type='unsigned int' data-ref="333FUnpredCost">FUnpredCost</dfn> = <a class="local col4 ref" href="#324Probability" title='Probability' data-ref="324Probability">Probability</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>().<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col1 ref" href="#331FUnpredCycles" title='FUnpredCycles' data-ref="331FUnpredCycles">FUnpredCycles</a> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="1965">1965</th><td>    <a class="local col7 ref" href="#327UnpredCost" title='UnpredCost' data-ref="327UnpredCost">UnpredCost</a> = <a class="local col2 ref" href="#332TUnpredCost" title='TUnpredCost' data-ref="332TUnpredCost">TUnpredCost</a> + <a class="local col3 ref" href="#333FUnpredCost" title='FUnpredCost' data-ref="333FUnpredCost">FUnpredCost</a>;</td></tr>
<tr><th id="1966">1966</th><td>    <i>// When predicating assume that the first IT can be folded away but later</i></td></tr>
<tr><th id="1967">1967</th><td><i>    // ones cost one cycle each</i></td></tr>
<tr><th id="1968">1968</th><td>    <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() &amp;&amp; <a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> + <a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a> &gt; <var>4</var>) {</td></tr>
<tr><th id="1969">1969</th><td>      <a class="local col6 ref" href="#326PredCost" title='PredCost' data-ref="326PredCost">PredCost</a> += ((<a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> + <a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a> - <var>4</var>) / <var>4</var>) * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>;</td></tr>
<tr><th id="1970">1970</th><td>    }</td></tr>
<tr><th id="1971">1971</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1972">1972</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="334TUnpredCost" title='TUnpredCost' data-type='unsigned int' data-ref="334TUnpredCost">TUnpredCost</dfn> = <a class="local col4 ref" href="#324Probability" title='Probability' data-ref="324Probability">Probability</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col9 ref" href="#319TCycles" title='TCycles' data-ref="319TCycles">TCycles</a> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="1973">1973</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="335FUnpredCost" title='FUnpredCost' data-type='unsigned int' data-ref="335FUnpredCost">FUnpredCost</dfn> =</td></tr>
<tr><th id="1974">1974</th><td>      <a class="local col4 ref" href="#324Probability" title='Probability' data-ref="324Probability">Probability</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>().<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability5scaleEm" title='llvm::BranchProbability::scale' data-ref="_ZNK4llvm17BranchProbability5scaleEm">scale</a>(<a class="local col2 ref" href="#322FCycles" title='FCycles' data-ref="322FCycles">FCycles</a> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>);</td></tr>
<tr><th id="1975">1975</th><td>    <a class="local col7 ref" href="#327UnpredCost" title='UnpredCost' data-ref="327UnpredCost">UnpredCost</a> = <a class="local col4 ref" href="#334TUnpredCost" title='TUnpredCost' data-ref="334TUnpredCost">TUnpredCost</a> + <a class="local col5 ref" href="#335FUnpredCost" title='FUnpredCost' data-ref="335FUnpredCost">FUnpredCost</a>;</td></tr>
<tr><th id="1976">1976</th><td>    <a class="local col7 ref" href="#327UnpredCost" title='UnpredCost' data-ref="327UnpredCost">UnpredCost</a> += <var>1</var> * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a>; <i>// The branch itself</i></td></tr>
<tr><th id="1977">1977</th><td>    <a class="local col7 ref" href="#327UnpredCost" title='UnpredCost' data-ref="327UnpredCost">UnpredCost</a> += <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</a>() * <a class="local col5 ref" href="#325ScalingUpFactor" title='ScalingUpFactor' data-ref="325ScalingUpFactor">ScalingUpFactor</a> / <var>10</var>;</td></tr>
<tr><th id="1978">1978</th><td>  }</td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td>  <b>return</b> <a class="local col6 ref" href="#326PredCost" title='PredCost' data-ref="326PredCost">PredCost</a> &lt;= <a class="local col7 ref" href="#327UnpredCost" title='UnpredCost' data-ref="327UnpredCost">UnpredCost</a>;</td></tr>
<tr><th id="1981">1981</th><td>}</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td><em>bool</em></td></tr>
<tr><th id="1984">1984</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::ARMBaseInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm16ARMBaseInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="336TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="336TMBB">TMBB</dfn>,</td></tr>
<tr><th id="1985">1985</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="337FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="337FMBB">FMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="1986">1986</th><td>  <i>// Reduce false anti-dependencies to let the target's out-of-order execution</i></td></tr>
<tr><th id="1987">1987</th><td><i>  // engine do its thing.</i></td></tr>
<tr><th id="1988">1988</th><td>  <b>return</b> <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv" title='llvm::ARMSubtarget::isProfitableToUnpredicate' data-ref="_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv">isProfitableToUnpredicate</a>();</td></tr>
<tr><th id="1989">1989</th><td>}</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><i class="doc">/// getInstrPredicate - If instruction is predicated, returns its predicate</i></td></tr>
<tr><th id="1992">1992</th><td><i class="doc">/// condition, otherwise returns AL. It also returns the condition code</i></td></tr>
<tr><th id="1993">1993</th><td><i class="doc">/// register by reference.</i></td></tr>
<tr><th id="1994">1994</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="338MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="338MI">MI</dfn>,</td></tr>
<tr><th id="1995">1995</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col9 decl" id="339PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="339PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="1996">1996</th><td>  <em>int</em> <dfn class="local col0 decl" id="340PIdx" title='PIdx' data-type='int' data-ref="340PIdx">PIdx</dfn> = <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="1997">1997</th><td>  <b>if</b> (<a class="local col0 ref" href="#340PIdx" title='PIdx' data-ref="340PIdx">PIdx</a> == -<var>1</var>) {</td></tr>
<tr><th id="1998">1998</th><td>    <a class="local col9 ref" href="#339PredReg" title='PredReg' data-ref="339PredReg">PredReg</a> = <var>0</var>;</td></tr>
<tr><th id="1999">1999</th><td>    <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="2000">2000</th><td>  }</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td>  <a class="local col9 ref" href="#339PredReg" title='PredReg' data-ref="339PredReg">PredReg</a> = <a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#340PIdx" title='PIdx' data-ref="340PIdx">PIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2003">2003</th><td>  <b>return</b> (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#340PIdx" title='PIdx' data-ref="340PIdx">PIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2004">2004</th><td>}</td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27getMatchingCondBranchOpcodeEj" title='llvm::getMatchingCondBranchOpcode' data-ref="_ZN4llvm27getMatchingCondBranchOpcodeEj">getMatchingCondBranchOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="341Opc" title='Opc' data-type='unsigned int' data-ref="341Opc">Opc</dfn>) {</td></tr>
<tr><th id="2007">2007</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::ARM&apos;">B</span>)</td></tr>
<tr><th id="2008">2008</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="2009">2009</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;tB&apos; in namespace &apos;llvm::ARM&apos;">tB</span>)</td></tr>
<tr><th id="2010">2010</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span>;</td></tr>
<tr><th id="2011">2011</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;t2B&apos; in namespace &apos;llvm::ARM&apos;">t2B</span>)</td></tr>
<tr><th id="2012">2012</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span>;</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown unconditional branch opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2014)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown unconditional branch opcode!"</q>);</td></tr>
<tr><th id="2015">2015</th><td>}</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::ARMBaseInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="342MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="342MI">MI</dfn>,</td></tr>
<tr><th id="2018">2018</th><td>                                                       <em>bool</em> <dfn class="local col3 decl" id="343NewMI" title='NewMI' data-type='bool' data-ref="343NewMI">NewMI</dfn>,</td></tr>
<tr><th id="2019">2019</th><td>                                                       <em>unsigned</em> <dfn class="local col4 decl" id="344OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="344OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="2020">2020</th><td>                                                       <em>unsigned</em> <dfn class="local col5 decl" id="345OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="345OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2021">2021</th><td>  <b>switch</b> (<a class="local col2 ref" href="#342MI" title='MI' data-ref="342MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2022">2022</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span>:</td></tr>
<tr><th id="2023">2023</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCr</span>: {</td></tr>
<tr><th id="2024">2024</th><td>    <i>// MOVCC can be commuted by inverting the condition.</i></td></tr>
<tr><th id="2025">2025</th><td>    <em>unsigned</em> PredReg = <var>0</var>;</td></tr>
<tr><th id="2026">2026</th><td>    ARMCC::CondCodes CC = getInstrPredicate(MI, PredReg);</td></tr>
<tr><th id="2027">2027</th><td>    <i>// MOVCC AL can't be inverted. Shouldn't happen.</i></td></tr>
<tr><th id="2028">2028</th><td>    <b>if</b> (CC == ARMCC::AL || PredReg != ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="2029">2029</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2030">2030</th><td>    MachineInstr *CommutedMI =</td></tr>
<tr><th id="2031">2031</th><td>        TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(MI, NewMI, OpIdx1, OpIdx2);</td></tr>
<tr><th id="2032">2032</th><td>    <b>if</b> (!CommutedMI)</td></tr>
<tr><th id="2033">2033</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2034">2034</th><td>    <i>// After swapping the MOVCC operands, also invert the condition.</i></td></tr>
<tr><th id="2035">2035</th><td>    CommutedMI-&gt;getOperand(CommutedMI-&gt;findFirstPredOperandIdx())</td></tr>
<tr><th id="2036">2036</th><td>        .setImm(ARMCC::getOppositeCondition(CC));</td></tr>
<tr><th id="2037">2037</th><td>    <b>return</b> CommutedMI;</td></tr>
<tr><th id="2038">2038</th><td>  }</td></tr>
<tr><th id="2039">2039</th><td>  }</td></tr>
<tr><th id="2040">2040</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(MI, NewMI, OpIdx1, OpIdx2);</td></tr>
<tr><th id="2041">2041</th><td>}</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><i class="doc" data-doc="_ZL16canFoldIntoMOVCCjRKN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoE">/// Identify instructions that can be folded into a MOVCC instruction, and</i></td></tr>
<tr><th id="2044">2044</th><td><i class="doc" data-doc="_ZL16canFoldIntoMOVCCjRKN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoE">/// return the defining instruction.</i></td></tr>
<tr><th id="2045">2045</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL16canFoldIntoMOVCCjRKN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoE" title='canFoldIntoMOVCC' data-type='llvm::MachineInstr * canFoldIntoMOVCC(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII)' data-ref="_ZL16canFoldIntoMOVCCjRKN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoE">canFoldIntoMOVCC</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="346Reg" title='Reg' data-type='unsigned int' data-ref="346Reg">Reg</dfn>,</td></tr>
<tr><th id="2046">2046</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="347MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="347MRI">MRI</dfn>,</td></tr>
<tr><th id="2047">2047</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="348TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="348TII">TII</dfn>) {</td></tr>
<tr><th id="2048">2048</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#346Reg" title='Reg' data-ref="346Reg">Reg</a>))</td></tr>
<tr><th id="2049">2049</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2050">2050</th><td>  <b>if</b> (!<a class="local col7 ref" href="#347MRI" title='MRI' data-ref="347MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#346Reg" title='Reg' data-ref="346Reg">Reg</a>))</td></tr>
<tr><th id="2051">2051</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2052">2052</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="349MI" title='MI' data-type='llvm::MachineInstr *' data-ref="349MI">MI</dfn> = <a class="local col7 ref" href="#347MRI" title='MRI' data-ref="347MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#346Reg" title='Reg' data-ref="346Reg">Reg</a>);</td></tr>
<tr><th id="2053">2053</th><td>  <b>if</b> (!<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>)</td></tr>
<tr><th id="2054">2054</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2055">2055</th><td>  <i>// MI is folded into the MOVCC by predicating it.</i></td></tr>
<tr><th id="2056">2056</th><td>  <b>if</b> (!<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="2057">2057</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2058">2058</th><td>  <i>// Check if MI has any non-dead defs or physreg uses. This also detects</i></td></tr>
<tr><th id="2059">2059</th><td><i>  // predicated instructions which will be reading CPSR.</i></td></tr>
<tr><th id="2060">2060</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="350i" title='i' data-type='unsigned int' data-ref="350i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="351e" title='e' data-type='unsigned int' data-ref="351e">e</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a> != <a class="local col1 ref" href="#351e" title='e' data-ref="351e">e</a>; ++<a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a>) {</td></tr>
<tr><th id="2061">2061</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="352MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="352MO">MO</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a>);</td></tr>
<tr><th id="2062">2062</th><td>    <i>// Reject frame index operands, PEI can't handle the predicated pseudos.</i></td></tr>
<tr><th id="2063">2063</th><td>    <b>if</b> (<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() || <a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="2064">2064</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2065">2065</th><td>    <b>if</b> (!<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2066">2066</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2067">2067</th><td>    <i>// MI can't have any tied operands, that would conflict with predication.</i></td></tr>
<tr><th id="2068">2068</th><td>    <b>if</b> (<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="2069">2069</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2070">2070</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2071">2071</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col2 ref" href="#352MO" title='MO' data-ref="352MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="2073">2073</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2074">2074</th><td>  }</td></tr>
<tr><th id="2075">2075</th><td>  <em>bool</em> <dfn class="local col3 decl" id="353DontMoveAcrossStores" title='DontMoveAcrossStores' data-type='bool' data-ref="353DontMoveAcrossStores">DontMoveAcrossStores</dfn> = <b>true</b>;</td></tr>
<tr><th id="2076">2076</th><td>  <b>if</b> (!<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<i>/* AliasAnalysis = */</i> <b>nullptr</b>, <span class='refarg'><a class="local col3 ref" href="#353DontMoveAcrossStores" title='DontMoveAcrossStores' data-ref="353DontMoveAcrossStores">DontMoveAcrossStores</a></span>))</td></tr>
<tr><th id="2077">2077</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2078">2078</th><td>  <b>return</b> <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI">MI</a>;</td></tr>
<tr><th id="2079">2079</th><td>}</td></tr>
<tr><th id="2080">2080</th><td></td></tr>
<tr><th id="2081">2081</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::ARMBaseInstrInfo::analyzeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="354MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="354MI">MI</dfn>,</td></tr>
<tr><th id="2082">2082</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="355Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="355Cond">Cond</dfn>,</td></tr>
<tr><th id="2083">2083</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col6 decl" id="356TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="356TrueOp">TrueOp</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="357FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="357FalseOp">FalseOp</dfn>,</td></tr>
<tr><th id="2084">2084</th><td>                                     <em>bool</em> &amp;<dfn class="local col8 decl" id="358Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="358Optimizable">Optimizable</dfn>) <em>const</em> {</td></tr>
<tr><th id="2085">2085</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp; &quot;Unknown select instruction&quot;) ? void (0) : __assert_fail (&quot;(MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp; \&quot;Unknown select instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI.getOpcode() == ARM::<span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span> || MI.getOpcode() == ARM::<span class='error' title="no member named &apos;t2MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCr</span>) &amp;&amp;</td></tr>
<tr><th id="2086">2086</th><td>         <q>"Unknown select instruction"</q>);</td></tr>
<tr><th id="2087">2087</th><td>  <i>// MOVCC operands:</i></td></tr>
<tr><th id="2088">2088</th><td><i>  // 0: Def.</i></td></tr>
<tr><th id="2089">2089</th><td><i>  // 1: True use.</i></td></tr>
<tr><th id="2090">2090</th><td><i>  // 2: False use.</i></td></tr>
<tr><th id="2091">2091</th><td><i>  // 3: Condition code.</i></td></tr>
<tr><th id="2092">2092</th><td><i>  // 4: CPSR use.</i></td></tr>
<tr><th id="2093">2093</th><td>  <a class="local col6 ref" href="#356TrueOp" title='TrueOp' data-ref="356TrueOp">TrueOp</a> = <var>1</var>;</td></tr>
<tr><th id="2094">2094</th><td>  <a class="local col7 ref" href="#357FalseOp" title='FalseOp' data-ref="357FalseOp">FalseOp</a> = <var>2</var>;</td></tr>
<tr><th id="2095">2095</th><td>  <a class="local col5 ref" href="#355Cond" title='Cond' data-ref="355Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#354MI" title='MI' data-ref="354MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="2096">2096</th><td>  <a class="local col5 ref" href="#355Cond" title='Cond' data-ref="355Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#354MI" title='MI' data-ref="354MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>));</td></tr>
<tr><th id="2097">2097</th><td>  <i>// We can always fold a def.</i></td></tr>
<tr><th id="2098">2098</th><td>  <a class="local col8 ref" href="#358Optimizable" title='Optimizable' data-ref="358Optimizable">Optimizable</a> = <b>true</b>;</td></tr>
<tr><th id="2099">2099</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2100">2100</th><td>}</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="2103">2103</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::ARMBaseInstrInfo::optimizeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="359MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="359MI">MI</dfn>,</td></tr>
<tr><th id="2104">2104</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="360SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="360SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="2105">2105</th><td>                                 <em>bool</em> <dfn class="local col1 decl" id="361PreferFalse" title='PreferFalse' data-type='bool' data-ref="361PreferFalse">PreferFalse</dfn>) <em>const</em> {</td></tr>
<tr><th id="2106">2106</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp; &quot;Unknown select instruction&quot;) ? void (0) : __assert_fail (&quot;(MI.getOpcode() == ARM::MOVCCr || MI.getOpcode() == ARM::t2MOVCCr) &amp;&amp; \&quot;Unknown select instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2107, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI.getOpcode() == ARM::<span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span> || MI.getOpcode() == ARM::<span class='error' title="no member named &apos;t2MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCr</span>) &amp;&amp;</td></tr>
<tr><th id="2107">2107</th><td>         <q>"Unknown select instruction"</q>);</td></tr>
<tr><th id="2108">2108</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="362MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="362MRI">MRI</dfn> = <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2109">2109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="363DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="363DefMI">DefMI</dfn> = <span class='error' title="no matching function for call to &apos;canFoldIntoMOVCC&apos;">canFoldIntoMOVCC</span>(MI.getOperand(<var>2</var>).getReg(), MRI, <b>this</b>);</td></tr>
<tr><th id="2110">2110</th><td>  <em>bool</em> <dfn class="local col4 decl" id="364Invert" title='Invert' data-type='bool' data-ref="364Invert">Invert</dfn> = !<a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>;</td></tr>
<tr><th id="2111">2111</th><td>  <b>if</b> (!DefMI)</td></tr>
<tr><th id="2112">2112</th><td>    DefMI = <span class='error' title="no matching function for call to &apos;canFoldIntoMOVCC&apos;">canFoldIntoMOVCC</span>(MI.getOperand(<var>1</var>).getReg(), MRI, <b>this</b>);</td></tr>
<tr><th id="2113">2113</th><td>  <b>if</b> (!<a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>)</td></tr>
<tr><th id="2114">2114</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2115">2115</th><td></td></tr>
<tr><th id="2116">2116</th><td>  <i>// Find new register class to use.</i></td></tr>
<tr><th id="2117">2117</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="365FalseReg" title='FalseReg' data-type='llvm::MachineOperand' data-ref="365FalseReg">FalseReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#364Invert" title='Invert' data-ref="364Invert">Invert</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="2118">2118</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="366DestReg" title='DestReg' data-type='unsigned int' data-ref="366DestReg">DestReg</dfn> = <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2119">2119</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="367PreviousClass" title='PreviousClass' data-type='const llvm::TargetRegisterClass *' data-ref="367PreviousClass">PreviousClass</dfn> = <a class="local col2 ref" href="#362MRI" title='MRI' data-ref="362MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#365FalseReg" title='FalseReg' data-ref="365FalseReg">FalseReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2120">2120</th><td>  <b>if</b> (!<a class="local col2 ref" href="#362MRI" title='MRI' data-ref="362MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col6 ref" href="#366DestReg" title='DestReg' data-ref="366DestReg">DestReg</a>, <a class="local col7 ref" href="#367PreviousClass" title='PreviousClass' data-ref="367PreviousClass">PreviousClass</a>))</td></tr>
<tr><th id="2121">2121</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2122">2122</th><td></td></tr>
<tr><th id="2123">2123</th><td>  <i>// Create a new predicated version of DefMI.</i></td></tr>
<tr><th id="2124">2124</th><td><i>  // Rfalse is the first use.</i></td></tr>
<tr><th id="2125">2125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="368NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="368NewMI">NewMI</dfn> =</td></tr>
<tr><th id="2126">2126</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a></span>, <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#366DestReg" title='DestReg' data-ref="366DestReg">DestReg</a>);</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>  <i>// Copy all the DefMI operands, excluding its (null) predicate.</i></td></tr>
<tr><th id="2129">2129</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="369DefDesc" title='DefDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="369DefDesc">DefDesc</dfn> = <a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2130">2130</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="370i" title='i' data-type='unsigned int' data-ref="370i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="371e" title='e' data-type='unsigned int' data-ref="371e">e</dfn> = <a class="local col9 ref" href="#369DefDesc" title='DefDesc' data-ref="369DefDesc">DefDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2131">2131</th><td>       <a class="local col0 ref" href="#370i" title='i' data-ref="370i">i</a> != <a class="local col1 ref" href="#371e" title='e' data-ref="371e">e</a> &amp;&amp; !<a class="local col9 ref" href="#369DefDesc" title='DefDesc' data-ref="369DefDesc">DefDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#370i" title='i' data-ref="370i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>(); ++<a class="local col0 ref" href="#370i" title='i' data-ref="370i">i</a>)</td></tr>
<tr><th id="2132">2132</th><td>    <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#370i" title='i' data-ref="370i">i</a>));</td></tr>
<tr><th id="2133">2133</th><td></td></tr>
<tr><th id="2134">2134</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="372CondCode" title='CondCode' data-type='unsigned int' data-ref="372CondCode">CondCode</dfn> = <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2135">2135</th><td>  <b>if</b> (<a class="local col4 ref" href="#364Invert" title='Invert' data-ref="364Invert">Invert</a>)</td></tr>
<tr><th id="2136">2136</th><td>    <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="ref" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>(<a class="local col2 ref" href="#372CondCode" title='CondCode' data-ref="372CondCode">CondCode</a>)));</td></tr>
<tr><th id="2137">2137</th><td>  <b>else</b></td></tr>
<tr><th id="2138">2138</th><td>    <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#372CondCode" title='CondCode' data-ref="372CondCode">CondCode</a>);</td></tr>
<tr><th id="2139">2139</th><td>  <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>));</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>  <i>// DefMI is not the -S version that sets CPSR, so add an optional %noreg.</i></td></tr>
<tr><th id="2142">2142</th><td>  <b>if</b> (<a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE" title='llvm::MachineInstr::hasOptionalDef' data-ref="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE">hasOptionalDef</a>())</td></tr>
<tr><th id="2143">2143</th><td>    <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>  <i>// The output register value when the predicate is false is an implicit</i></td></tr>
<tr><th id="2146">2146</th><td><i>  // register operand tied to the first def.</i></td></tr>
<tr><th id="2147">2147</th><td><i>  // The tie makes the register allocator ensure the FalseReg is allocated the</i></td></tr>
<tr><th id="2148">2148</th><td><i>  // same register as operand 0.</i></td></tr>
<tr><th id="2149">2149</th><td>  <a class="local col5 ref" href="#365FalseReg" title='FalseReg' data-ref="365FalseReg">FalseReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="2150">2150</th><td>  <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#365FalseReg" title='FalseReg' data-ref="365FalseReg">FalseReg</a>);</td></tr>
<tr><th id="2151">2151</th><td>  <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td>  <i>// Update SeenMIs set: register newly created MI and erase removed DefMI.</i></td></tr>
<tr><th id="2154">2154</th><td>  <a class="local col0 ref" href="#360SeenMIs" title='SeenMIs' data-ref="360SeenMIs">SeenMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>);</td></tr>
<tr><th id="2155">2155</th><td>  <a class="local col0 ref" href="#360SeenMIs" title='SeenMIs' data-ref="360SeenMIs">SeenMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>);</td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td>  <i>// If MI is inside a loop, and DefMI is outside the loop, then kill flags on</i></td></tr>
<tr><th id="2158">2158</th><td><i>  // DefMI would be invalid when tranferred inside the loop.  Checking for a</i></td></tr>
<tr><th id="2159">2159</th><td><i>  // loop is expensive, but at least remove kill flags if they are in different</i></td></tr>
<tr><th id="2160">2160</th><td><i>  // BBs.</i></td></tr>
<tr><th id="2161">2161</th><td>  <b>if</b> (<a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#359MI" title='MI' data-ref="359MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <i>// The caller will erase MI, but not DefMI.</i></td></tr>
<tr><th id="2165">2165</th><td>  <a class="local col3 ref" href="#363DefMI" title='DefMI' data-ref="363DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2166">2166</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#368NewMI" title='NewMI' data-ref="368NewMI">NewMI</a>;</td></tr>
<tr><th id="2167">2167</th><td>}</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td><i class="doc">/// Map pseudo instructions that imply an 'S' bit onto real opcodes. Whether the</i></td></tr>
<tr><th id="2170">2170</th><td><i class="doc">/// instruction is encoded with an 'S' bit is determined by the optional CPSR</i></td></tr>
<tr><th id="2171">2171</th><td><i class="doc">/// def operand.</i></td></tr>
<tr><th id="2172">2172</th><td><i class="doc">///</i></td></tr>
<tr><th id="2173">2173</th><td><i class="doc">/// This will go away once we can teach tblgen how to set the optional CPSR def</i></td></tr>
<tr><th id="2174">2174</th><td><i class="doc">/// operand itself.</i></td></tr>
<tr><th id="2175">2175</th><td><b>struct</b> <dfn class="type def" id="AddSubFlagsOpcodePair" title='AddSubFlagsOpcodePair' data-ref="AddSubFlagsOpcodePair">AddSubFlagsOpcodePair</dfn> {</td></tr>
<tr><th id="2176">2176</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="AddSubFlagsOpcodePair::PseudoOpc" title='AddSubFlagsOpcodePair::PseudoOpc' data-type='uint16_t' data-ref="AddSubFlagsOpcodePair::PseudoOpc">PseudoOpc</dfn>;</td></tr>
<tr><th id="2177">2177</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="AddSubFlagsOpcodePair::MachineOpc" title='AddSubFlagsOpcodePair::MachineOpc' data-type='uint16_t' data-ref="AddSubFlagsOpcodePair::MachineOpc">MachineOpc</dfn>;</td></tr>
<tr><th id="2178">2178</th><td>};</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td><em>static</em> <em>const</em> <a class="type" href="#AddSubFlagsOpcodePair" title='AddSubFlagsOpcodePair' data-ref="AddSubFlagsOpcodePair">AddSubFlagsOpcodePair</a> <dfn class="tu decl def" id="AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-type='const AddSubFlagsOpcodePair []' data-ref="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</dfn>[] = {</td></tr>
<tr><th id="2181">2181</th><td>  {ARM::<span class='error' title="no member named &apos;ADDSri&apos; in namespace &apos;llvm::ARM&apos;">ADDSri</span>, ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>},</td></tr>
<tr><th id="2182">2182</th><td>  {ARM::<span class='error' title="no member named &apos;ADDSrr&apos; in namespace &apos;llvm::ARM&apos;">ADDSrr</span>, ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>},</td></tr>
<tr><th id="2183">2183</th><td>  {ARM::<span class='error' title="no member named &apos;ADDSrsi&apos; in namespace &apos;llvm::ARM&apos;">ADDSrsi</span>, ARM::<span class='error' title="no member named &apos;ADDrsi&apos; in namespace &apos;llvm::ARM&apos;">ADDrsi</span>},</td></tr>
<tr><th id="2184">2184</th><td>  {ARM::<span class='error' title="no member named &apos;ADDSrsr&apos; in namespace &apos;llvm::ARM&apos;">ADDSrsr</span>, ARM::<span class='error' title="no member named &apos;ADDrsr&apos; in namespace &apos;llvm::ARM&apos;">ADDrsr</span>},</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td>  {ARM::<span class='error' title="no member named &apos;SUBSri&apos; in namespace &apos;llvm::ARM&apos;">SUBSri</span>, ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>},</td></tr>
<tr><th id="2187">2187</th><td>  {ARM::<span class='error' title="no member named &apos;SUBSrr&apos; in namespace &apos;llvm::ARM&apos;">SUBSrr</span>, ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span>},</td></tr>
<tr><th id="2188">2188</th><td>  {ARM::<span class='error' title="no member named &apos;SUBSrsi&apos; in namespace &apos;llvm::ARM&apos;">SUBSrsi</span>, ARM::<span class='error' title="no member named &apos;SUBrsi&apos; in namespace &apos;llvm::ARM&apos;">SUBrsi</span>},</td></tr>
<tr><th id="2189">2189</th><td>  {ARM::<span class='error' title="no member named &apos;SUBSrsr&apos; in namespace &apos;llvm::ARM&apos;">SUBSrsr</span>, ARM::<span class='error' title="no member named &apos;SUBrsr&apos; in namespace &apos;llvm::ARM&apos;">SUBrsr</span>},</td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td>  {ARM::<span class='error' title="no member named &apos;RSBSri&apos; in namespace &apos;llvm::ARM&apos;">RSBSri</span>, ARM::<span class='error' title="no member named &apos;RSBri&apos; in namespace &apos;llvm::ARM&apos;">RSBri</span>},</td></tr>
<tr><th id="2192">2192</th><td>  {ARM::<span class='error' title="no member named &apos;RSBSrsi&apos; in namespace &apos;llvm::ARM&apos;">RSBSrsi</span>, ARM::<span class='error' title="no member named &apos;RSBrsi&apos; in namespace &apos;llvm::ARM&apos;">RSBrsi</span>},</td></tr>
<tr><th id="2193">2193</th><td>  {ARM::<span class='error' title="no member named &apos;RSBSrsr&apos; in namespace &apos;llvm::ARM&apos;">RSBSrsr</span>, ARM::<span class='error' title="no member named &apos;RSBrsr&apos; in namespace &apos;llvm::ARM&apos;">RSBrsr</span>},</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>  {ARM::<span class='error' title="no member named &apos;tADDSi3&apos; in namespace &apos;llvm::ARM&apos;">tADDSi3</span>, ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>},</td></tr>
<tr><th id="2196">2196</th><td>  {ARM::<span class='error' title="no member named &apos;tADDSi8&apos; in namespace &apos;llvm::ARM&apos;">tADDSi8</span>, ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>},</td></tr>
<tr><th id="2197">2197</th><td>  {ARM::<span class='error' title="no member named &apos;tADDSrr&apos; in namespace &apos;llvm::ARM&apos;">tADDSrr</span>, ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>},</td></tr>
<tr><th id="2198">2198</th><td>  {ARM::<span class='error' title="no member named &apos;tADCS&apos; in namespace &apos;llvm::ARM&apos;">tADCS</span>, ARM::<span class='error' title="no member named &apos;tADC&apos; in namespace &apos;llvm::ARM&apos;">tADC</span>},</td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td>  {ARM::<span class='error' title="no member named &apos;tSUBSi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBSi3</span>, ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>},</td></tr>
<tr><th id="2201">2201</th><td>  {ARM::<span class='error' title="no member named &apos;tSUBSi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBSi8</span>, ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>},</td></tr>
<tr><th id="2202">2202</th><td>  {ARM::<span class='error' title="no member named &apos;tSUBSrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBSrr</span>, ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span>},</td></tr>
<tr><th id="2203">2203</th><td>  {ARM::<span class='error' title="no member named &apos;tSBCS&apos; in namespace &apos;llvm::ARM&apos;">tSBCS</span>, ARM::<span class='error' title="no member named &apos;tSBC&apos; in namespace &apos;llvm::ARM&apos;">tSBC</span>},</td></tr>
<tr><th id="2204">2204</th><td>  {ARM::<span class='error' title="no member named &apos;tRSBS&apos; in namespace &apos;llvm::ARM&apos;">tRSBS</span>, ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>},</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>  {ARM::<span class='error' title="no member named &apos;t2ADDSri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSri</span>, ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>},</td></tr>
<tr><th id="2207">2207</th><td>  {ARM::<span class='error' title="no member named &apos;t2ADDSrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSrr</span>, ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span>},</td></tr>
<tr><th id="2208">2208</th><td>  {ARM::<span class='error' title="no member named &apos;t2ADDSrs&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSrs</span>, ARM::<span class='error' title="no member named &apos;t2ADDrs&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrs</span>},</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>  {ARM::<span class='error' title="no member named &apos;t2SUBSri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBSri</span>, ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>},</td></tr>
<tr><th id="2211">2211</th><td>  {ARM::<span class='error' title="no member named &apos;t2SUBSrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBSrr</span>, ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>},</td></tr>
<tr><th id="2212">2212</th><td>  {ARM::<span class='error' title="no member named &apos;t2SUBSrs&apos; in namespace &apos;llvm::ARM&apos;">t2SUBSrs</span>, ARM::<span class='error' title="no member named &apos;t2SUBrs&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrs</span>},</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  {ARM::<span class='error' title="no member named &apos;t2RSBSri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBSri</span>, ARM::<span class='error' title="no member named &apos;t2RSBri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBri</span>},</td></tr>
<tr><th id="2215">2215</th><td>  {ARM::<span class='error' title="no member named &apos;t2RSBSrs&apos; in namespace &apos;llvm::ARM&apos;">t2RSBSrs</span>, ARM::<span class='error' title="no member named &apos;t2RSBrs&apos; in namespace &apos;llvm::ARM&apos;">t2RSBrs</span>},</td></tr>
<tr><th id="2216">2216</th><td>};</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><em>unsigned</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="373OldOpc" title='OldOpc' data-type='unsigned int' data-ref="373OldOpc">OldOpc</dfn>) {</td></tr>
<tr><th id="2219">2219</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="374i" title='i' data-type='unsigned int' data-ref="374i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="375e" title='e' data-type='unsigned int' data-ref="375e">e</dfn> = <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(AddSubFlagsOpcodeMap); <a class="local col4 ref" href="#374i" title='i' data-ref="374i">i</a> != <a class="local col5 ref" href="#375e" title='e' data-ref="375e">e</a>; ++<a class="local col4 ref" href="#374i" title='i' data-ref="374i">i</a>)</td></tr>
<tr><th id="2220">2220</th><td>    <b>if</b> (<a class="local col3 ref" href="#373OldOpc" title='OldOpc' data-ref="373OldOpc">OldOpc</a> == <a class="tu ref" href="#AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-use='m' data-ref="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</a>[<a class="local col4 ref" href="#374i" title='i' data-ref="374i">i</a>].<a class="tu ref" href="#AddSubFlagsOpcodePair::PseudoOpc" title='AddSubFlagsOpcodePair::PseudoOpc' data-use='r' data-ref="AddSubFlagsOpcodePair::PseudoOpc">PseudoOpc</a>)</td></tr>
<tr><th id="2221">2221</th><td>      <b>return</b> <a class="tu ref" href="#AddSubFlagsOpcodeMap" title='AddSubFlagsOpcodeMap' data-use='m' data-ref="AddSubFlagsOpcodeMap">AddSubFlagsOpcodeMap</a>[<a class="local col4 ref" href="#374i" title='i' data-ref="374i">i</a>].<a class="tu ref" href="#AddSubFlagsOpcodePair::MachineOpc" title='AddSubFlagsOpcodePair::MachineOpc' data-use='r' data-ref="AddSubFlagsOpcodePair::MachineOpc">MachineOpc</a>;</td></tr>
<tr><th id="2222">2222</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2223">2223</th><td>}</td></tr>
<tr><th id="2224">2224</th><td></td></tr>
<tr><th id="2225">2225</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCod13379587">emitARMRegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="376MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="376MBB">MBB</dfn>,</td></tr>
<tr><th id="2226">2226</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="377MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="377MBBI">MBBI</dfn>,</td></tr>
<tr><th id="2227">2227</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="378dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="378dl">dl</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="379DestReg" title='DestReg' data-type='unsigned int' data-ref="379DestReg">DestReg</dfn>,</td></tr>
<tr><th id="2228">2228</th><td>                                   <em>unsigned</em> <dfn class="local col0 decl" id="380BaseReg" title='BaseReg' data-type='unsigned int' data-ref="380BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="381NumBytes" title='NumBytes' data-type='int' data-ref="381NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="2229">2229</th><td>                                   <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="382Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="382Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="383PredReg" title='PredReg' data-type='unsigned int' data-ref="383PredReg">PredReg</dfn>,</td></tr>
<tr><th id="2230">2230</th><td>                                   <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col4 decl" id="384TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="384TII">TII</dfn>,</td></tr>
<tr><th id="2231">2231</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="385MIFlags" title='MIFlags' data-type='unsigned int' data-ref="385MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="2232">2232</th><td>  <b>if</b> (<a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#379DestReg" title='DestReg' data-ref="379DestReg">DestReg</a> != <a class="local col0 ref" href="#380BaseReg" title='BaseReg' data-ref="380BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="2233">2233</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>), DestReg)</td></tr>
<tr><th id="2234">2234</th><td>        .addReg(BaseReg, RegState::Kill)</td></tr>
<tr><th id="2235">2235</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="2236">2236</th><td>        .add(condCodeOp())</td></tr>
<tr><th id="2237">2237</th><td>        .setMIFlags(MIFlags);</td></tr>
<tr><th id="2238">2238</th><td>    <b>return</b>;</td></tr>
<tr><th id="2239">2239</th><td>  }</td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td>  <em>bool</em> <dfn class="local col6 decl" id="386isSub" title='isSub' data-type='bool' data-ref="386isSub">isSub</dfn> = <a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a> &lt; <var>0</var>;</td></tr>
<tr><th id="2242">2242</th><td>  <b>if</b> (<a class="local col6 ref" href="#386isSub" title='isSub' data-ref="386isSub">isSub</a>) <a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a> = -<a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a>;</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <b>while</b> (<a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="2245">2245</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="387RotAmt" title='RotAmt' data-type='unsigned int' data-ref="387RotAmt">RotAmt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a>);</td></tr>
<tr><th id="2246">2246</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="388ThisVal" title='ThisVal' data-type='unsigned int' data-ref="388ThisVal">ThisVal</dfn> = <a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xFF</var>, <a class="local col7 ref" href="#387RotAmt" title='RotAmt' data-ref="387RotAmt">RotAmt</a>);</td></tr>
<tr><th id="2247">2247</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ThisVal &amp;&amp; &quot;Didn&apos;t extract field correctly&quot;) ? void (0) : __assert_fail (&quot;ThisVal &amp;&amp; \&quot;Didn&apos;t extract field correctly\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#388ThisVal" title='ThisVal' data-ref="388ThisVal">ThisVal</a> &amp;&amp; <q>"Didn't extract field correctly"</q>);</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="2250">2250</th><td>    <a class="local col1 ref" href="#381NumBytes" title='NumBytes' data-ref="381NumBytes">NumBytes</a> &amp;= ~<a class="local col8 ref" href="#388ThisVal" title='ThisVal' data-ref="388ThisVal">ThisVal</a>;</td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getSOImmVal(ThisVal) != -1 &amp;&amp; &quot;Bit extraction didn&apos;t work?&quot;) ? void (0) : __assert_fail (&quot;ARM_AM::getSOImmVal(ThisVal) != -1 &amp;&amp; \&quot;Bit extraction didn&apos;t work?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2252, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col8 ref" href="#388ThisVal" title='ThisVal' data-ref="388ThisVal">ThisVal</a>) != -<var>1</var> &amp;&amp; <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td>    <i>// Build the new ADD / SUB.</i></td></tr>
<tr><th id="2255">2255</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="389Opc" title='Opc' data-type='unsigned int' data-ref="389Opc">Opc</dfn> = isSub ? ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="2256">2256</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="2257">2257</th><td>        .addReg(BaseReg, RegState::Kill)</td></tr>
<tr><th id="2258">2258</th><td>        .addImm(ThisVal)</td></tr>
<tr><th id="2259">2259</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="2260">2260</th><td>        .add(condCodeOp())</td></tr>
<tr><th id="2261">2261</th><td>        .setMIFlags(MIFlags);</td></tr>
<tr><th id="2262">2262</th><td>    <a class="local col0 ref" href="#380BaseReg" title='BaseReg' data-ref="380BaseReg">BaseReg</a> = <a class="local col9 ref" href="#379DestReg" title='DestReg' data-ref="379DestReg">DestReg</a>;</td></tr>
<tr><th id="2263">2263</th><td>  }</td></tr>
<tr><th id="2264">2264</th><td>}</td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj" title='llvm::tryFoldSPUpdateIntoPushPop' data-ref="_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj">tryFoldSPUpdateIntoPushPop</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="390Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="390Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="2267">2267</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="391MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="391MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="392MI" title='MI' data-type='llvm::MachineInstr *' data-ref="392MI">MI</dfn>,</td></tr>
<tr><th id="2268">2268</th><td>                                      <em>unsigned</em> <dfn class="local col3 decl" id="393NumBytes" title='NumBytes' data-type='unsigned int' data-ref="393NumBytes">NumBytes</dfn>) {</td></tr>
<tr><th id="2269">2269</th><td>  <i>// This optimisation potentially adds lots of load and store</i></td></tr>
<tr><th id="2270">2270</th><td><i>  // micro-operations, it's only really a great benefit to code-size.</i></td></tr>
<tr><th id="2271">2271</th><td>  <b>if</b> (!<a class="local col0 ref" href="#390Subtarget" title='Subtarget' data-ref="390Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="2272">2272</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>  <i>// If only one register is pushed/popped, LLVM can use an LDR/STR</i></td></tr>
<tr><th id="2275">2275</th><td><i>  // instead. We can't modify those so make sure we're dealing with an</i></td></tr>
<tr><th id="2276">2276</th><td><i>  // instruction we understand.</i></td></tr>
<tr><th id="2277">2277</th><td>  <em>bool</em> <dfn class="local col4 decl" id="394IsPop" title='IsPop' data-type='bool' data-ref="394IsPop">IsPop</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL11isPopOpcodeEi" title='llvm::isPopOpcode' data-ref="_ZN4llvmL11isPopOpcodeEi">isPopOpcode</a>(<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2278">2278</th><td>  <em>bool</em> <dfn class="local col5 decl" id="395IsPush" title='IsPush' data-type='bool' data-ref="395IsPush">IsPush</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12isPushOpcodeEi" title='llvm::isPushOpcode' data-ref="_ZN4llvmL12isPushOpcodeEi">isPushOpcode</a>(<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2279">2279</th><td>  <b>if</b> (!<a class="local col5 ref" href="#395IsPush" title='IsPush' data-ref="395IsPush">IsPush</a> &amp;&amp; !<a class="local col4 ref" href="#394IsPop" title='IsPop' data-ref="394IsPop">IsPop</a>)</td></tr>
<tr><th id="2280">2280</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <em>bool</em> <dfn class="local col6 decl" id="396IsVFPPushPop" title='IsVFPPushPop' data-type='bool' data-ref="396IsVFPPushPop">IsVFPPushPop</dfn> = MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span> ||</td></tr>
<tr><th id="2283">2283</th><td>                      MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>;</td></tr>
<tr><th id="2284">2284</th><td>  <em>bool</em> <dfn class="local col7 decl" id="397IsT1PushPop" title='IsT1PushPop' data-type='bool' data-ref="397IsT1PushPop">IsT1PushPop</dfn> = MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span> ||</td></tr>
<tr><th id="2285">2285</th><td>                     MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span> ||</td></tr>
<tr><th id="2286">2286</th><td>                     MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>;</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((IsT1PushPop || (MI-&gt;getOperand(0).getReg() == ARM::SP &amp;&amp; MI-&gt;getOperand(1).getReg() == ARM::SP)) &amp;&amp; &quot;trying to fold sp update into non-sp-updating push/pop&quot;) ? void (0) : __assert_fail (&quot;(IsT1PushPop || (MI-&gt;getOperand(0).getReg() == ARM::SP &amp;&amp; MI-&gt;getOperand(1).getReg() == ARM::SP)) &amp;&amp; \&quot;trying to fold sp update into non-sp-updating push/pop\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2290, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((IsT1PushPop || (MI-&gt;getOperand(<var>0</var>).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="2289">2289</th><td>                          MI-&gt;getOperand(<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)) &amp;&amp;</td></tr>
<tr><th id="2290">2290</th><td>         <q>"trying to fold sp update into non-sp-updating push/pop"</q>);</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>  <i>// The VFP push &amp; pop act on D-registers, so we can only fold an adjustment</i></td></tr>
<tr><th id="2293">2293</th><td><i>  // by a multiple of 8 bytes in correctly. Similarly rN is 4-bytes. Don't try</i></td></tr>
<tr><th id="2294">2294</th><td><i>  // if this is violated.</i></td></tr>
<tr><th id="2295">2295</th><td>  <b>if</b> (<a class="local col3 ref" href="#393NumBytes" title='NumBytes' data-ref="393NumBytes">NumBytes</a> % (<a class="local col6 ref" href="#396IsVFPPushPop" title='IsVFPPushPop' data-ref="396IsVFPPushPop">IsVFPPushPop</a> ? <var>8</var> : <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="2296">2296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>  <i>// ARM and Thumb2 push/pop insts have explicit "sp, sp" operands (+</i></td></tr>
<tr><th id="2299">2299</th><td><i>  // pred) so the list starts at 4. Thumb1 starts after the predicate.</i></td></tr>
<tr><th id="2300">2300</th><td>  <em>int</em> <dfn class="local col8 decl" id="398RegListIdx" title='RegListIdx' data-type='int' data-ref="398RegListIdx">RegListIdx</dfn> = <a class="local col7 ref" href="#397IsT1PushPop" title='IsT1PushPop' data-ref="397IsT1PushPop">IsT1PushPop</a> ? <var>2</var> : <var>4</var>;</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td>  <i>// Calculate the space we'll need in terms of registers.</i></td></tr>
<tr><th id="2303">2303</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="399RegsNeeded" title='RegsNeeded' data-type='unsigned int' data-ref="399RegsNeeded">RegsNeeded</dfn>;</td></tr>
<tr><th id="2304">2304</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="400RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="400RegClass">RegClass</dfn>;</td></tr>
<tr><th id="2305">2305</th><td>  <b>if</b> (<a class="local col6 ref" href="#396IsVFPPushPop" title='IsVFPPushPop' data-ref="396IsVFPPushPop">IsVFPPushPop</a>) {</td></tr>
<tr><th id="2306">2306</th><td>    <a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a> = <a class="local col3 ref" href="#393NumBytes" title='NumBytes' data-ref="393NumBytes">NumBytes</a> / <var>8</var>;</td></tr>
<tr><th id="2307">2307</th><td>    RegClass = &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>;</td></tr>
<tr><th id="2308">2308</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2309">2309</th><td>    <a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a> = <a class="local col3 ref" href="#393NumBytes" title='NumBytes' data-ref="393NumBytes">NumBytes</a> / <var>4</var>;</td></tr>
<tr><th id="2310">2310</th><td>    RegClass = &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="2311">2311</th><td>  }</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>  <i>// We're going to have to strip all list operands off before</i></td></tr>
<tr><th id="2314">2314</th><td><i>  // re-adding them since the order matters, so save the existing ones</i></td></tr>
<tr><th id="2315">2315</th><td><i>  // for later.</i></td></tr>
<tr><th id="2316">2316</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="401RegList" title='RegList' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="401RegList">RegList</dfn>;</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>  <i>// We're also going to need the first register transferred by this</i></td></tr>
<tr><th id="2319">2319</th><td><i>  // instruction, which won't necessarily be the first register in the list.</i></td></tr>
<tr><th id="2320">2320</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402FirstRegEnc" title='FirstRegEnc' data-type='unsigned int' data-ref="402FirstRegEnc">FirstRegEnc</dfn> = -<var>1</var>;</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="403TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="403TRI">TRI</dfn> = <a class="local col1 ref" href="#391MF" title='MF' data-ref="391MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="2323">2323</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="404i" title='i' data-type='int' data-ref="404i">i</dfn> = <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col4 ref" href="#404i" title='i' data-ref="404i">i</a> &gt;= <a class="local col8 ref" href="#398RegListIdx" title='RegListIdx' data-ref="398RegListIdx">RegListIdx</a>; --<a class="local col4 ref" href="#404i" title='i' data-ref="404i">i</a>) {</td></tr>
<tr><th id="2324">2324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="405MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="405MO">MO</dfn> = <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#404i" title='i' data-ref="404i">i</a>);</td></tr>
<tr><th id="2325">2325</th><td>    <a class="local col1 ref" href="#401RegList" title='RegList' data-ref="401RegList">RegList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#405MO" title='MO' data-ref="405MO">MO</a>);</td></tr>
<tr><th id="2326">2326</th><td></td></tr>
<tr><th id="2327">2327</th><td>    <b>if</b> (<a class="local col5 ref" href="#405MO" title='MO' data-ref="405MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#403TRI" title='TRI' data-ref="403TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col5 ref" href="#405MO" title='MO' data-ref="405MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &lt; <a class="local col2 ref" href="#402FirstRegEnc" title='FirstRegEnc' data-ref="402FirstRegEnc">FirstRegEnc</a>)</td></tr>
<tr><th id="2328">2328</th><td>      <a class="local col2 ref" href="#402FirstRegEnc" title='FirstRegEnc' data-ref="402FirstRegEnc">FirstRegEnc</a> = <a class="local col3 ref" href="#403TRI" title='TRI' data-ref="403TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col5 ref" href="#405MO" title='MO' data-ref="405MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2329">2329</th><td>  }</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="406CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="406CSRegs">CSRegs</dfn> = <a class="local col3 ref" href="#403TRI" title='TRI' data-ref="403TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col1 ref" href="#391MF" title='MF' data-ref="391MF">MF</a>);</td></tr>
<tr><th id="2332">2332</th><td></td></tr>
<tr><th id="2333">2333</th><td>  <i>// Now try to find enough space in the reglist to allocate NumBytes.</i></td></tr>
<tr><th id="2334">2334</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="407CurRegEnc" title='CurRegEnc' data-type='int' data-ref="407CurRegEnc">CurRegEnc</dfn> = <a class="local col2 ref" href="#402FirstRegEnc" title='FirstRegEnc' data-ref="402FirstRegEnc">FirstRegEnc</a> - <var>1</var>; <a class="local col7 ref" href="#407CurRegEnc" title='CurRegEnc' data-ref="407CurRegEnc">CurRegEnc</a> &gt;= <var>0</var> &amp;&amp; <a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2335">2335</th><td>       --<a class="local col7 ref" href="#407CurRegEnc" title='CurRegEnc' data-ref="407CurRegEnc">CurRegEnc</a>) {</td></tr>
<tr><th id="2336">2336</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="408CurReg" title='CurReg' data-type='unsigned int' data-ref="408CurReg">CurReg</dfn> = <a class="local col0 ref" href="#400RegClass" title='RegClass' data-ref="400RegClass">RegClass</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col7 ref" href="#407CurRegEnc" title='CurRegEnc' data-ref="407CurRegEnc">CurRegEnc</a>);</td></tr>
<tr><th id="2337">2337</th><td>    <b>if</b> (IsT1PushPop &amp;&amp; CurReg &gt; ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>)</td></tr>
<tr><th id="2338">2338</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2339">2339</th><td>    <b>if</b> (!<a class="local col4 ref" href="#394IsPop" title='IsPop' data-ref="394IsPop">IsPop</a>) {</td></tr>
<tr><th id="2340">2340</th><td>      <i>// Pushing any register is completely harmless, mark the register involved</i></td></tr>
<tr><th id="2341">2341</th><td><i>      // as undef since we don't care about its value and must not restore it</i></td></tr>
<tr><th id="2342">2342</th><td><i>      // during stack unwinding.</i></td></tr>
<tr><th id="2343">2343</th><td>      <a class="local col1 ref" href="#401RegList" title='RegList' data-ref="401RegList">RegList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col8 ref" href="#408CurReg" title='CurReg' data-ref="408CurReg">CurReg</a>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="2344">2344</th><td>                                                  <b>false</b>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="2345">2345</th><td>      --<a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2346">2346</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2347">2347</th><td>    }</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>    <i>// However, we can only pop an extra register if it's not live. For</i></td></tr>
<tr><th id="2350">2350</th><td><i>    // registers live within the function we might clobber a return value</i></td></tr>
<tr><th id="2351">2351</th><td><i>    // register; the other way a register can be live here is if it's</i></td></tr>
<tr><th id="2352">2352</th><td><i>    // callee-saved.</i></td></tr>
<tr><th id="2353">2353</th><td>    <b>if</b> (<a class="ref" href="ARMBaseRegisterInfo.h.html#_ZN4llvmL21isCalleeSavedRegisterEjPKt" title='llvm::isCalleeSavedRegister' data-ref="_ZN4llvmL21isCalleeSavedRegisterEjPKt">isCalleeSavedRegister</a>(<a class="local col8 ref" href="#408CurReg" title='CurReg' data-ref="408CurReg">CurReg</a>, <a class="local col6 ref" href="#406CSRegs" title='CSRegs' data-ref="406CSRegs">CSRegs</a>) ||</td></tr>
<tr><th id="2354">2354</th><td>        <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" title='llvm::MachineBasicBlock::computeRegisterLiveness' data-ref="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj">computeRegisterLiveness</a>(<a class="local col3 ref" href="#403TRI" title='TRI' data-ref="403TRI">TRI</a>, <a class="local col8 ref" href="#408CurReg" title='CurReg' data-ref="408CurReg">CurReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>) !=</td></tr>
<tr><th id="2355">2355</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LivenessQueryResult::LQR_Dead" title='llvm::MachineBasicBlock::LivenessQueryResult::LQR_Dead' data-ref="llvm::MachineBasicBlock::LivenessQueryResult::LQR_Dead">LQR_Dead</a>) {</td></tr>
<tr><th id="2356">2356</th><td>      <i>// VFP pops don't allow holes in the register list, so any skip is fatal</i></td></tr>
<tr><th id="2357">2357</th><td><i>      // for our transformation. GPR pops do, so we should just keep looking.</i></td></tr>
<tr><th id="2358">2358</th><td>      <b>if</b> (<a class="local col6 ref" href="#396IsVFPPushPop" title='IsVFPPushPop' data-ref="396IsVFPPushPop">IsVFPPushPop</a>)</td></tr>
<tr><th id="2359">2359</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2360">2360</th><td>      <b>else</b></td></tr>
<tr><th id="2361">2361</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2362">2362</th><td>    }</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>    <i>// Mark the unimportant registers as &lt;def,dead&gt; in the POP.</i></td></tr>
<tr><th id="2365">2365</th><td>    <a class="local col1 ref" href="#401RegList" title='RegList' data-ref="401RegList">RegList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col8 ref" href="#408CurReg" title='CurReg' data-ref="408CurReg">CurReg</a>, <b>true</b>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="2366">2366</th><td>                                                <b>true</b>));</td></tr>
<tr><th id="2367">2367</th><td>    --<a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a>;</td></tr>
<tr><th id="2368">2368</th><td>  }</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>  <b>if</b> (<a class="local col9 ref" href="#399RegsNeeded" title='RegsNeeded' data-ref="399RegsNeeded">RegsNeeded</a> &gt; <var>0</var>)</td></tr>
<tr><th id="2371">2371</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td>  <i>// Finally we know we can profitably perform the optimisation so go</i></td></tr>
<tr><th id="2374">2374</th><td><i>  // ahead: strip all existing registers off and add them back again</i></td></tr>
<tr><th id="2375">2375</th><td><i>  // in the right order.</i></td></tr>
<tr><th id="2376">2376</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="409i" title='i' data-type='int' data-ref="409i">i</dfn> = <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col9 ref" href="#409i" title='i' data-ref="409i">i</a> &gt;= <a class="local col8 ref" href="#398RegListIdx" title='RegListIdx' data-ref="398RegListIdx">RegListIdx</a>; --<a class="local col9 ref" href="#409i" title='i' data-ref="409i">i</a>)</td></tr>
<tr><th id="2377">2377</th><td>    <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#409i" title='i' data-ref="409i">i</a>);</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <i>// Add the complete list back in.</i></td></tr>
<tr><th id="2380">2380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="410MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="410MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col1 ref" href="#391MF" title='MF' data-ref="391MF">MF</a>, &amp;*<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>);</td></tr>
<tr><th id="2381">2381</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="411i" title='i' data-type='int' data-ref="411i">i</dfn> = <a class="local col1 ref" href="#401RegList" title='RegList' data-ref="401RegList">RegList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>; <a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a> &gt;= <var>0</var>; --<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>)</td></tr>
<tr><th id="2382">2382</th><td>    <a class="local col0 ref" href="#410MIB" title='MIB' data-ref="410MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#401RegList" title='RegList' data-ref="401RegList">RegList</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>]</a>);</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2385">2385</th><td>}</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteARMFrameIndex' data-ref="_ZN4llvm20rewriteARMFrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteARMFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="412MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="412MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="413FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="413FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="2388">2388</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="414FrameReg" title='FrameReg' data-type='unsigned int' data-ref="414FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="415Offset" title='Offset' data-type='int &amp;' data-ref="415Offset">Offset</dfn>,</td></tr>
<tr><th id="2389">2389</th><td>                                <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col6 decl" id="416TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="416TII">TII</dfn>) {</td></tr>
<tr><th id="2390">2390</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="417Opcode" title='Opcode' data-type='unsigned int' data-ref="417Opcode">Opcode</dfn> = <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2391">2391</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="418Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="418Desc">Desc</dfn> = <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2392">2392</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419AddrMode" title='AddrMode' data-type='unsigned int' data-ref="419AddrMode">AddrMode</dfn> = (<a class="local col8 ref" href="#418Desc" title='Desc' data-ref="418Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="2393">2393</th><td>  <em>bool</em> <dfn class="local col0 decl" id="420isSub" title='isSub' data-type='bool' data-ref="420isSub">isSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td>  <i>// Memory operands in inline assembly always use AddrMode2.</i></td></tr>
<tr><th id="2396">2396</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;INLINEASM&apos; in namespace &apos;llvm::ARM&apos;">INLINEASM</span> || Opcode == ARM::<span class='error' title="no member named &apos;INLINEASM_BR&apos; in namespace &apos;llvm::ARM&apos;">INLINEASM_BR</span>)</td></tr>
<tr><th id="2397">2397</th><td>    <a class="local col9 ref" href="#419AddrMode" title='AddrMode' data-ref="419AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode2" title='llvm::ARMII::AddrMode::AddrMode2' data-ref="llvm::ARMII::AddrMode::AddrMode2">AddrMode2</a>;</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>) {</td></tr>
<tr><th id="2400">2400</th><td>    <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> += <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2401">2401</th><td>    <b>if</b> (<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="2402">2402</th><td>      <i>// Turn it into a move.</i></td></tr>
<tr><th id="2403">2403</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>));</td></tr>
<tr><th id="2404">2404</th><td>      <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#414FrameReg" title='FrameReg' data-ref="414FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2405">2405</th><td>      <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="2406">2406</th><td>      <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2407">2407</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2408">2408</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="2409">2409</th><td>      <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = -<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>;</td></tr>
<tr><th id="2410">2410</th><td>      <a class="local col0 ref" href="#420isSub" title='isSub' data-ref="420isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="2411">2411</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>));</td></tr>
<tr><th id="2412">2412</th><td>    }</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>    <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="2415">2415</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>) != -<var>1</var>) {</td></tr>
<tr><th id="2416">2416</th><td>      <i>// Replace the FrameIndex with sp / fp</i></td></tr>
<tr><th id="2417">2417</th><td>      <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#414FrameReg" title='FrameReg' data-ref="414FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2418">2418</th><td>      <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>);</td></tr>
<tr><th id="2419">2419</th><td>      <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2420">2420</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>    }</td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td>    <i>// Otherwise, pull as much of the immedidate into this ADDri/SUBri</i></td></tr>
<tr><th id="2424">2424</th><td><i>    // as possible.</i></td></tr>
<tr><th id="2425">2425</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="421RotAmt" title='RotAmt' data-type='unsigned int' data-ref="421RotAmt">RotAmt</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>);</td></tr>
<tr><th id="2426">2426</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="422ThisImmVal" title='ThisImmVal' data-type='unsigned int' data-ref="422ThisImmVal">ThisImmVal</dfn> = <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xFF</var>, <a class="local col1 ref" href="#421RotAmt" title='RotAmt' data-ref="421RotAmt">RotAmt</a>);</td></tr>
<tr><th id="2427">2427</th><td></td></tr>
<tr><th id="2428">2428</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="2429">2429</th><td>    <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &amp;= ~<a class="local col2 ref" href="#422ThisImmVal" title='ThisImmVal' data-ref="422ThisImmVal">ThisImmVal</a>;</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>    <i>// Get the properly encoded SOImmVal field.</i></td></tr>
<tr><th id="2432">2432</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getSOImmVal(ThisImmVal) != -1 &amp;&amp; &quot;Bit extraction didn&apos;t work?&quot;) ? void (0) : __assert_fail (&quot;ARM_AM::getSOImmVal(ThisImmVal) != -1 &amp;&amp; \&quot;Bit extraction didn&apos;t work?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col2 ref" href="#422ThisImmVal" title='ThisImmVal' data-ref="422ThisImmVal">ThisImmVal</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="2433">2433</th><td>           <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="2434">2434</th><td>    <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col2 ref" href="#422ThisImmVal" title='ThisImmVal' data-ref="422ThisImmVal">ThisImmVal</a>);</td></tr>
<tr><th id="2435">2435</th><td> } <b>else</b> {</td></tr>
<tr><th id="2436">2436</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="423ImmIdx" title='ImmIdx' data-type='unsigned int' data-ref="423ImmIdx">ImmIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2437">2437</th><td>    <em>int</em> <dfn class="local col4 decl" id="424InstrOffs" title='InstrOffs' data-type='int' data-ref="424InstrOffs">InstrOffs</dfn> = <var>0</var>;</td></tr>
<tr><th id="2438">2438</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="425NumBits" title='NumBits' data-type='unsigned int' data-ref="425NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="2439">2439</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="426Scale" title='Scale' data-type='unsigned int' data-ref="426Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="2440">2440</th><td>    <b>switch</b> (<a class="local col9 ref" href="#419AddrMode" title='AddrMode' data-ref="419AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="2441">2441</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode_i12" title='llvm::ARMII::AddrMode::AddrMode_i12' data-ref="llvm::ARMII::AddrMode::AddrMode_i12">AddrMode_i12</a>:</td></tr>
<tr><th id="2442">2442</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a> + <var>1</var>;</td></tr>
<tr><th id="2443">2443</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2444">2444</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="2445">2445</th><td>      <b>break</b>;</td></tr>
<tr><th id="2446">2446</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode2" title='llvm::ARMII::AddrMode::AddrMode2' data-ref="llvm::ARMII::AddrMode::AddrMode2">AddrMode2</a>:</td></tr>
<tr><th id="2447">2447</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>2</var>;</td></tr>
<tr><th id="2448">2448</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2449">2449</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="2450">2450</th><td>        <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2451">2451</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="2452">2452</th><td>      <b>break</b>;</td></tr>
<tr><th id="2453">2453</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode3" title='llvm::ARMII::AddrMode::AddrMode3' data-ref="llvm::ARMII::AddrMode::AddrMode3">AddrMode3</a>:</td></tr>
<tr><th id="2454">2454</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>2</var>;</td></tr>
<tr><th id="2455">2455</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2456">2456</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="2457">2457</th><td>        <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2458">2458</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2459">2459</th><td>      <b>break</b>;</td></tr>
<tr><th id="2460">2460</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode4" title='llvm::ARMII::AddrMode::AddrMode4' data-ref="llvm::ARMII::AddrMode::AddrMode4">AddrMode4</a>:</td></tr>
<tr><th id="2461">2461</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode6" title='llvm::ARMII::AddrMode::AddrMode6' data-ref="llvm::ARMII::AddrMode::AddrMode6">AddrMode6</a>:</td></tr>
<tr><th id="2462">2462</th><td>      <i>// Can't fold any offset even if it's zero.</i></td></tr>
<tr><th id="2463">2463</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2464">2464</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a>:</td></tr>
<tr><th id="2465">2465</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2466">2466</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2467">2467</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="2468">2468</th><td>        <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2469">2469</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2470">2470</th><td>      <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2471">2471</th><td>      <b>break</b>;</td></tr>
<tr><th id="2472">2472</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5FP16" title='llvm::ARMII::AddrMode::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode::AddrMode5FP16">AddrMode5FP16</a>:</td></tr>
<tr><th id="2473">2473</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2474">2474</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2475">2475</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="2476">2476</th><td>        <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="2477">2477</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="2478">2478</th><td>      <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="2479">2479</th><td>      <b>break</b>;</td></tr>
<tr><th id="2480">2480</th><td>    <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i7s4" title='llvm::ARMII::AddrMode::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i7s4">AddrModeT2_i7s4</a>:</td></tr>
<tr><th id="2481">2481</th><td>      <a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a> = <a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>+<var>1</var>;</td></tr>
<tr><th id="2482">2482</th><td>      <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> = <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2483">2483</th><td>      <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> = <var>7</var>;</td></tr>
<tr><th id="2484">2484</th><td>      <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2485">2485</th><td>      <b>break</b>;</td></tr>
<tr><th id="2486">2486</th><td>    <b>default</b>:</td></tr>
<tr><th id="2487">2487</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported addressing mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2487)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="2488">2488</th><td>    }</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td>    <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> += <a class="local col4 ref" href="#424InstrOffs" title='InstrOffs' data-ref="424InstrOffs">InstrOffs</a> * <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a>;</td></tr>
<tr><th id="2491">2491</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; (Scale-1)) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; (Scale-1)) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 2491, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &amp; (<a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a>-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="2492">2492</th><td>    <b>if</b> (<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="2493">2493</th><td>      <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = -<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>;</td></tr>
<tr><th id="2494">2494</th><td>      <a class="local col0 ref" href="#420isSub" title='isSub' data-ref="420isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="2495">2495</th><td>    }</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <i>// Attempt to fold address comp. if opcode has offset bits</i></td></tr>
<tr><th id="2498">2498</th><td>    <b>if</b> (<a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2499">2499</th><td>      <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="2500">2500</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="427ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="427ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#423ImmIdx" title='ImmIdx' data-ref="423ImmIdx">ImmIdx</a>);</td></tr>
<tr><th id="2501">2501</th><td>      <em>int</em> <dfn class="local col8 decl" id="428ImmedOffset" title='ImmedOffset' data-type='int' data-ref="428ImmedOffset">ImmedOffset</dfn> = <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> / <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a>;</td></tr>
<tr><th id="2502">2502</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="429Mask" title='Mask' data-type='unsigned int' data-ref="429Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="2503">2503</th><td>      <b>if</b> ((<em>unsigned</em>)<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &lt;= <a class="local col9 ref" href="#429Mask" title='Mask' data-ref="429Mask">Mask</a> * <a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a>) {</td></tr>
<tr><th id="2504">2504</th><td>        <i>// Replace the FrameIndex with sp</i></td></tr>
<tr><th id="2505">2505</th><td>        <a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#413FrameRegIdx" title='FrameRegIdx' data-ref="413FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col4 ref" href="#414FrameReg" title='FrameReg' data-ref="414FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="2506">2506</th><td>        <i>// FIXME: When addrmode2 goes away, this will simplify (like the</i></td></tr>
<tr><th id="2507">2507</th><td><i>        // T2 version), as the LDR.i12 versions don't need the encoding</i></td></tr>
<tr><th id="2508">2508</th><td><i>        // tricks for the offset value.</i></td></tr>
<tr><th id="2509">2509</th><td>        <b>if</b> (<a class="local col0 ref" href="#420isSub" title='isSub' data-ref="420isSub">isSub</a>) {</td></tr>
<tr><th id="2510">2510</th><td>          <b>if</b> (<a class="local col9 ref" href="#419AddrMode" title='AddrMode' data-ref="419AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode_i12" title='llvm::ARMII::AddrMode::AddrMode_i12' data-ref="llvm::ARMII::AddrMode::AddrMode_i12">AddrMode_i12</a>)</td></tr>
<tr><th id="2511">2511</th><td>            <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="2512">2512</th><td>          <b>else</b></td></tr>
<tr><th id="2513">2513</th><td>            <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a>;</td></tr>
<tr><th id="2514">2514</th><td>        }</td></tr>
<tr><th id="2515">2515</th><td>        <a class="local col7 ref" href="#427ImmOp" title='ImmOp' data-ref="427ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="2516">2516</th><td>        <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="2517">2517</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2518">2518</th><td>      }</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>      <i>// Otherwise, it didn't fit. Pull in what we can to simplify the immed.</i></td></tr>
<tr><th id="2521">2521</th><td>      <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> = <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> &amp; <a class="local col9 ref" href="#429Mask" title='Mask' data-ref="429Mask">Mask</a>;</td></tr>
<tr><th id="2522">2522</th><td>      <b>if</b> (<a class="local col0 ref" href="#420isSub" title='isSub' data-ref="420isSub">isSub</a>) {</td></tr>
<tr><th id="2523">2523</th><td>        <b>if</b> (<a class="local col9 ref" href="#419AddrMode" title='AddrMode' data-ref="419AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode_i12" title='llvm::ARMII::AddrMode::AddrMode_i12' data-ref="llvm::ARMII::AddrMode::AddrMode_i12">AddrMode_i12</a>)</td></tr>
<tr><th id="2524">2524</th><td>          <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="2525">2525</th><td>        <b>else</b></td></tr>
<tr><th id="2526">2526</th><td>          <a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#425NumBits" title='NumBits' data-ref="425NumBits">NumBits</a>;</td></tr>
<tr><th id="2527">2527</th><td>      }</td></tr>
<tr><th id="2528">2528</th><td>      <a class="local col7 ref" href="#427ImmOp" title='ImmOp' data-ref="427ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#428ImmedOffset" title='ImmedOffset' data-ref="428ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="2529">2529</th><td>      <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> &amp;= ~(<a class="local col9 ref" href="#429Mask" title='Mask' data-ref="429Mask">Mask</a>*<a class="local col6 ref" href="#426Scale" title='Scale' data-ref="426Scale">Scale</a>);</td></tr>
<tr><th id="2530">2530</th><td>    }</td></tr>
<tr><th id="2531">2531</th><td>  }</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>  <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> = (<a class="local col0 ref" href="#420isSub" title='isSub' data-ref="420isSub">isSub</a>) ? -<a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> : <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a>;</td></tr>
<tr><th id="2534">2534</th><td>  <b>return</b> <a class="local col5 ref" href="#415Offset" title='Offset' data-ref="415Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="2535">2535</th><td>}</td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td><i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="2538">2538</th><td><i class="doc">/// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="2539">2539</th><td><i class="doc">/// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="2540">2540</th><td><i class="doc">/// can be analyzed.</i></td></tr>
<tr><th id="2541">2541</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="430MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="430MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="431SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="431SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2542">2542</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col2 decl" id="432SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="432SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="433CmpMask" title='CmpMask' data-type='int &amp;' data-ref="433CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="2543">2543</th><td>                                      <em>int</em> &amp;<dfn class="local col4 decl" id="434CmpValue" title='CmpValue' data-type='int &amp;' data-ref="434CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="2544">2544</th><td>  <b>switch</b> (<a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2545">2545</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2546">2546</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span>:</td></tr>
<tr><th id="2547">2547</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span>:</td></tr>
<tr><th id="2548">2548</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tCMPi8&apos; in namespace &apos;llvm::ARM&apos;">tCMPi8</span>:</td></tr>
<tr><th id="2549">2549</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2550">2550</th><td>    <a class="local col2 ref" href="#432SrcReg2" title='SrcReg2' data-ref="432SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="2551">2551</th><td>    <a class="local col3 ref" href="#433CmpMask" title='CmpMask' data-ref="433CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="2552">2552</th><td>    <a class="local col4 ref" href="#434CmpValue" title='CmpValue' data-ref="434CmpValue">CmpValue</a> = <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2553">2553</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2554">2554</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>:</td></tr>
<tr><th id="2555">2555</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>:</td></tr>
<tr><th id="2556">2556</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tCMPr&apos; in namespace &apos;llvm::ARM&apos;">tCMPr</span>:</td></tr>
<tr><th id="2557">2557</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2558">2558</th><td>    <a class="local col2 ref" href="#432SrcReg2" title='SrcReg2' data-ref="432SrcReg2">SrcReg2</a> = <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2559">2559</th><td>    <a class="local col3 ref" href="#433CmpMask" title='CmpMask' data-ref="433CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="2560">2560</th><td>    <a class="local col4 ref" href="#434CmpValue" title='CmpValue' data-ref="434CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="2561">2561</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2562">2562</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;TSTri&apos; in namespace &apos;llvm::ARM&apos;">TSTri</span>:</td></tr>
<tr><th id="2563">2563</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2TSTri&apos; in namespace &apos;llvm::ARM&apos;">t2TSTri</span>:</td></tr>
<tr><th id="2564">2564</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="2565">2565</th><td>    <a class="local col2 ref" href="#432SrcReg2" title='SrcReg2' data-ref="432SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="2566">2566</th><td>    <a class="local col3 ref" href="#433CmpMask" title='CmpMask' data-ref="433CmpMask">CmpMask</a> = <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2567">2567</th><td>    <a class="local col4 ref" href="#434CmpValue" title='CmpValue' data-ref="434CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="2568">2568</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2569">2569</th><td>  }</td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2572">2572</th><td>}</td></tr>
<tr><th id="2573">2573</th><td></td></tr>
<tr><th id="2574">2574</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">/// isSuitableForMask - Identify a suitable 'and' instruction that</i></td></tr>
<tr><th id="2575">2575</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">/// operates on the given source register and applies the same mask</i></td></tr>
<tr><th id="2576">2576</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">/// as a 'tst' instruction. Provide a limited look-through for copies.</i></td></tr>
<tr><th id="2577">2577</th><td><i class="doc" data-doc="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">/// When successful, MI will hold the found instruction.</i></td></tr>
<tr><th id="2578">2578</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib" title='isSuitableForMask' data-type='bool isSuitableForMask(llvm::MachineInstr *&amp; MI, unsigned int SrcReg, int CmpMask, bool CommonUse)' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">isSuitableForMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col5 decl" id="435MI" title='MI' data-type='llvm::MachineInstr *&amp;' data-ref="435MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="436SrcReg" title='SrcReg' data-type='unsigned int' data-ref="436SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2579">2579</th><td>                              <em>int</em> <dfn class="local col7 decl" id="437CmpMask" title='CmpMask' data-type='int' data-ref="437CmpMask">CmpMask</dfn>, <em>bool</em> <dfn class="local col8 decl" id="438CommonUse" title='CommonUse' data-type='bool' data-ref="438CommonUse">CommonUse</dfn>) {</td></tr>
<tr><th id="2580">2580</th><td>  <b>switch</b> (<a class="local col5 ref" href="#435MI" title='MI' data-ref="435MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2581">2581</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>:</td></tr>
<tr><th id="2582">2582</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span>:</td></tr>
<tr><th id="2583">2583</th><td>      <b>if</b> (CmpMask != MI-&gt;getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="2584">2584</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2585">2585</th><td>      <b>if</b> (<a class="local col6 ref" href="#436SrcReg" title='SrcReg' data-ref="436SrcReg">SrcReg</a> == <a class="local col5 ref" href="#435MI" title='MI' data-ref="435MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#438CommonUse" title='CommonUse' data-ref="438CommonUse">CommonUse</a> ? <var>1</var> : <var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2586">2586</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2587">2587</th><td>      <b>break</b>;</td></tr>
<tr><th id="2588">2588</th><td>  }</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2591">2591</th><td>}</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td><i class="doc" data-doc="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE">/// getSwappedCondition - assume the flags are set by MI(a,b), return</i></td></tr>
<tr><th id="2594">2594</th><td><i class="doc" data-doc="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE">/// the condition code if we modify the instructions such that flags are</i></td></tr>
<tr><th id="2595">2595</th><td><i class="doc" data-doc="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE">/// set by MI(b,a).</i></td></tr>
<tr><th id="2596">2596</th><td><b>inline</b> <em>static</em> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="tu decl def" id="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE" title='getSwappedCondition' data-type='ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC)' data-ref="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE">getSwappedCondition</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="439CC" title='CC' data-type='ARMCC::CondCodes' data-ref="439CC">CC</dfn>) {</td></tr>
<tr><th id="2597">2597</th><td>  <b>switch</b> (<a class="local col9 ref" href="#439CC" title='CC' data-ref="439CC">CC</a>) {</td></tr>
<tr><th id="2598">2598</th><td>  <b>default</b>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="2599">2599</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="2600">2600</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="2601">2601</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>;</td></tr>
<tr><th id="2602">2602</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>;</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>;</td></tr>
<tr><th id="2604">2604</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>;</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>;</td></tr>
<tr><th id="2606">2606</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>;</td></tr>
<tr><th id="2607">2607</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>;</td></tr>
<tr><th id="2608">2608</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>;</td></tr>
<tr><th id="2609">2609</th><td>  }</td></tr>
<tr><th id="2610">2610</th><td>}</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// getCmpToAddCondition - assume the flags are set by CMP(a,b), return</i></td></tr>
<tr><th id="2613">2613</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// the condition code if we modify the instructions such that flags are</i></td></tr>
<tr><th id="2614">2614</th><td><i class="doc" data-doc="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">/// set by ADD(a,b,X).</i></td></tr>
<tr><th id="2615">2615</th><td><b>inline</b> <em>static</em> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="tu decl def" id="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" title='getCmpToAddCondition' data-type='ARMCC::CondCodes getCmpToAddCondition(ARMCC::CondCodes CC)' data-ref="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">getCmpToAddCondition</dfn>(<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="440CC" title='CC' data-type='ARMCC::CondCodes' data-ref="440CC">CC</dfn>) {</td></tr>
<tr><th id="2616">2616</th><td>  <b>switch</b> (<a class="local col0 ref" href="#440CC" title='CC' data-ref="440CC">CC</a>) {</td></tr>
<tr><th id="2617">2617</th><td>  <b>default</b>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="2618">2618</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>;</td></tr>
<tr><th id="2619">2619</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>;</td></tr>
<tr><th id="2620">2620</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>;</td></tr>
<tr><th id="2621">2621</th><td>  <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>: <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>;</td></tr>
<tr><th id="2622">2622</th><td>  }</td></tr>
<tr><th id="2623">2623</th><td>}</td></tr>
<tr><th id="2624">2624</th><td></td></tr>
<tr><th id="2625">2625</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// isRedundantFlagInstr - check whether the first instruction, whose only</i></td></tr>
<tr><th id="2626">2626</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// purpose is to update flags, can be made redundant.</i></td></tr>
<tr><th id="2627">2627</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// CMPrr can be made redundant by SUBrr if the operands are the same.</i></td></tr>
<tr><th id="2628">2628</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// CMPri can be made redundant by SUBri if the operands are the same.</i></td></tr>
<tr><th id="2629">2629</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// CMPrr(r0, r1) can be made redundant by ADDr[ri](r0, r1, X).</i></td></tr>
<tr><th id="2630">2630</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">/// This function can be extended later on.</i></td></tr>
<tr><th id="2631">2631</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb" title='isRedundantFlagInstr' data-type='bool isRedundantFlagInstr(const llvm::MachineInstr * CmpI, unsigned int SrcReg, unsigned int SrcReg2, int ImmValue, const llvm::MachineInstr * OI, bool &amp; IsThumb1)' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">isRedundantFlagInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="441CmpI" title='CmpI' data-type='const llvm::MachineInstr *' data-ref="441CmpI">CmpI</dfn>,</td></tr>
<tr><th id="2632">2632</th><td>                                        <em>unsigned</em> <dfn class="local col2 decl" id="442SrcReg" title='SrcReg' data-type='unsigned int' data-ref="442SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="443SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="443SrcReg2">SrcReg2</dfn>,</td></tr>
<tr><th id="2633">2633</th><td>                                        <em>int</em> <dfn class="local col4 decl" id="444ImmValue" title='ImmValue' data-type='int' data-ref="444ImmValue">ImmValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="445OI" title='OI' data-type='const llvm::MachineInstr *' data-ref="445OI">OI</dfn>,</td></tr>
<tr><th id="2634">2634</th><td>                                        <em>bool</em> &amp;<dfn class="local col6 decl" id="446IsThumb1" title='IsThumb1' data-type='bool &amp;' data-ref="446IsThumb1">IsThumb1</dfn>) {</td></tr>
<tr><th id="2635">2635</th><td>  <b>if</b> ((CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span> || CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>) &amp;&amp;</td></tr>
<tr><th id="2636">2636</th><td>      (OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>) &amp;&amp;</td></tr>
<tr><th id="2637">2637</th><td>      ((OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2638">2638</th><td>        OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg2) ||</td></tr>
<tr><th id="2639">2639</th><td>       (OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg2 &amp;&amp;</td></tr>
<tr><th id="2640">2640</th><td>        OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg))) {</td></tr>
<tr><th id="2641">2641</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2642">2642</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2643">2643</th><td>  }</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td>  <b>if</b> (CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tCMPr&apos; in namespace &apos;llvm::ARM&apos;">tCMPr</span> &amp;&amp; OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span> &amp;&amp;</td></tr>
<tr><th id="2646">2646</th><td>      ((OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2647">2647</th><td>        OI-&gt;getOperand(<var>3</var>).getReg() == SrcReg2) ||</td></tr>
<tr><th id="2648">2648</th><td>       (OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg2 &amp;&amp;</td></tr>
<tr><th id="2649">2649</th><td>        OI-&gt;getOperand(<var>3</var>).getReg() == SrcReg))) {</td></tr>
<tr><th id="2650">2650</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2651">2651</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2652">2652</th><td>  }</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td>  <b>if</b> ((CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span> || CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span>) &amp;&amp;</td></tr>
<tr><th id="2655">2655</th><td>      (OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>) &amp;&amp;</td></tr>
<tr><th id="2656">2656</th><td>      OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2657">2657</th><td>      OI-&gt;getOperand(<var>2</var>).getImm() == ImmValue) {</td></tr>
<tr><th id="2658">2658</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2659">2659</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2660">2660</th><td>  }</td></tr>
<tr><th id="2661">2661</th><td></td></tr>
<tr><th id="2662">2662</th><td>  <b>if</b> (CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tCMPi8&apos; in namespace &apos;llvm::ARM&apos;">tCMPi8</span> &amp;&amp;</td></tr>
<tr><th id="2663">2663</th><td>      (OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>) &amp;&amp;</td></tr>
<tr><th id="2664">2664</th><td>      OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2665">2665</th><td>      OI-&gt;getOperand(<var>3</var>).getImm() == ImmValue) {</td></tr>
<tr><th id="2666">2666</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2667">2667</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2668">2668</th><td>  }</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>  <b>if</b> ((CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span> || CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>) &amp;&amp;</td></tr>
<tr><th id="2671">2671</th><td>      (OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span> ||</td></tr>
<tr><th id="2672">2672</th><td>       OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>) &amp;&amp;</td></tr>
<tr><th id="2673">2673</th><td>      OI-&gt;getOperand(<var>0</var>).isReg() &amp;&amp; OI-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="2674">2674</th><td>      OI-&gt;getOperand(<var>0</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2675">2675</th><td>      OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg2) {</td></tr>
<tr><th id="2676">2676</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>false</b>;</td></tr>
<tr><th id="2677">2677</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2678">2678</th><td>  }</td></tr>
<tr><th id="2679">2679</th><td></td></tr>
<tr><th id="2680">2680</th><td>  <b>if</b> (CmpI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tCMPr&apos; in namespace &apos;llvm::ARM&apos;">tCMPr</span> &amp;&amp;</td></tr>
<tr><th id="2681">2681</th><td>      (OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span> || OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span> ||</td></tr>
<tr><th id="2682">2682</th><td>       OI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>) &amp;&amp;</td></tr>
<tr><th id="2683">2683</th><td>      OI-&gt;getOperand(<var>0</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="2684">2684</th><td>      OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg2) {</td></tr>
<tr><th id="2685">2685</th><td>    <a class="local col6 ref" href="#446IsThumb1" title='IsThumb1' data-ref="446IsThumb1">IsThumb1</a> = <b>true</b>;</td></tr>
<tr><th id="2686">2686</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2687">2687</th><td>  }</td></tr>
<tr><th id="2688">2688</th><td></td></tr>
<tr><th id="2689">2689</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2690">2690</th><td>}</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" title='isOptimizeCompareCandidate' data-type='bool isOptimizeCompareCandidate(llvm::MachineInstr * MI, bool &amp; IsThumb1)' data-ref="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb">isOptimizeCompareCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="447MI" title='MI' data-type='llvm::MachineInstr *' data-ref="447MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="448IsThumb1" title='IsThumb1' data-type='bool &amp;' data-ref="448IsThumb1">IsThumb1</dfn>) {</td></tr>
<tr><th id="2693">2693</th><td>  <b>switch</b> (<a class="local col7 ref" href="#447MI" title='MI' data-ref="447MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2694">2694</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2695">2695</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>:</td></tr>
<tr><th id="2696">2696</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>:</td></tr>
<tr><th id="2697">2697</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSLrr&apos; in namespace &apos;llvm::ARM&apos;">tLSLrr</span>:</td></tr>
<tr><th id="2698">2698</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLSRrr&apos; in namespace &apos;llvm::ARM&apos;">tLSRrr</span>:</td></tr>
<tr><th id="2699">2699</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span>:</td></tr>
<tr><th id="2700">2700</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>:</td></tr>
<tr><th id="2701">2701</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>:</td></tr>
<tr><th id="2702">2702</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>:</td></tr>
<tr><th id="2703">2703</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>:</td></tr>
<tr><th id="2704">2704</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>:</td></tr>
<tr><th id="2705">2705</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tMUL&apos; in namespace &apos;llvm::ARM&apos;">tMUL</span>:</td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADC&apos; in namespace &apos;llvm::ARM&apos;">tADC</span>:</td></tr>
<tr><th id="2707">2707</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSBC&apos; in namespace &apos;llvm::ARM&apos;">tSBC</span>:</td></tr>
<tr><th id="2708">2708</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>:</td></tr>
<tr><th id="2709">2709</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tAND&apos; in namespace &apos;llvm::ARM&apos;">tAND</span>:</td></tr>
<tr><th id="2710">2710</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tORR&apos; in namespace &apos;llvm::ARM&apos;">tORR</span>:</td></tr>
<tr><th id="2711">2711</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tEOR&apos; in namespace &apos;llvm::ARM&apos;">tEOR</span>:</td></tr>
<tr><th id="2712">2712</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tBIC&apos; in namespace &apos;llvm::ARM&apos;">tBIC</span>:</td></tr>
<tr><th id="2713">2713</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tMVN&apos; in namespace &apos;llvm::ARM&apos;">tMVN</span>:</td></tr>
<tr><th id="2714">2714</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span>:</td></tr>
<tr><th id="2715">2715</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tASRrr&apos; in namespace &apos;llvm::ARM&apos;">tASRrr</span>:</td></tr>
<tr><th id="2716">2716</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tROR&apos; in namespace &apos;llvm::ARM&apos;">tROR</span>:</td></tr>
<tr><th id="2717">2717</th><td>    IsThumb1 = <b>true</b>;</td></tr>
<tr><th id="2718">2718</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2719">2719</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;RSBrr&apos; in namespace &apos;llvm::ARM&apos;">RSBrr</span>:</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;RSBri&apos; in namespace &apos;llvm::ARM&apos;">RSBri</span>:</td></tr>
<tr><th id="2721">2721</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;RSCrr&apos; in namespace &apos;llvm::ARM&apos;">RSCrr</span>:</td></tr>
<tr><th id="2722">2722</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;RSCri&apos; in namespace &apos;llvm::ARM&apos;">RSCri</span>:</td></tr>
<tr><th id="2723">2723</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>:</td></tr>
<tr><th id="2724">2724</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>:</td></tr>
<tr><th id="2725">2725</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADCrr&apos; in namespace &apos;llvm::ARM&apos;">ADCrr</span>:</td></tr>
<tr><th id="2726">2726</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADCri&apos; in namespace &apos;llvm::ARM&apos;">ADCri</span>:</td></tr>
<tr><th id="2727">2727</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span>:</td></tr>
<tr><th id="2728">2728</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>:</td></tr>
<tr><th id="2729">2729</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SBCrr&apos; in namespace &apos;llvm::ARM&apos;">SBCrr</span>:</td></tr>
<tr><th id="2730">2730</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SBCri&apos; in namespace &apos;llvm::ARM&apos;">SBCri</span>:</td></tr>
<tr><th id="2731">2731</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2RSBri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBri</span>:</td></tr>
<tr><th id="2732">2732</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span>:</td></tr>
<tr><th id="2733">2733</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>:</td></tr>
<tr><th id="2734">2734</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADCrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADCrr</span>:</td></tr>
<tr><th id="2735">2735</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADCri&apos; in namespace &apos;llvm::ARM&apos;">t2ADCri</span>:</td></tr>
<tr><th id="2736">2736</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>:</td></tr>
<tr><th id="2737">2737</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>:</td></tr>
<tr><th id="2738">2738</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SBCrr&apos; in namespace &apos;llvm::ARM&apos;">t2SBCrr</span>:</td></tr>
<tr><th id="2739">2739</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SBCri&apos; in namespace &apos;llvm::ARM&apos;">t2SBCri</span>:</td></tr>
<tr><th id="2740">2740</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ANDrr&apos; in namespace &apos;llvm::ARM&apos;">ANDrr</span>:</td></tr>
<tr><th id="2741">2741</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>:</td></tr>
<tr><th id="2742">2742</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ANDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ANDrr</span>:</td></tr>
<tr><th id="2743">2743</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span>:</td></tr>
<tr><th id="2744">2744</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ORRrr&apos; in namespace &apos;llvm::ARM&apos;">ORRrr</span>:</td></tr>
<tr><th id="2745">2745</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ORRri&apos; in namespace &apos;llvm::ARM&apos;">ORRri</span>:</td></tr>
<tr><th id="2746">2746</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span>:</td></tr>
<tr><th id="2747">2747</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ORRri&apos; in namespace &apos;llvm::ARM&apos;">t2ORRri</span>:</td></tr>
<tr><th id="2748">2748</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;EORrr&apos; in namespace &apos;llvm::ARM&apos;">EORrr</span>:</td></tr>
<tr><th id="2749">2749</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;EORri&apos; in namespace &apos;llvm::ARM&apos;">EORri</span>:</td></tr>
<tr><th id="2750">2750</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2EORrr&apos; in namespace &apos;llvm::ARM&apos;">t2EORrr</span>:</td></tr>
<tr><th id="2751">2751</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2EORri&apos; in namespace &apos;llvm::ARM&apos;">t2EORri</span>:</td></tr>
<tr><th id="2752">2752</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LSRri&apos; in namespace &apos;llvm::ARM&apos;">t2LSRri</span>:</td></tr>
<tr><th id="2753">2753</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LSRrr&apos; in namespace &apos;llvm::ARM&apos;">t2LSRrr</span>:</td></tr>
<tr><th id="2754">2754</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LSLri&apos; in namespace &apos;llvm::ARM&apos;">t2LSLri</span>:</td></tr>
<tr><th id="2755">2755</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LSLrr&apos; in namespace &apos;llvm::ARM&apos;">t2LSLrr</span>:</td></tr>
<tr><th id="2756">2756</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2757">2757</th><td>  }</td></tr>
<tr><th id="2758">2758</th><td>}</td></tr>
<tr><th id="2759">2759</th><td></td></tr>
<tr><th id="2760">2760</th><td><i class="doc">/// optimizeCompareInstr - Convert the instruction supplying the argument to the</i></td></tr>
<tr><th id="2761">2761</th><td><i class="doc">/// comparison into one that sets the zero bit in the flags register;</i></td></tr>
<tr><th id="2762">2762</th><td><i class="doc">/// Remove a redundant Compare instruction if an earlier instruction can set the</i></td></tr>
<tr><th id="2763">2763</th><td><i class="doc">/// flags in the same way as Compare.</i></td></tr>
<tr><th id="2764">2764</th><td><i class="doc">/// E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two</i></td></tr>
<tr><th id="2765">2765</th><td><i class="doc">/// operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the</i></td></tr>
<tr><th id="2766">2766</th><td><i class="doc">/// condition code of instructions which use the flags.</i></td></tr>
<tr><th id="2767">2767</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(</td></tr>
<tr><th id="2768">2768</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="449CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="449CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="450SrcReg" title='SrcReg' data-type='unsigned int' data-ref="450SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="451SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="451SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col2 decl" id="452CmpMask" title='CmpMask' data-type='int' data-ref="452CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="2769">2769</th><td>    <em>int</em> <dfn class="local col3 decl" id="453CmpValue" title='CmpValue' data-type='int' data-ref="453CmpValue">CmpValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="454MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="454MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2770">2770</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="2771">2771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="455MI" title='MI' data-type='llvm::MachineInstr *' data-ref="455MI">MI</dfn> = <a class="local col4 ref" href="#454MRI" title='MRI' data-ref="454MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2772">2772</th><td>  <b>if</b> (!<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2773">2773</th><td></td></tr>
<tr><th id="2774">2774</th><td>  <i>// Masked compares sometimes use the same register as the corresponding 'and'.</i></td></tr>
<tr><th id="2775">2775</th><td>  <b>if</b> (<a class="local col2 ref" href="#452CmpMask" title='CmpMask' data-ref="452CmpMask">CmpMask</a> != ~<var>0</var>) {</td></tr>
<tr><th id="2776">2776</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib" title='isSuitableForMask' data-use='c' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">isSuitableForMask</a>(<span class='refarg'><a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a></span>, <a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>, <a class="local col2 ref" href="#452CmpMask" title='CmpMask' data-ref="452CmpMask">CmpMask</a>, <b>false</b>) || <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>)) {</td></tr>
<tr><th id="2777">2777</th><td>      <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2778">2778</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="2779">2779</th><td>           <dfn class="local col6 decl" id="456UI" title='UI' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="456UI">UI</dfn> = <a class="local col4 ref" href="#454MRI" title='MRI' data-ref="454MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>), <dfn class="local col7 decl" id="457UE" title='UE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="457UE">UE</dfn> = <a class="local col4 ref" href="#454MRI" title='MRI' data-ref="454MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2780">2780</th><td>           <a class="local col6 ref" href="#456UI" title='UI' data-ref="456UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#457UE" title='UE' data-ref="457UE">UE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col6 ref" href="#456UI" title='UI' data-ref="456UI">UI</a>) {</td></tr>
<tr><th id="2781">2781</th><td>        <b>if</b> (<a class="local col6 ref" href="#456UI" title='UI' data-ref="456UI">UI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2782">2782</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2783">2783</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="458PotentialAND" title='PotentialAND' data-type='llvm::MachineInstr *' data-ref="458PotentialAND">PotentialAND</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col6 ref" href="#456UI" title='UI' data-ref="456UI">UI</a>;</td></tr>
<tr><th id="2784">2784</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib" title='isSuitableForMask' data-use='c' data-ref="_ZL17isSuitableForMaskRPN4llvm12MachineInstrEjib">isSuitableForMask</a>(<span class='refarg'><a class="local col8 ref" href="#458PotentialAND" title='PotentialAND' data-ref="458PotentialAND">PotentialAND</a></span>, <a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>, <a class="local col2 ref" href="#452CmpMask" title='CmpMask' data-ref="452CmpMask">CmpMask</a>, <b>true</b>) ||</td></tr>
<tr><th id="2785">2785</th><td>            <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col8 ref" href="#458PotentialAND" title='PotentialAND' data-ref="458PotentialAND">PotentialAND</a>))</td></tr>
<tr><th id="2786">2786</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2787">2787</th><td>        <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <a class="local col8 ref" href="#458PotentialAND" title='PotentialAND' data-ref="458PotentialAND">PotentialAND</a>;</td></tr>
<tr><th id="2788">2788</th><td>        <b>break</b>;</td></tr>
<tr><th id="2789">2789</th><td>      }</td></tr>
<tr><th id="2790">2790</th><td>      <b>if</b> (!<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2791">2791</th><td>    }</td></tr>
<tr><th id="2792">2792</th><td>  }</td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td>  <i>// Get ready to iterate backward from CmpInstr.</i></td></tr>
<tr><th id="2795">2795</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="459I" title='I' data-type='MachineBasicBlock::iterator' data-ref="459I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>, <dfn class="local col0 decl" id="460E" title='E' data-type='MachineBasicBlock::iterator' data-ref="460E">E</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>,</td></tr>
<tr><th id="2796">2796</th><td>                              <dfn class="local col1 decl" id="461B" title='B' data-type='MachineBasicBlock::iterator' data-ref="461B">B</dfn> = <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>  <i>// Early exit if CmpInstr is at the beginning of the BB.</i></td></tr>
<tr><th id="2799">2799</th><td>  <b>if</b> (<a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#461B" title='B' data-ref="461B">B</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td>  <i>// There are two possible candidates which can be changed to set CPSR:</i></td></tr>
<tr><th id="2802">2802</th><td><i>  // One is MI, the other is a SUB or ADD instruction.</i></td></tr>
<tr><th id="2803">2803</th><td><i>  // For CMPrr(r1,r2), we are looking for SUB(r1,r2), SUB(r2,r1), or</i></td></tr>
<tr><th id="2804">2804</th><td><i>  // ADDr[ri](r1, r2, X).</i></td></tr>
<tr><th id="2805">2805</th><td><i>  // For CMPri(r1, CmpValue), we are looking for SUBri(r1, CmpValue).</i></td></tr>
<tr><th id="2806">2806</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="462SubAdd" title='SubAdd' data-type='llvm::MachineInstr *' data-ref="462SubAdd">SubAdd</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2807">2807</th><td>  <b>if</b> (<a class="local col1 ref" href="#451SrcReg2" title='SrcReg2' data-ref="451SrcReg2">SrcReg2</a> != <var>0</var>)</td></tr>
<tr><th id="2808">2808</th><td>    <i>// MI is not a candidate for CMPrr.</i></td></tr>
<tr><th id="2809">2809</th><td>    <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2810">2810</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() || <a class="local col3 ref" href="#453CmpValue" title='CmpValue' data-ref="453CmpValue">CmpValue</a> != <var>0</var>) {</td></tr>
<tr><th id="2811">2811</th><td>    <i>// Conservatively refuse to convert an instruction which isn't in the same</i></td></tr>
<tr><th id="2812">2812</th><td><i>    // BB as the comparison.</i></td></tr>
<tr><th id="2813">2813</th><td><i>    // For CMPri w/ CmpValue != 0, a SubAdd may still be a candidate.</i></td></tr>
<tr><th id="2814">2814</th><td><i>    // Thus we cannot return here.</i></td></tr>
<tr><th id="2815">2815</th><td>    <b>if</b> (CmpInstr.getOpcode() == ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span> ||</td></tr>
<tr><th id="2816">2816</th><td>        CmpInstr.getOpcode() == ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span> ||</td></tr>
<tr><th id="2817">2817</th><td>        CmpInstr.getOpcode() == ARM::<span class='error' title="no member named &apos;tCMPi8&apos; in namespace &apos;llvm::ARM&apos;">tCMPi8</span>)</td></tr>
<tr><th id="2818">2818</th><td>      <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2819">2819</th><td>    <b>else</b></td></tr>
<tr><th id="2820">2820</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2821">2821</th><td>  }</td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td>  <em>bool</em> <dfn class="local col3 decl" id="463IsThumb1" title='IsThumb1' data-type='bool' data-ref="463IsThumb1">IsThumb1</dfn> = <b>false</b>;</td></tr>
<tr><th id="2824">2824</th><td>  <b>if</b> (<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> &amp;&amp; !<a class="tu ref" href="#_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb" title='isOptimizeCompareCandidate' data-use='c' data-ref="_ZL26isOptimizeCompareCandidatePN4llvm12MachineInstrERb">isOptimizeCompareCandidate</a>(<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#463IsThumb1" title='IsThumb1' data-ref="463IsThumb1">IsThumb1</a></span>))</td></tr>
<tr><th id="2825">2825</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2826">2826</th><td></td></tr>
<tr><th id="2827">2827</th><td>  <i>// We also want to do this peephole for cases like this: if (a*b == 0),</i></td></tr>
<tr><th id="2828">2828</th><td><i>  // and optimise away the CMP instruction from the generated code sequence:</i></td></tr>
<tr><th id="2829">2829</th><td><i>  // MULS, MOVS, MOVS, CMP. Here the MOVS instructions load the boolean values</i></td></tr>
<tr><th id="2830">2830</th><td><i>  // resulting from the select instruction, but these MOVS instructions for</i></td></tr>
<tr><th id="2831">2831</th><td><i>  // Thumb1 (V6M) are flag setting and are thus preventing this optimisation.</i></td></tr>
<tr><th id="2832">2832</th><td><i>  // However, if we only have MOVS instructions in between the CMP and the</i></td></tr>
<tr><th id="2833">2833</th><td><i>  // other instruction (the MULS in this example), then the CPSR is dead so we</i></td></tr>
<tr><th id="2834">2834</th><td><i>  // can safely reorder the sequence into: MOVS, MOVS, MULS, CMP. We do this</i></td></tr>
<tr><th id="2835">2835</th><td><i>  // reordering and then continue the analysis hoping we can eliminate the</i></td></tr>
<tr><th id="2836">2836</th><td><i>  // CMP. This peephole works on the vregs, so is still in SSA form. As a</i></td></tr>
<tr><th id="2837">2837</th><td><i>  // consequence, the movs won't redefine/kill the MUL operands which would</i></td></tr>
<tr><th id="2838">2838</th><td><i>  // make this reordering illegal.</i></td></tr>
<tr><th id="2839">2839</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col4 decl" id="464TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="464TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="2840">2840</th><td>  <b>if</b> (<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> &amp;&amp; <a class="local col3 ref" href="#463IsThumb1" title='IsThumb1' data-ref="463IsThumb1">IsThumb1</a>) {</td></tr>
<tr><th id="2841">2841</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>;</td></tr>
<tr><th id="2842">2842</th><td>    <b>if</b> (I != E &amp;&amp; !MI-&gt;readsRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, TRI)) {</td></tr>
<tr><th id="2843">2843</th><td>      <em>bool</em> <dfn class="local col5 decl" id="465CanReorder" title='CanReorder' data-type='bool' data-ref="465CanReorder">CanReorder</dfn> = <b>true</b>;</td></tr>
<tr><th id="2844">2844</th><td>      <b>for</b> (; <a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>) {</td></tr>
<tr><th id="2845">2845</th><td>        <b>if</b> (I-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>) {</td></tr>
<tr><th id="2846">2846</th><td>          <a class="local col5 ref" href="#465CanReorder" title='CanReorder' data-ref="465CanReorder">CanReorder</a> = <b>false</b>;</td></tr>
<tr><th id="2847">2847</th><td>          <b>break</b>;</td></tr>
<tr><th id="2848">2848</th><td>        }</td></tr>
<tr><th id="2849">2849</th><td>      }</td></tr>
<tr><th id="2850">2850</th><td>      <b>if</b> (<a class="local col5 ref" href="#465CanReorder" title='CanReorder' data-ref="465CanReorder">CanReorder</a>) {</td></tr>
<tr><th id="2851">2851</th><td>        <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="2852">2852</th><td>        <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="2853">2853</th><td>        <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a>, <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>);</td></tr>
<tr><th id="2854">2854</th><td>      }</td></tr>
<tr><th id="2855">2855</th><td>    }</td></tr>
<tr><th id="2856">2856</th><td>    <a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="2857">2857</th><td>    <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>;</td></tr>
<tr><th id="2858">2858</th><td>  }</td></tr>
<tr><th id="2859">2859</th><td></td></tr>
<tr><th id="2860">2860</th><td>  <i>// Check that CPSR isn't set between the comparison instruction and the one we</i></td></tr>
<tr><th id="2861">2861</th><td><i>  // want to change. At the same time, search for SubAdd.</i></td></tr>
<tr><th id="2862">2862</th><td>  <em>bool</em> <dfn class="local col6 decl" id="466SubAddIsThumb1" title='SubAddIsThumb1' data-type='bool' data-ref="466SubAddIsThumb1">SubAddIsThumb1</dfn> = <b>false</b>;</td></tr>
<tr><th id="2863">2863</th><td>  <b>do</b> {</td></tr>
<tr><th id="2864">2864</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="467Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="467Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>;</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="2867">2867</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">isRedundantFlagInstr</a>(&amp;<a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>, <a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>, <a class="local col1 ref" href="#451SrcReg2" title='SrcReg2' data-ref="451SrcReg2">SrcReg2</a>, <a class="local col3 ref" href="#453CmpValue" title='CmpValue' data-ref="453CmpValue">CmpValue</a>, &amp;<a class="local col7 ref" href="#467Instr" title='Instr' data-ref="467Instr">Instr</a>,</td></tr>
<tr><th id="2868">2868</th><td>                             <span class='refarg'><a class="local col6 ref" href="#466SubAddIsThumb1" title='SubAddIsThumb1' data-ref="466SubAddIsThumb1">SubAddIsThumb1</a></span>)) {</td></tr>
<tr><th id="2869">2869</th><td>      <a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>;</td></tr>
<tr><th id="2870">2870</th><td>      <b>break</b>;</td></tr>
<tr><th id="2871">2871</th><td>    }</td></tr>
<tr><th id="2872">2872</th><td></td></tr>
<tr><th id="2873">2873</th><td>    <i>// Allow E (which was initially MI) to be SubAdd but do not search before E.</i></td></tr>
<tr><th id="2874">2874</th><td>    <b>if</b> (<a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a>)</td></tr>
<tr><th id="2875">2875</th><td>      <b>break</b>;</td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td>    <b>if</b> (Instr.modifiesRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, TRI) ||</td></tr>
<tr><th id="2878">2878</th><td>        Instr.readsRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, TRI))</td></tr>
<tr><th id="2879">2879</th><td>      <i>// This instruction modifies or uses CPSR after the one we want to</i></td></tr>
<tr><th id="2880">2880</th><td><i>      // change. We can't do this transformation.</i></td></tr>
<tr><th id="2881">2881</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td>    <b>if</b> (<a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#461B" title='B' data-ref="461B">B</a>) {</td></tr>
<tr><th id="2884">2884</th><td>      <i>// In some cases, we scan the use-list of an instruction for an AND;</i></td></tr>
<tr><th id="2885">2885</th><td><i>      // that AND is in the same BB, but may not be scheduled before the</i></td></tr>
<tr><th id="2886">2886</th><td><i>      // corresponding TST.  In that case, bail out.</i></td></tr>
<tr><th id="2887">2887</th><td><i>      //</i></td></tr>
<tr><th id="2888">2888</th><td><i>      // FIXME: We could try to reschedule the AND.</i></td></tr>
<tr><th id="2889">2889</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2890">2890</th><td>    }</td></tr>
<tr><th id="2891">2891</th><td>  } <b>while</b> (<b>true</b>);</td></tr>
<tr><th id="2892">2892</th><td></td></tr>
<tr><th id="2893">2893</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="2894">2894</th><td>  <b>if</b> (!<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> &amp;&amp; !<a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>)</td></tr>
<tr><th id="2895">2895</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td>  <i>// If we found a SubAdd, use it as it will be closer to the CMP</i></td></tr>
<tr><th id="2898">2898</th><td>  <b>if</b> (<a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>) {</td></tr>
<tr><th id="2899">2899</th><td>    <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a> = <a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>;</td></tr>
<tr><th id="2900">2900</th><td>    <a class="local col3 ref" href="#463IsThumb1" title='IsThumb1' data-ref="463IsThumb1">IsThumb1</a> = <a class="local col6 ref" href="#466SubAddIsThumb1" title='SubAddIsThumb1' data-ref="466SubAddIsThumb1">SubAddIsThumb1</a>;</td></tr>
<tr><th id="2901">2901</th><td>  }</td></tr>
<tr><th id="2902">2902</th><td></td></tr>
<tr><th id="2903">2903</th><td>  <i>// We can't use a predicated instruction - it doesn't always write the flags.</i></td></tr>
<tr><th id="2904">2904</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>))</td></tr>
<tr><th id="2905">2905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2906">2906</th><td></td></tr>
<tr><th id="2907">2907</th><td>  <i>// Scan forward for the use of CPSR</i></td></tr>
<tr><th id="2908">2908</th><td><i>  // When checking against MI: if it's a conditional code that requires</i></td></tr>
<tr><th id="2909">2909</th><td><i>  // checking of the V bit or C bit, then this is not safe to do.</i></td></tr>
<tr><th id="2910">2910</th><td><i>  // It is safe to remove CmpInstr if CPSR is redefined or killed.</i></td></tr>
<tr><th id="2911">2911</th><td><i>  // If we are done with the basic block, we need to check whether CPSR is</i></td></tr>
<tr><th id="2912">2912</th><td><i>  // live-out.</i></td></tr>
<tr><th id="2913">2913</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>&gt;, <var>4</var>&gt;</td></tr>
<tr><th id="2914">2914</th><td>      <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="468OperandsToUpdate" title='OperandsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, ARMCC::CondCodes&gt;, 4&gt;' data-ref="468OperandsToUpdate">OperandsToUpdate</dfn>;</td></tr>
<tr><th id="2915">2915</th><td>  <em>bool</em> <dfn class="local col9 decl" id="469isSafe" title='isSafe' data-type='bool' data-ref="469isSafe">isSafe</dfn> = <b>false</b>;</td></tr>
<tr><th id="2916">2916</th><td>  <a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="2917">2917</th><td>  <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2918">2918</th><td>  <b>while</b> (!<a class="local col9 ref" href="#469isSafe" title='isSafe' data-ref="469isSafe">isSafe</a> &amp;&amp; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#460E" title='E' data-ref="460E">E</a>) {</td></tr>
<tr><th id="2919">2919</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="470Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="470Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>;</td></tr>
<tr><th id="2920">2920</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="471IO" title='IO' data-type='unsigned int' data-ref="471IO">IO</dfn> = <var>0</var>, <dfn class="local col2 decl" id="472EO" title='EO' data-type='unsigned int' data-ref="472EO">EO</dfn> = <a class="local col0 ref" href="#470Instr" title='Instr' data-ref="470Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="2921">2921</th><td>         !<a class="local col9 ref" href="#469isSafe" title='isSafe' data-ref="469isSafe">isSafe</a> &amp;&amp; <a class="local col1 ref" href="#471IO" title='IO' data-ref="471IO">IO</a> != <a class="local col2 ref" href="#472EO" title='EO' data-ref="472EO">EO</a>; ++<a class="local col1 ref" href="#471IO" title='IO' data-ref="471IO">IO</a>) {</td></tr>
<tr><th id="2922">2922</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="473MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="473MO">MO</dfn> = <a class="local col0 ref" href="#470Instr" title='Instr' data-ref="470Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#471IO" title='IO' data-ref="471IO">IO</a>);</td></tr>
<tr><th id="2923">2923</th><td>      <b>if</b> (MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)) {</td></tr>
<tr><th id="2924">2924</th><td>        <a class="local col9 ref" href="#469isSafe" title='isSafe' data-ref="469isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="2925">2925</th><td>        <b>break</b>;</td></tr>
<tr><th id="2926">2926</th><td>      }</td></tr>
<tr><th id="2927">2927</th><td>      <b>if</b> (!MO.isReg() || MO.getReg() != ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="2928">2928</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2929">2929</th><td>      <b>if</b> (<a class="local col3 ref" href="#473MO" title='MO' data-ref="473MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="2930">2930</th><td>        <a class="local col9 ref" href="#469isSafe" title='isSafe' data-ref="469isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="2931">2931</th><td>        <b>break</b>;</td></tr>
<tr><th id="2932">2932</th><td>      }</td></tr>
<tr><th id="2933">2933</th><td>      <i>// Condition code is after the operand before CPSR except for VSELs.</i></td></tr>
<tr><th id="2934">2934</th><td>      <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="474CC" title='CC' data-type='ARMCC::CondCodes' data-ref="474CC">CC</dfn>;</td></tr>
<tr><th id="2935">2935</th><td>      <em>bool</em> <dfn class="local col5 decl" id="475IsInstrVSel" title='IsInstrVSel' data-type='bool' data-ref="475IsInstrVSel">IsInstrVSel</dfn> = <b>true</b>;</td></tr>
<tr><th id="2936">2936</th><td>      <b>switch</b> (<a class="local col0 ref" href="#470Instr" title='Instr' data-ref="470Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2937">2937</th><td>      <b>default</b>:</td></tr>
<tr><th id="2938">2938</th><td>        <a class="local col5 ref" href="#475IsInstrVSel" title='IsInstrVSel' data-ref="475IsInstrVSel">IsInstrVSel</a> = <b>false</b>;</td></tr>
<tr><th id="2939">2939</th><td>        <a class="local col4 ref" href="#474CC" title='CC' data-ref="474CC">CC</a> = (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col0 ref" href="#470Instr" title='Instr' data-ref="470Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#471IO" title='IO' data-ref="471IO">IO</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2940">2940</th><td>        <b>break</b>;</td></tr>
<tr><th id="2941">2941</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELEQD&apos; in namespace &apos;llvm::ARM&apos;">VSELEQD</span>:</td></tr>
<tr><th id="2942">2942</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELEQS&apos; in namespace &apos;llvm::ARM&apos;">VSELEQS</span>:</td></tr>
<tr><th id="2943">2943</th><td>        CC = ARMCC::EQ;</td></tr>
<tr><th id="2944">2944</th><td>        <b>break</b>;</td></tr>
<tr><th id="2945">2945</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELGTD&apos; in namespace &apos;llvm::ARM&apos;">VSELGTD</span>:</td></tr>
<tr><th id="2946">2946</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELGTS&apos; in namespace &apos;llvm::ARM&apos;">VSELGTS</span>:</td></tr>
<tr><th id="2947">2947</th><td>        CC = ARMCC::GT;</td></tr>
<tr><th id="2948">2948</th><td>        <b>break</b>;</td></tr>
<tr><th id="2949">2949</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELGED&apos; in namespace &apos;llvm::ARM&apos;">VSELGED</span>:</td></tr>
<tr><th id="2950">2950</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELGES&apos; in namespace &apos;llvm::ARM&apos;">VSELGES</span>:</td></tr>
<tr><th id="2951">2951</th><td>        CC = ARMCC::GE;</td></tr>
<tr><th id="2952">2952</th><td>        <b>break</b>;</td></tr>
<tr><th id="2953">2953</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELVSS&apos; in namespace &apos;llvm::ARM&apos;">VSELVSS</span>:</td></tr>
<tr><th id="2954">2954</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;VSELVSD&apos; in namespace &apos;llvm::ARM&apos;">VSELVSD</span>:</td></tr>
<tr><th id="2955">2955</th><td>        CC = ARMCC::VS;</td></tr>
<tr><th id="2956">2956</th><td>        <b>break</b>;</td></tr>
<tr><th id="2957">2957</th><td>      }</td></tr>
<tr><th id="2958">2958</th><td></td></tr>
<tr><th id="2959">2959</th><td>      <b>if</b> (<a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>) {</td></tr>
<tr><th id="2960">2960</th><td>        <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based</i></td></tr>
<tr><th id="2961">2961</th><td><i>        // on CMP needs to be updated to be based on SUB.</i></td></tr>
<tr><th id="2962">2962</th><td><i>        // If we have ADD(r1, r2, X) and CMP(r1, r2), the condition code also</i></td></tr>
<tr><th id="2963">2963</th><td><i>        // needs to be modified.</i></td></tr>
<tr><th id="2964">2964</th><td><i>        // Push the condition code operands to OperandsToUpdate.</i></td></tr>
<tr><th id="2965">2965</th><td><i>        // If it is safe to remove CmpInstr, the condition code of these</i></td></tr>
<tr><th id="2966">2966</th><td><i>        // operands will be modified.</i></td></tr>
<tr><th id="2967">2967</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="476Opc" title='Opc' data-type='unsigned int' data-ref="476Opc">Opc</dfn> = <a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2968">2968</th><td>        <em>bool</em> <dfn class="local col7 decl" id="477IsSub" title='IsSub' data-type='bool' data-ref="477IsSub">IsSub</dfn> = Opc == ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span> || Opc == ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span> ||</td></tr>
<tr><th id="2969">2969</th><td>                     Opc == ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> || Opc == ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span> ||</td></tr>
<tr><th id="2970">2970</th><td>                     Opc == ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span> || Opc == ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span> ||</td></tr>
<tr><th id="2971">2971</th><td>                     Opc == ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>;</td></tr>
<tr><th id="2972">2972</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="478OpI" title='OpI' data-type='unsigned int' data-ref="478OpI">OpI</dfn> = Opc != ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="2973">2973</th><td>        <b>if</b> (!<a class="local col7 ref" href="#477IsSub" title='IsSub' data-ref="477IsSub">IsSub</a> ||</td></tr>
<tr><th id="2974">2974</th><td>            (<a class="local col1 ref" href="#451SrcReg2" title='SrcReg2' data-ref="451SrcReg2">SrcReg2</a> != <var>0</var> &amp;&amp; <a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#478OpI" title='OpI' data-ref="478OpI">OpI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#451SrcReg2" title='SrcReg2' data-ref="451SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="2975">2975</th><td>             <a class="local col2 ref" href="#462SubAdd" title='SubAdd' data-ref="462SubAdd">SubAdd</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#478OpI" title='OpI' data-ref="478OpI">OpI</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#450SrcReg" title='SrcReg' data-ref="450SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2976">2976</th><td>          <i>// VSel doesn't support condition code update.</i></td></tr>
<tr><th id="2977">2977</th><td>          <b>if</b> (<a class="local col5 ref" href="#475IsInstrVSel" title='IsInstrVSel' data-ref="475IsInstrVSel">IsInstrVSel</a>)</td></tr>
<tr><th id="2978">2978</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2979">2979</th><td>          <i>// Ensure we can swap the condition.</i></td></tr>
<tr><th id="2980">2980</th><td>          <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="479NewCC" title='NewCC' data-type='ARMCC::CondCodes' data-ref="479NewCC">NewCC</dfn> = (<a class="local col7 ref" href="#477IsSub" title='IsSub' data-ref="477IsSub">IsSub</a> ? <a class="tu ref" href="#_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE" title='getSwappedCondition' data-use='c' data-ref="_ZL19getSwappedConditionN4llvm5ARMCC9CondCodesE">getSwappedCondition</a>(<a class="local col4 ref" href="#474CC" title='CC' data-ref="474CC">CC</a>) : <a class="tu ref" href="#_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE" title='getCmpToAddCondition' data-use='c' data-ref="_ZL20getCmpToAddConditionN4llvm5ARMCC9CondCodesE">getCmpToAddCondition</a>(<a class="local col4 ref" href="#474CC" title='CC' data-ref="474CC">CC</a>));</td></tr>
<tr><th id="2981">2981</th><td>          <b>if</b> (<a class="local col9 ref" href="#479NewCC" title='NewCC' data-ref="479NewCC">NewCC</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="2982">2982</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2983">2983</th><td>          <a class="local col8 ref" href="#468OperandsToUpdate" title='OperandsToUpdate' data-ref="468OperandsToUpdate">OperandsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(</td></tr>
<tr><th id="2984">2984</th><td>              <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;((<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#459I" title='I' data-ref="459I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#471IO" title='IO' data-ref="471IO">IO</a> - <var>1</var>)), <span class='refarg'><a class="local col9 ref" href="#479NewCC" title='NewCC' data-ref="479NewCC">NewCC</a></span>));</td></tr>
<tr><th id="2985">2985</th><td>        }</td></tr>
<tr><th id="2986">2986</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2987">2987</th><td>        <i>// No SubAdd, so this is x = &lt;op&gt; y, z; cmp x, 0.</i></td></tr>
<tr><th id="2988">2988</th><td>        <b>switch</b> (<a class="local col4 ref" href="#474CC" title='CC' data-ref="474CC">CC</a>) {</td></tr>
<tr><th id="2989">2989</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>: <i>// Z</i></td></tr>
<tr><th id="2990">2990</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>: <i>// Z</i></td></tr>
<tr><th id="2991">2991</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>: <i>// N</i></td></tr>
<tr><th id="2992">2992</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>: <i>// N</i></td></tr>
<tr><th id="2993">2993</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>: <i>// none</i></td></tr>
<tr><th id="2994">2994</th><td>          <i>// CPSR can be used multiple times, we should continue.</i></td></tr>
<tr><th id="2995">2995</th><td>          <b>break</b>;</td></tr>
<tr><th id="2996">2996</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>: <i>// C</i></td></tr>
<tr><th id="2997">2997</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>: <i>// C</i></td></tr>
<tr><th id="2998">2998</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>: <i>// V</i></td></tr>
<tr><th id="2999">2999</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>: <i>// V</i></td></tr>
<tr><th id="3000">3000</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>: <i>// C Z</i></td></tr>
<tr><th id="3001">3001</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>: <i>// C Z</i></td></tr>
<tr><th id="3002">3002</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>: <i>// N V</i></td></tr>
<tr><th id="3003">3003</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>: <i>// N V</i></td></tr>
<tr><th id="3004">3004</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>: <i>// Z N V</i></td></tr>
<tr><th id="3005">3005</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>: <i>// Z N V</i></td></tr>
<tr><th id="3006">3006</th><td>          <i>// The instruction uses the V bit or C bit which is not safe.</i></td></tr>
<tr><th id="3007">3007</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3008">3008</th><td>        }</td></tr>
<tr><th id="3009">3009</th><td>      }</td></tr>
<tr><th id="3010">3010</th><td>    }</td></tr>
<tr><th id="3011">3011</th><td>  }</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td>  <i>// If CPSR is not killed nor re-defined, we should check whether it is</i></td></tr>
<tr><th id="3014">3014</th><td><i>  // live-out. If it is live-out, do not optimize.</i></td></tr>
<tr><th id="3015">3015</th><td>  <b>if</b> (!<a class="local col9 ref" href="#469isSafe" title='isSafe' data-ref="469isSafe">isSafe</a>) {</td></tr>
<tr><th id="3016">3016</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="480MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="480MBB">MBB</dfn> = <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3017">3017</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col1 decl" id="481SI" title='SI' data-type='MachineBasicBlock::succ_iterator' data-ref="481SI">SI</dfn> = <a class="local col0 ref" href="#480MBB" title='MBB' data-ref="480MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="3018">3018</th><td>             <dfn class="local col2 decl" id="482SE" title='SE' data-type='MachineBasicBlock::succ_iterator' data-ref="482SE">SE</dfn> = <a class="local col0 ref" href="#480MBB" title='MBB' data-ref="480MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col1 ref" href="#481SI" title='SI' data-ref="481SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#482SE" title='SE' data-ref="482SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#481SI" title='SI' data-ref="481SI">SI</a>)</td></tr>
<tr><th id="3019">3019</th><td>      <b>if</b> ((*SI)-&gt;isLiveIn(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>))</td></tr>
<tr><th id="3020">3020</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3021">3021</th><td>  }</td></tr>
<tr><th id="3022">3022</th><td></td></tr>
<tr><th id="3023">3023</th><td>  <i>// Toggle the optional operand to CPSR (if it exists - in Thumb1 we always</i></td></tr>
<tr><th id="3024">3024</th><td><i>  // set CPSR so this is represented as an explicit output)</i></td></tr>
<tr><th id="3025">3025</th><td>  <b>if</b> (!<a class="local col3 ref" href="#463IsThumb1" title='IsThumb1' data-ref="463IsThumb1">IsThumb1</a>) {</td></tr>
<tr><th id="3026">3026</th><td>    MI-&gt;getOperand(<var>5</var>).setReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="3027">3027</th><td>    <a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8setIsDefEb" title='llvm::MachineOperand::setIsDef' data-ref="_ZN4llvm14MachineOperand8setIsDefEb">setIsDef</a>(<b>true</b>);</td></tr>
<tr><th id="3028">3028</th><td>  }</td></tr>
<tr><th id="3029">3029</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isPredicated(*MI) &amp;&amp; &quot;Can&apos;t use flags from predicated instruction&quot;) ? void (0) : __assert_fail (&quot;!isPredicated(*MI) &amp;&amp; \&quot;Can&apos;t use flags from predicated instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3029, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col5 ref" href="#455MI" title='MI' data-ref="455MI">MI</a>) &amp;&amp; <q>"Can't use flags from predicated instruction"</q>);</td></tr>
<tr><th id="3030">3030</th><td>  <a class="local col9 ref" href="#449CmpInstr" title='CmpInstr' data-ref="449CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td>  <i>// Modify the condition code of operands in OperandsToUpdate.</i></td></tr>
<tr><th id="3033">3033</th><td><i>  // Since we have SUB(r1, r2) and CMP(r2, r1), the condition code needs to</i></td></tr>
<tr><th id="3034">3034</th><td><i>  // be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</i></td></tr>
<tr><th id="3035">3035</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="483i" title='i' data-type='unsigned int' data-ref="483i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="484e" title='e' data-type='unsigned int' data-ref="484e">e</dfn> = <a class="local col8 ref" href="#468OperandsToUpdate" title='OperandsToUpdate' data-ref="468OperandsToUpdate">OperandsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#483i" title='i' data-ref="483i">i</a> &lt; <a class="local col4 ref" href="#484e" title='e' data-ref="484e">e</a>; <a class="local col3 ref" href="#483i" title='i' data-ref="483i">i</a>++)</td></tr>
<tr><th id="3036">3036</th><td>    <a class="local col8 ref" href="#468OperandsToUpdate" title='OperandsToUpdate' data-ref="468OperandsToUpdate">OperandsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#483i" title='i' data-ref="483i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineOperand *, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#468OperandsToUpdate" title='OperandsToUpdate' data-ref="468OperandsToUpdate">OperandsToUpdate</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#483i" title='i' data-ref="483i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineOperand *, llvm::ARMCC::CondCodes&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td>  MI-&gt;clearRegisterDeads(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="3039">3039</th><td></td></tr>
<tr><th id="3040">3040</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3041">3041</th><td>}</td></tr>
<tr><th id="3042">3042</th><td></td></tr>
<tr><th id="3043">3043</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::shouldSink' data-ref="_ZNK4llvm16ARMBaseInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="485MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="485MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3044">3044</th><td>  <i>// Do not sink MI if it might be used to optimize a redundant compare.</i></td></tr>
<tr><th id="3045">3045</th><td><i>  // We heuristically only look at the instruction immediately following MI to</i></td></tr>
<tr><th id="3046">3046</th><td><i>  // avoid potentially searching the entire basic block.</i></td></tr>
<tr><th id="3047">3047</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI">MI</a>))</td></tr>
<tr><th id="3048">3048</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3049">3049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="486Next" title='Next' data-type='MachineBasicBlock::const_iterator' data-ref="486Next">Next</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI">MI</a>;</td></tr>
<tr><th id="3050">3050</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#486Next" title='Next' data-ref="486Next">Next</a>;</td></tr>
<tr><th id="3051">3051</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="487SrcReg" title='SrcReg' data-type='unsigned int' data-ref="487SrcReg">SrcReg</dfn>, <dfn class="local col8 decl" id="488SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="488SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="3052">3052</th><td>  <em>int</em> <dfn class="local col9 decl" id="489CmpMask" title='CmpMask' data-type='int' data-ref="489CmpMask">CmpMask</dfn>, <dfn class="local col0 decl" id="490CmpValue" title='CmpValue' data-type='int' data-ref="490CmpValue">CmpValue</dfn>;</td></tr>
<tr><th id="3053">3053</th><td>  <em>bool</em> <dfn class="local col1 decl" id="491IsThumb1" title='IsThumb1' data-type='bool' data-ref="491IsThumb1">IsThumb1</dfn>;</td></tr>
<tr><th id="3054">3054</th><td>  <b>if</b> (<a class="local col6 ref" href="#486Next" title='Next' data-ref="486Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="3055">3055</th><td>      <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::ARMBaseInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16ARMBaseInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#486Next" title='Next' data-ref="486Next">Next</a>, <span class='refarg'><a class="local col7 ref" href="#487SrcReg" title='SrcReg' data-ref="487SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#488SrcReg2" title='SrcReg2' data-ref="488SrcReg2">SrcReg2</a></span>, <span class='refarg'><a class="local col9 ref" href="#489CmpMask" title='CmpMask' data-ref="489CmpMask">CmpMask</a></span>, <span class='refarg'><a class="local col0 ref" href="#490CmpValue" title='CmpValue' data-ref="490CmpValue">CmpValue</a></span>) &amp;&amp;</td></tr>
<tr><th id="3056">3056</th><td>      <a class="tu ref" href="#_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrPKN4llvm12MachineInstrEjjiS2_Rb">isRedundantFlagInstr</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#486Next" title='Next' data-ref="486Next">Next</a>, <a class="local col7 ref" href="#487SrcReg" title='SrcReg' data-ref="487SrcReg">SrcReg</a>, <a class="local col8 ref" href="#488SrcReg2" title='SrcReg2' data-ref="488SrcReg2">SrcReg2</a>, <a class="local col0 ref" href="#490CmpValue" title='CmpValue' data-ref="490CmpValue">CmpValue</a>, &amp;<a class="local col5 ref" href="#485MI" title='MI' data-ref="485MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#491IsThumb1" title='IsThumb1' data-ref="491IsThumb1">IsThumb1</a></span>))</td></tr>
<tr><th id="3057">3057</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3058">3058</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3059">3059</th><td>}</td></tr>
<tr><th id="3060">3060</th><td></td></tr>
<tr><th id="3061">3061</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::ARMBaseInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16ARMBaseInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="492UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="492UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="493DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="493DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3062">3062</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="494Reg" title='Reg' data-type='unsigned int' data-ref="494Reg">Reg</dfn>,</td></tr>
<tr><th id="3063">3063</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="495MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="495MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3064">3064</th><td>  <i>// Fold large immediates into add, sub, or, xor.</i></td></tr>
<tr><th id="3065">3065</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="496DefOpc" title='DefOpc' data-type='unsigned int' data-ref="496DefOpc">DefOpc</dfn> = <a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3066">3066</th><td>  <b>if</b> (DefOpc != ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span> &amp;&amp; DefOpc != ARM::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span>)</td></tr>
<tr><th id="3067">3067</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3068">3068</th><td>  <b>if</b> (!<a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3069">3069</th><td>    <i>// Could be t2MOVi32imm @xx</i></td></tr>
<tr><th id="3070">3070</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td>  <b>if</b> (!<a class="local col5 ref" href="#495MRI" title='MRI' data-ref="495MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>))</td></tr>
<tr><th id="3073">3073</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="497DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="497DefMCID">DefMCID</dfn> = <a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3076">3076</th><td>  <b>if</b> (<a class="local col7 ref" href="#497DefMCID" title='DefMCID' data-ref="497DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="3077">3077</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="498NumOps" title='NumOps' data-type='unsigned int' data-ref="498NumOps">NumOps</dfn> = <a class="local col7 ref" href="#497DefMCID" title='DefMCID' data-ref="497DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3078">3078</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="499MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="499MO">MO</dfn> = <a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#498NumOps" title='NumOps' data-ref="498NumOps">NumOps</a> - <var>1</var>);</td></tr>
<tr><th id="3079">3079</th><td>    <b>if</b> (MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span> &amp;&amp; !MO.isDead())</td></tr>
<tr><th id="3080">3080</th><td>      <i>// If DefMI defines CPSR and it is not dead, it's obviously not safe</i></td></tr>
<tr><th id="3081">3081</th><td><i>      // to delete DefMI.</i></td></tr>
<tr><th id="3082">3082</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3083">3083</th><td>  }</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="500UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="500UseMCID">UseMCID</dfn> = <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3086">3086</th><td>  <b>if</b> (<a class="local col0 ref" href="#500UseMCID" title='UseMCID' data-ref="500UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="3087">3087</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="501NumOps" title='NumOps' data-type='unsigned int' data-ref="501NumOps">NumOps</dfn> = <a class="local col0 ref" href="#500UseMCID" title='UseMCID' data-ref="500UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3088">3088</th><td>    <b>if</b> (UseMI.getOperand(NumOps - <var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="3089">3089</th><td>      <i>// If the instruction sets the flag, do not attempt this optimization</i></td></tr>
<tr><th id="3090">3090</th><td><i>      // since it may change the semantics of the code.</i></td></tr>
<tr><th id="3091">3091</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3092">3092</th><td>  }</td></tr>
<tr><th id="3093">3093</th><td></td></tr>
<tr><th id="3094">3094</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="502UseOpc" title='UseOpc' data-type='unsigned int' data-ref="502UseOpc">UseOpc</dfn> = <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3095">3095</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="503NewUseOpc" title='NewUseOpc' data-type='unsigned int' data-ref="503NewUseOpc">NewUseOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3096">3096</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="504ImmVal" title='ImmVal' data-type='uint32_t' data-ref="504ImmVal">ImmVal</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3097">3097</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="505SOImmValV1" title='SOImmValV1' data-type='uint32_t' data-ref="505SOImmValV1">SOImmValV1</dfn> = <var>0</var>, <dfn class="local col6 decl" id="506SOImmValV2" title='SOImmValV2' data-type='uint32_t' data-ref="506SOImmValV2">SOImmValV2</dfn> = <var>0</var>;</td></tr>
<tr><th id="3098">3098</th><td>  <em>bool</em> <dfn class="local col7 decl" id="507Commute" title='Commute' data-type='bool' data-ref="507Commute">Commute</dfn> = <b>false</b>;</td></tr>
<tr><th id="3099">3099</th><td>  <b>switch</b> (<a class="local col2 ref" href="#502UseOpc" title='UseOpc' data-ref="502UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="3100">3100</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3101">3101</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span>:</td></tr>
<tr><th id="3102">3102</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>:</td></tr>
<tr><th id="3103">3103</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ORRrr&apos; in namespace &apos;llvm::ARM&apos;">ORRrr</span>:</td></tr>
<tr><th id="3104">3104</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;EORrr&apos; in namespace &apos;llvm::ARM&apos;">EORrr</span>:</td></tr>
<tr><th id="3105">3105</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>:</td></tr>
<tr><th id="3106">3106</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span>:</td></tr>
<tr><th id="3107">3107</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span>:</td></tr>
<tr><th id="3108">3108</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2EORrr&apos; in namespace &apos;llvm::ARM&apos;">t2EORrr</span>: {</td></tr>
<tr><th id="3109">3109</th><td>    Commute = UseMI.getOperand(<var>2</var>).getReg() != Reg;</td></tr>
<tr><th id="3110">3110</th><td>    <b>switch</b> (UseOpc) {</td></tr>
<tr><th id="3111">3111</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3112">3112</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>:</td></tr>
<tr><th id="3113">3113</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span>:</td></tr>
<tr><th id="3114">3114</th><td>      <b>if</b> (UseOpc == ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span> &amp;&amp; Commute)</td></tr>
<tr><th id="3115">3115</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3116">3116</th><td></td></tr>
<tr><th id="3117">3117</th><td>      <i>// ADD/SUB are special because they're essentially the same operation, so</i></td></tr>
<tr><th id="3118">3118</th><td><i>      // we can handle a larger range of immediates.</i></td></tr>
<tr><th id="3119">3119</th><td>      <b>if</b> (ARM_AM::isSOImmTwoPartVal(ImmVal))</td></tr>
<tr><th id="3120">3120</th><td>        NewUseOpc = UseOpc == ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span> ? ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span> : ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>;</td></tr>
<tr><th id="3121">3121</th><td>      <b>else</b> <b>if</b> (ARM_AM::isSOImmTwoPartVal(-ImmVal)) {</td></tr>
<tr><th id="3122">3122</th><td>        ImmVal = -ImmVal;</td></tr>
<tr><th id="3123">3123</th><td>        NewUseOpc = UseOpc == ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span> ? ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="3124">3124</th><td>      } <b>else</b></td></tr>
<tr><th id="3125">3125</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3126">3126</th><td>      SOImmValV1 = (uint32_t)ARM_AM::getSOImmTwoPartFirst(ImmVal);</td></tr>
<tr><th id="3127">3127</th><td>      SOImmValV2 = (uint32_t)ARM_AM::getSOImmTwoPartSecond(ImmVal);</td></tr>
<tr><th id="3128">3128</th><td>      <b>break</b>;</td></tr>
<tr><th id="3129">3129</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;ORRrr&apos; in namespace &apos;llvm::ARM&apos;">ORRrr</span>:</td></tr>
<tr><th id="3130">3130</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;EORrr&apos; in namespace &apos;llvm::ARM&apos;">EORrr</span>:</td></tr>
<tr><th id="3131">3131</th><td>      <b>if</b> (!ARM_AM::isSOImmTwoPartVal(ImmVal))</td></tr>
<tr><th id="3132">3132</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3133">3133</th><td>      SOImmValV1 = (uint32_t)ARM_AM::getSOImmTwoPartFirst(ImmVal);</td></tr>
<tr><th id="3134">3134</th><td>      SOImmValV2 = (uint32_t)ARM_AM::getSOImmTwoPartSecond(ImmVal);</td></tr>
<tr><th id="3135">3135</th><td>      <b>switch</b> (UseOpc) {</td></tr>
<tr><th id="3136">3136</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3137">3137</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;ORRrr&apos; in namespace &apos;llvm::ARM&apos;">ORRrr</span>: NewUseOpc = ARM::<span class='error' title="no member named &apos;ORRri&apos; in namespace &apos;llvm::ARM&apos;">ORRri</span>; <b>break</b>;</td></tr>
<tr><th id="3138">3138</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;EORrr&apos; in namespace &apos;llvm::ARM&apos;">EORrr</span>: NewUseOpc = ARM::<span class='error' title="no member named &apos;EORri&apos; in namespace &apos;llvm::ARM&apos;">EORri</span>; <b>break</b>;</td></tr>
<tr><th id="3139">3139</th><td>      }</td></tr>
<tr><th id="3140">3140</th><td>      <b>break</b>;</td></tr>
<tr><th id="3141">3141</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span>:</td></tr>
<tr><th id="3142">3142</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>:</td></tr>
<tr><th id="3143">3143</th><td>      <b>if</b> (UseOpc == ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span> &amp;&amp; Commute)</td></tr>
<tr><th id="3144">3144</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3145">3145</th><td></td></tr>
<tr><th id="3146">3146</th><td>      <i>// ADD/SUB are special because they're essentially the same operation, so</i></td></tr>
<tr><th id="3147">3147</th><td><i>      // we can handle a larger range of immediates.</i></td></tr>
<tr><th id="3148">3148</th><td>      <b>if</b> (ARM_AM::isT2SOImmTwoPartVal(ImmVal))</td></tr>
<tr><th id="3149">3149</th><td>        NewUseOpc = UseOpc == ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span> ? ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> : ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>;</td></tr>
<tr><th id="3150">3150</th><td>      <b>else</b> <b>if</b> (ARM_AM::isT2SOImmTwoPartVal(-ImmVal)) {</td></tr>
<tr><th id="3151">3151</th><td>        ImmVal = -ImmVal;</td></tr>
<tr><th id="3152">3152</th><td>        NewUseOpc = UseOpc == ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span> ? ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span> : ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>;</td></tr>
<tr><th id="3153">3153</th><td>      } <b>else</b></td></tr>
<tr><th id="3154">3154</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3155">3155</th><td>      SOImmValV1 = (uint32_t)ARM_AM::getT2SOImmTwoPartFirst(ImmVal);</td></tr>
<tr><th id="3156">3156</th><td>      SOImmValV2 = (uint32_t)ARM_AM::getT2SOImmTwoPartSecond(ImmVal);</td></tr>
<tr><th id="3157">3157</th><td>      <b>break</b>;</td></tr>
<tr><th id="3158">3158</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span>:</td></tr>
<tr><th id="3159">3159</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2EORrr&apos; in namespace &apos;llvm::ARM&apos;">t2EORrr</span>:</td></tr>
<tr><th id="3160">3160</th><td>      <b>if</b> (!ARM_AM::isT2SOImmTwoPartVal(ImmVal))</td></tr>
<tr><th id="3161">3161</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3162">3162</th><td>      SOImmValV1 = (uint32_t)ARM_AM::getT2SOImmTwoPartFirst(ImmVal);</td></tr>
<tr><th id="3163">3163</th><td>      SOImmValV2 = (uint32_t)ARM_AM::getT2SOImmTwoPartSecond(ImmVal);</td></tr>
<tr><th id="3164">3164</th><td>      <b>switch</b> (UseOpc) {</td></tr>
<tr><th id="3165">3165</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3166">3166</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span>: NewUseOpc = ARM::<span class='error' title="no member named &apos;t2ORRri&apos; in namespace &apos;llvm::ARM&apos;">t2ORRri</span>; <b>break</b>;</td></tr>
<tr><th id="3167">3167</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2EORrr&apos; in namespace &apos;llvm::ARM&apos;">t2EORrr</span>: NewUseOpc = ARM::<span class='error' title="no member named &apos;t2EORri&apos; in namespace &apos;llvm::ARM&apos;">t2EORri</span>; <b>break</b>;</td></tr>
<tr><th id="3168">3168</th><td>      }</td></tr>
<tr><th id="3169">3169</th><td>      <b>break</b>;</td></tr>
<tr><th id="3170">3170</th><td>    }</td></tr>
<tr><th id="3171">3171</th><td>  }</td></tr>
<tr><th id="3172">3172</th><td>  }</td></tr>
<tr><th id="3173">3173</th><td></td></tr>
<tr><th id="3174">3174</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="508OpIdx" title='OpIdx' data-type='unsigned int' data-ref="508OpIdx">OpIdx</dfn> = <a class="local col7 ref" href="#507Commute" title='Commute' data-ref="507Commute">Commute</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="3175">3175</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="509Reg1" title='Reg1' data-type='unsigned int' data-ref="509Reg1">Reg1</dfn> = <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#508OpIdx" title='OpIdx' data-ref="508OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3176">3176</th><td>  <em>bool</em> <dfn class="local col0 decl" id="510isKill" title='isKill' data-type='bool' data-ref="510isKill">isKill</dfn> = <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#508OpIdx" title='OpIdx' data-ref="508OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3177">3177</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="511NewReg" title='NewReg' data-type='unsigned int' data-ref="511NewReg">NewReg</dfn> = <a class="local col5 ref" href="#495MRI" title='MRI' data-ref="495MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#495MRI" title='MRI' data-ref="495MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#494Reg" title='Reg' data-ref="494Reg">Reg</a>));</td></tr>
<tr><th id="3178">3178</th><td>  BuildMI(*UseMI.getParent(), UseMI, UseMI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewUseOpc),</td></tr>
<tr><th id="3179">3179</th><td>          NewReg)</td></tr>
<tr><th id="3180">3180</th><td>      .addReg(Reg1, getKillRegState(isKill))</td></tr>
<tr><th id="3181">3181</th><td>      .addImm(SOImmValV1)</td></tr>
<tr><th id="3182">3182</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="3183">3183</th><td>      .add(condCodeOp());</td></tr>
<tr><th id="3184">3184</th><td>  UseMI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewUseOpc));</td></tr>
<tr><th id="3185">3185</th><td>  <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#511NewReg" title='NewReg' data-ref="511NewReg">NewReg</a>);</td></tr>
<tr><th id="3186">3186</th><td>  <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="3187">3187</th><td>  <a class="local col2 ref" href="#492UseMI" title='UseMI' data-ref="492UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#506SOImmValV2" title='SOImmValV2' data-ref="506SOImmValV2">SOImmValV2</a>);</td></tr>
<tr><th id="3188">3188</th><td>  <a class="local col3 ref" href="#493DefMI" title='DefMI' data-ref="493DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3189">3189</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3190">3190</th><td>}</td></tr>
<tr><th id="3191">3191</th><td></td></tr>
<tr><th id="3192">3192</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" title='getNumMicroOpsSwiftLdSt' data-type='unsigned int getNumMicroOpsSwiftLdSt(const llvm::InstrItineraryData * ItinData, const llvm::MachineInstr &amp; MI)' data-ref="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOpsSwiftLdSt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="512ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="512ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3193">3193</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="513MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="513MI">MI</dfn>) {</td></tr>
<tr><th id="3194">3194</th><td>  <b>switch</b> (<a class="local col3 ref" href="#513MI" title='MI' data-ref="513MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3195">3195</th><td>  <b>default</b>: {</td></tr>
<tr><th id="3196">3196</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="514Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="514Desc">Desc</dfn> = <a class="local col3 ref" href="#513MI" title='MI' data-ref="513MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3197">3197</th><td>    <em>int</em> <dfn class="local col5 decl" id="515UOps" title='UOps' data-type='int' data-ref="515UOps">UOps</dfn> = <a class="local col2 ref" href="#512ItinData" title='ItinData' data-ref="512ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col4 ref" href="#514Desc" title='Desc' data-ref="514Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="3198">3198</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UOps &gt;= 0 &amp;&amp; &quot;bad # UOps&quot;) ? void (0) : __assert_fail (&quot;UOps &gt;= 0 &amp;&amp; \&quot;bad # UOps\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#515UOps" title='UOps' data-ref="515UOps">UOps</a> &gt;= <var>0</var> &amp;&amp; <q>"bad # UOps"</q>);</td></tr>
<tr><th id="3199">3199</th><td>    <b>return</b> <a class="local col5 ref" href="#515UOps" title='UOps' data-ref="515UOps">UOps</a>;</td></tr>
<tr><th id="3200">3200</th><td>  }</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="3203">3203</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBrs&apos; in namespace &apos;llvm::ARM&apos;">LDRBrs</span>:</td></tr>
<tr><th id="3204">3204</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRrs&apos; in namespace &apos;llvm::ARM&apos;">STRrs</span>:</td></tr>
<tr><th id="3205">3205</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRBrs&apos; in namespace &apos;llvm::ARM&apos;">STRBrs</span>: {</td></tr>
<tr><th id="3206">3206</th><td>    <em>unsigned</em> ShOpVal = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3207">3207</th><td>    <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3208">3208</th><td>    <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3209">3209</th><td>    <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3210">3210</th><td>        (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3211">3211</th><td>         ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3212">3212</th><td>          ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3213">3213</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3214">3214</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3215">3215</th><td>  }</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span>:</td></tr>
<tr><th id="3218">3218</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRH&apos; in namespace &apos;llvm::ARM&apos;">STRH</span>: {</td></tr>
<tr><th id="3219">3219</th><td>    <b>if</b> (!MI.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="3220">3220</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3221">3221</th><td></td></tr>
<tr><th id="3222">3222</th><td>    <em>unsigned</em> ShOpVal = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3223">3223</th><td>    <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3224">3224</th><td>    <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3225">3225</th><td>    <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3226">3226</th><td>        (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3227">3227</th><td>         ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3228">3228</th><td>          ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3229">3229</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3230">3230</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3231">3231</th><td>  }</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSB&apos; in namespace &apos;llvm::ARM&apos;">LDRSB</span>:</td></tr>
<tr><th id="3234">3234</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSH&apos; in namespace &apos;llvm::ARM&apos;">LDRSH</span>:</td></tr>
<tr><th id="3235">3235</th><td>    <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>3</var>).getImm()) == ARM_AM::sub) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSB_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRSB_POST</span>:</td></tr>
<tr><th id="3238">3238</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSH_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRSH_POST</span>: {</td></tr>
<tr><th id="3239">3239</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3240">3240</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3241">3241</th><td>    <b>return</b> (Rt == Rm) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3242">3242</th><td>  }</td></tr>
<tr><th id="3243">3243</th><td></td></tr>
<tr><th id="3244">3244</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDR_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_REG</span>:</td></tr>
<tr><th id="3245">3245</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRB_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_REG</span>: {</td></tr>
<tr><th id="3246">3246</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3247">3247</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3248">3248</th><td>    <b>if</b> (Rt == Rm)</td></tr>
<tr><th id="3249">3249</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3250">3250</th><td>    <em>unsigned</em> ShOpVal = MI.getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="3251">3251</th><td>    <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3252">3252</th><td>    <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3253">3253</th><td>    <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3254">3254</th><td>        (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3255">3255</th><td>         ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3256">3256</th><td>          ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3257">3257</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3258">3258</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3259">3259</th><td>  }</td></tr>
<tr><th id="3260">3260</th><td></td></tr>
<tr><th id="3261">3261</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STR_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">STR_PRE_REG</span>:</td></tr>
<tr><th id="3262">3262</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRB_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">STRB_PRE_REG</span>: {</td></tr>
<tr><th id="3263">3263</th><td>    <em>unsigned</em> ShOpVal = MI.getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="3264">3264</th><td>    <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3265">3265</th><td>    <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3266">3266</th><td>    <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3267">3267</th><td>        (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3268">3268</th><td>         ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3269">3269</th><td>          ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3270">3270</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3271">3271</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3272">3272</th><td>  }</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRH_PRE</span>:</td></tr>
<tr><th id="3275">3275</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">STRH_PRE</span>: {</td></tr>
<tr><th id="3276">3276</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3277">3277</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3278">3278</th><td>    <b>if</b> (!Rm)</td></tr>
<tr><th id="3279">3279</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3280">3280</th><td>    <b>if</b> (Rt == Rm)</td></tr>
<tr><th id="3281">3281</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3282">3282</th><td>    <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>4</var>).getImm()) == ARM_AM::sub) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3283">3283</th><td>  }</td></tr>
<tr><th id="3284">3284</th><td></td></tr>
<tr><th id="3285">3285</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDR_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_REG</span>:</td></tr>
<tr><th id="3286">3286</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRB_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDRB_POST_REG</span>:</td></tr>
<tr><th id="3287">3287</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRH_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRH_POST</span>: {</td></tr>
<tr><th id="3288">3288</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3289">3289</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3290">3290</th><td>    <b>return</b> (Rt == Rm) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3291">3291</th><td>  }</td></tr>
<tr><th id="3292">3292</th><td></td></tr>
<tr><th id="3293">3293</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_IMM</span>:</td></tr>
<tr><th id="3294">3294</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRB_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_IMM</span>:</td></tr>
<tr><th id="3295">3295</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span>:</td></tr>
<tr><th id="3296">3296</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRB_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_POST_IMM</span>:</td></tr>
<tr><th id="3297">3297</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRB_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">STRB_POST_IMM</span>:</td></tr>
<tr><th id="3298">3298</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRB_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">STRB_POST_REG</span>:</td></tr>
<tr><th id="3299">3299</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRB_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">STRB_PRE_IMM</span>:</td></tr>
<tr><th id="3300">3300</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRH_POST&apos; in namespace &apos;llvm::ARM&apos;">STRH_POST</span>:</td></tr>
<tr><th id="3301">3301</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_POST_IMM</span>:</td></tr>
<tr><th id="3302">3302</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STR_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">STR_POST_REG</span>:</td></tr>
<tr><th id="3303">3303</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_PRE_IMM</span>:</td></tr>
<tr><th id="3304">3304</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3305">3305</th><td></td></tr>
<tr><th id="3306">3306</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSB_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRSB_PRE</span>:</td></tr>
<tr><th id="3307">3307</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRSH_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRSH_PRE</span>: {</td></tr>
<tr><th id="3308">3308</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3309">3309</th><td>    <b>if</b> (Rm == <var>0</var>)</td></tr>
<tr><th id="3310">3310</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3311">3311</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3312">3312</th><td>    <b>if</b> (Rt == Rm)</td></tr>
<tr><th id="3313">3313</th><td>      <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3314">3314</th><td>    <em>unsigned</em> ShOpVal = MI.getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="3315">3315</th><td>    <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3316">3316</th><td>    <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3317">3317</th><td>    <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3318">3318</th><td>        (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3319">3319</th><td>         ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3320">3320</th><td>          ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3321">3321</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3322">3322</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3323">3323</th><td>  }</td></tr>
<tr><th id="3324">3324</th><td></td></tr>
<tr><th id="3325">3325</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span>: {</td></tr>
<tr><th id="3326">3326</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3327">3327</th><td>    <em>unsigned</em> Rn = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="3328">3328</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3329">3329</th><td>    <b>if</b> (Rm)</td></tr>
<tr><th id="3330">3330</th><td>      <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>4</var>).getImm()) == ARM_AM::sub) ? <var>4</var></td></tr>
<tr><th id="3331">3331</th><td>                                                                          : <var>3</var>;</td></tr>
<tr><th id="3332">3332</th><td>    <b>return</b> (Rt == Rn) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3333">3333</th><td>  }</td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span>: {</td></tr>
<tr><th id="3336">3336</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3337">3337</th><td>    <b>if</b> (Rm)</td></tr>
<tr><th id="3338">3338</th><td>      <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>4</var>).getImm()) == ARM_AM::sub) ? <var>4</var></td></tr>
<tr><th id="3339">3339</th><td>                                                                          : <var>3</var>;</td></tr>
<tr><th id="3340">3340</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3341">3341</th><td>  }</td></tr>
<tr><th id="3342">3342</th><td></td></tr>
<tr><th id="3343">3343</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRD_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRD_POST</span>:</td></tr>
<tr><th id="3344">3344</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_POST</span>:</td></tr>
<tr><th id="3345">3345</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3346">3346</th><td></td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRD_POST&apos; in namespace &apos;llvm::ARM&apos;">STRD_POST</span>:</td></tr>
<tr><th id="3348">3348</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_POST</span>:</td></tr>
<tr><th id="3349">3349</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="3350">3350</th><td></td></tr>
<tr><th id="3351">3351</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRD_PRE</span>: {</td></tr>
<tr><th id="3352">3352</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3353">3353</th><td>    <em>unsigned</em> Rn = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3354">3354</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>4</var>).getReg();</td></tr>
<tr><th id="3355">3355</th><td>    <b>if</b> (Rm)</td></tr>
<tr><th id="3356">3356</th><td>      <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>5</var>).getImm()) == ARM_AM::sub) ? <var>5</var></td></tr>
<tr><th id="3357">3357</th><td>                                                                          : <var>4</var>;</td></tr>
<tr><th id="3358">3358</th><td>    <b>return</b> (Rt == Rn) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3359">3359</th><td>  }</td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_PRE</span>: {</td></tr>
<tr><th id="3362">3362</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3363">3363</th><td>    <em>unsigned</em> Rn = MI.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="3364">3364</th><td>    <b>return</b> (Rt == Rn) ? <var>4</var> : <var>3</var>;</td></tr>
<tr><th id="3365">3365</th><td>  }</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">STRD_PRE</span>: {</td></tr>
<tr><th id="3368">3368</th><td>    <em>unsigned</em> Rm = MI.getOperand(<var>4</var>).getReg();</td></tr>
<tr><th id="3369">3369</th><td>    <b>if</b> (Rm)</td></tr>
<tr><th id="3370">3370</th><td>      <b>return</b> (ARM_AM::getAM3Op(MI.getOperand(<var>5</var>).getImm()) == ARM_AM::sub) ? <var>5</var></td></tr>
<tr><th id="3371">3371</th><td>                                                                          : <var>4</var>;</td></tr>
<tr><th id="3372">3372</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3373">3373</th><td>  }</td></tr>
<tr><th id="3374">3374</th><td></td></tr>
<tr><th id="3375">3375</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_PRE</span>:</td></tr>
<tr><th id="3376">3376</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>:</td></tr>
<tr><th id="3379">3379</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRB_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRB_POST</span>:</td></tr>
<tr><th id="3380">3380</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRB_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRB_PRE</span>:</td></tr>
<tr><th id="3381">3381</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBi12</span>:</td></tr>
<tr><th id="3382">3382</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBi8</span>:</td></tr>
<tr><th id="3383">3383</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBpci</span>:</td></tr>
<tr><th id="3384">3384</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBs</span>:</td></tr>
<tr><th id="3385">3385</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRH_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRH_POST</span>:</td></tr>
<tr><th id="3386">3386</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRH_PRE</span>:</td></tr>
<tr><th id="3387">3387</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBT&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBT</span>:</td></tr>
<tr><th id="3388">3388</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSB_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSB_POST</span>:</td></tr>
<tr><th id="3389">3389</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSB_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSB_PRE</span>:</td></tr>
<tr><th id="3390">3390</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSH_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSH_POST</span>:</td></tr>
<tr><th id="3391">3391</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSH_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSH_PRE</span>:</td></tr>
<tr><th id="3392">3392</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi12</span>:</td></tr>
<tr><th id="3393">3393</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi8</span>:</td></tr>
<tr><th id="3394">3394</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHpci</span>:</td></tr>
<tr><th id="3395">3395</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>:</td></tr>
<tr><th id="3396">3396</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3397">3397</th><td></td></tr>
<tr><th id="3398">3398</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>: {</td></tr>
<tr><th id="3399">3399</th><td>    <em>unsigned</em> Rt = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3400">3400</th><td>    <em>unsigned</em> Rn = MI.getOperand(<var>2</var>).getReg();</td></tr>
<tr><th id="3401">3401</th><td>    <b>return</b> (Rt == Rn) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="3402">3402</th><td>  }</td></tr>
<tr><th id="3403">3403</th><td></td></tr>
<tr><th id="3404">3404</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRB_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STRB_POST</span>:</td></tr>
<tr><th id="3405">3405</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRB_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STRB_PRE</span>:</td></tr>
<tr><th id="3406">3406</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRBs&apos; in namespace &apos;llvm::ARM&apos;">t2STRBs</span>:</td></tr>
<tr><th id="3407">3407</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>:</td></tr>
<tr><th id="3408">3408</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRH_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STRH_POST</span>:</td></tr>
<tr><th id="3409">3409</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STRH_PRE</span>:</td></tr>
<tr><th id="3410">3410</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRHs&apos; in namespace &apos;llvm::ARM&apos;">t2STRHs</span>:</td></tr>
<tr><th id="3411">3411</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STR_POST</span>:</td></tr>
<tr><th id="3412">3412</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STR_PRE</span>:</td></tr>
<tr><th id="3413">3413</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRs&apos; in namespace &apos;llvm::ARM&apos;">t2STRs</span>:</td></tr>
<tr><th id="3414">3414</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3415">3415</th><td>  }</td></tr>
<tr><th id="3416">3416</th><td>}</td></tr>
<tr><th id="3417">3417</th><td></td></tr>
<tr><th id="3418">3418</th><td><i>// Return the number of 32-bit words loaded by LDM or stored by STM. If this</i></td></tr>
<tr><th id="3419">3419</th><td><i>// can't be easily determined return 0 (missing MachineMemOperand).</i></td></tr>
<tr><th id="3420">3420</th><td><i>//</i></td></tr>
<tr><th id="3421">3421</th><td><i>// FIXME: The current MachineInstr design does not support relying on machine</i></td></tr>
<tr><th id="3422">3422</th><td><i>// mem operands to determine the width of a memory access. Instead, we expect</i></td></tr>
<tr><th id="3423">3423</th><td><i>// the target to provide this information based on the instruction opcode and</i></td></tr>
<tr><th id="3424">3424</th><td><i>// operands. However, using MachineMemOperand is the best solution now for</i></td></tr>
<tr><th id="3425">3425</th><td><i>// two reasons:</i></td></tr>
<tr><th id="3426">3426</th><td><i>//</i></td></tr>
<tr><th id="3427">3427</th><td><i>// 1) getNumMicroOps tries to infer LDM memory width from the total number of MI</i></td></tr>
<tr><th id="3428">3428</th><td><i>// operands. This is much more dangerous than using the MachineMemOperand</i></td></tr>
<tr><th id="3429">3429</th><td><i>// sizes because CodeGen passes can insert/remove optional machine operands. In</i></td></tr>
<tr><th id="3430">3430</th><td><i>// fact, it's totally incorrect for preRA passes and appears to be wrong for</i></td></tr>
<tr><th id="3431">3431</th><td><i>// postRA passes as well.</i></td></tr>
<tr><th id="3432">3432</th><td><i>//</i></td></tr>
<tr><th id="3433">3433</th><td><i>// 2) getNumLDMAddresses is only used by the scheduling machine model and any</i></td></tr>
<tr><th id="3434">3434</th><td><i>// machine model that calls this should handle the unknown (zero size) case.</i></td></tr>
<tr><th id="3435">3435</th><td><i>//</i></td></tr>
<tr><th id="3436">3436</th><td><i>// Long term, we should require a target hook that verifies MachineMemOperand</i></td></tr>
<tr><th id="3437">3437</th><td><i>// sizes during MC lowering. That target hook should be local to MC lowering</i></td></tr>
<tr><th id="3438">3438</th><td><i>// because we can't ensure that it is aware of other MI forms. Doing this will</i></td></tr>
<tr><th id="3439">3439</th><td><i>// ensure that MachineMemOperands are correctly propagated through all passes.</i></td></tr>
<tr><th id="3440">3440</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumLDMAddresses' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getNumLDMAddressesERKNS_12MachineInstrE">getNumLDMAddresses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="516MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="516MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3441">3441</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517Size" title='Size' data-type='unsigned int' data-ref="517Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="3442">3442</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="local col8 decl" id="518I" title='I' data-type='MachineInstr::mmo_iterator' data-ref="518I">I</dfn> = <a class="local col6 ref" href="#516MI" title='MI' data-ref="516MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="3443">3443</th><td>                                  <dfn class="local col9 decl" id="519E" title='E' data-type='MachineInstr::mmo_iterator' data-ref="519E">E</dfn> = <a class="local col6 ref" href="#516MI" title='MI' data-ref="516MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="3444">3444</th><td>       <a class="local col8 ref" href="#518I" title='I' data-ref="518I">I</a> != <a class="local col9 ref" href="#519E" title='E' data-ref="519E">E</a>; ++<a class="local col8 ref" href="#518I" title='I' data-ref="518I">I</a>) {</td></tr>
<tr><th id="3445">3445</th><td>    <a class="local col7 ref" href="#517Size" title='Size' data-ref="517Size">Size</a> += (*<a class="local col8 ref" href="#518I" title='I' data-ref="518I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3446">3446</th><td>  }</td></tr>
<tr><th id="3447">3447</th><td>  <i>// FIXME: The scheduler currently can't handle values larger than 16. But</i></td></tr>
<tr><th id="3448">3448</th><td><i>  // the values can actually go up to 32 for floating-point load/store</i></td></tr>
<tr><th id="3449">3449</th><td><i>  // multiple (VLDMIA etc.). Also, the way this code is reasoning about memory</i></td></tr>
<tr><th id="3450">3450</th><td><i>  // operations isn't right; we could end up with "extra" memory operands for</i></td></tr>
<tr><th id="3451">3451</th><td><i>  // various reasons, like tail merge merging two memory operations.</i></td></tr>
<tr><th id="3452">3452</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#517Size" title='Size' data-ref="517Size">Size</a> / <var>4</var>, <var>16U</var>);</td></tr>
<tr><th id="3453">3453</th><td>}</td></tr>
<tr><th id="3454">3454</th><td></td></tr>
<tr><th id="3455">3455</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj" title='getNumMicroOpsSingleIssuePlusExtras' data-type='unsigned int getNumMicroOpsSingleIssuePlusExtras(unsigned int Opc, unsigned int NumRegs)' data-ref="_ZL35getNumMicroOpsSingleIssuePlusExtrasjj">getNumMicroOpsSingleIssuePlusExtras</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="520Opc" title='Opc' data-type='unsigned int' data-ref="520Opc">Opc</dfn>,</td></tr>
<tr><th id="3456">3456</th><td>                                                    <em>unsigned</em> <dfn class="local col1 decl" id="521NumRegs" title='NumRegs' data-type='unsigned int' data-ref="521NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="3457">3457</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="522UOps" title='UOps' data-type='unsigned int' data-ref="522UOps">UOps</dfn> = <var>1</var> + <a class="local col1 ref" href="#521NumRegs" title='NumRegs' data-ref="521NumRegs">NumRegs</a>; <i>// 1 for address computation.</i></td></tr>
<tr><th id="3458">3458</th><td>  <b>switch</b> (<a class="local col0 ref" href="#520Opc" title='Opc' data-ref="520Opc">Opc</a>) {</td></tr>
<tr><th id="3459">3459</th><td>  <b>default</b>:</td></tr>
<tr><th id="3460">3460</th><td>    <b>break</b>;</td></tr>
<tr><th id="3461">3461</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>:</td></tr>
<tr><th id="3462">3462</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>:</td></tr>
<tr><th id="3463">3463</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>:</td></tr>
<tr><th id="3464">3464</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>:</td></tr>
<tr><th id="3465">3465</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span>:</td></tr>
<tr><th id="3466">3466</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>:</td></tr>
<tr><th id="3467">3467</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>:</td></tr>
<tr><th id="3468">3468</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>:</td></tr>
<tr><th id="3469">3469</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>:</td></tr>
<tr><th id="3470">3470</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span>:</td></tr>
<tr><th id="3471">3471</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span>:</td></tr>
<tr><th id="3472">3472</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span>:</td></tr>
<tr><th id="3473">3473</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>:</td></tr>
<tr><th id="3474">3474</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDA_UPD</span>:</td></tr>
<tr><th id="3475">3475</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>:</td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIB_UPD</span>:</td></tr>
<tr><th id="3477">3477</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>:</td></tr>
<tr><th id="3478">3478</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>:</td></tr>
<tr><th id="3479">3479</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>:</td></tr>
<tr><th id="3480">3480</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>:</td></tr>
<tr><th id="3481">3481</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>:</td></tr>
<tr><th id="3482">3482</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>:</td></tr>
<tr><th id="3483">3483</th><td>    ++UOps; <i>// One for base register writeback.</i></td></tr>
<tr><th id="3484">3484</th><td>    <b>break</b>;</td></tr>
<tr><th id="3485">3485</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>:</td></tr>
<tr><th id="3486">3486</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>:</td></tr>
<tr><th id="3487">3487</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>:</td></tr>
<tr><th id="3488">3488</th><td>    UOps += <var>2</var>; <i>// One for base reg wb, one for write to pc.</i></td></tr>
<tr><th id="3489">3489</th><td>    <b>break</b>;</td></tr>
<tr><th id="3490">3490</th><td>  }</td></tr>
<tr><th id="3491">3491</th><td>  <b>return</b> <a class="local col2 ref" href="#522UOps" title='UOps' data-ref="522UOps">UOps</a>;</td></tr>
<tr><th id="3492">3492</th><td>}</td></tr>
<tr><th id="3493">3493</th><td></td></tr>
<tr><th id="3494">3494</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="523ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="523ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3495">3495</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="524MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="524MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3496">3496</th><td>  <b>if</b> (!<a class="local col3 ref" href="#523ItinData" title='ItinData' data-ref="523ItinData">ItinData</a> || <a class="local col3 ref" href="#523ItinData" title='ItinData' data-ref="523ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="3497">3497</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3498">3498</th><td></td></tr>
<tr><th id="3499">3499</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="525Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="525Desc">Desc</dfn> = <a class="local col4 ref" href="#524MI" title='MI' data-ref="524MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3500">3500</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="526Class" title='Class' data-type='unsigned int' data-ref="526Class">Class</dfn> = <a class="local col5 ref" href="#525Desc" title='Desc' data-ref="525Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3501">3501</th><td>  <em>int</em> <dfn class="local col7 decl" id="527ItinUOps" title='ItinUOps' data-type='int' data-ref="527ItinUOps">ItinUOps</dfn> = <a class="local col3 ref" href="#523ItinData" title='ItinData' data-ref="523ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col6 ref" href="#526Class" title='Class' data-ref="526Class">Class</a>);</td></tr>
<tr><th id="3502">3502</th><td>  <b>if</b> (<a class="local col7 ref" href="#527ItinUOps" title='ItinUOps' data-ref="527ItinUOps">ItinUOps</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="3503">3503</th><td>    <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>() &amp;&amp; (<a class="local col5 ref" href="#525Desc" title='Desc' data-ref="525Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || <a class="local col5 ref" href="#525Desc" title='Desc' data-ref="525Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()))</td></tr>
<tr><th id="3504">3504</th><td>      <b>return</b> <a class="tu ref" href="#_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE" title='getNumMicroOpsSwiftLdSt' data-use='c' data-ref="_ZL23getNumMicroOpsSwiftLdStPKN4llvm18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOpsSwiftLdSt</a>(<a class="local col3 ref" href="#523ItinData" title='ItinData' data-ref="523ItinData">ItinData</a>, <a class="local col4 ref" href="#524MI" title='MI' data-ref="524MI">MI</a>);</td></tr>
<tr><th id="3505">3505</th><td></td></tr>
<tr><th id="3506">3506</th><td>    <b>return</b> <a class="local col7 ref" href="#527ItinUOps" title='ItinUOps' data-ref="527ItinUOps">ItinUOps</a>;</td></tr>
<tr><th id="3507">3507</th><td>  }</td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="528Opc" title='Opc' data-type='unsigned int' data-ref="528Opc">Opc</dfn> = <a class="local col4 ref" href="#524MI" title='MI' data-ref="524MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3510">3510</th><td>  <b>switch</b> (<a class="local col8 ref" href="#528Opc" title='Opc' data-ref="528Opc">Opc</a>) {</td></tr>
<tr><th id="3511">3511</th><td>  <b>default</b>:</td></tr>
<tr><th id="3512">3512</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected multi-uops instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3512)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected multi-uops instruction!"</q>);</td></tr>
<tr><th id="3513">3513</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMQIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMQIA</span>:</td></tr>
<tr><th id="3514">3514</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMQIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMQIA</span>:</td></tr>
<tr><th id="3515">3515</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td>  <i>// The number of uOps for load / store multiple are determined by the number</i></td></tr>
<tr><th id="3518">3518</th><td><i>  // registers.</i></td></tr>
<tr><th id="3519">3519</th><td><i>  //</i></td></tr>
<tr><th id="3520">3520</th><td><i>  // On Cortex-A8, each pair of register loads / stores can be scheduled on the</i></td></tr>
<tr><th id="3521">3521</th><td><i>  // same cycle. The scheduling for the first load / store must be done</i></td></tr>
<tr><th id="3522">3522</th><td><i>  // separately by assuming the address is not 64-bit aligned.</i></td></tr>
<tr><th id="3523">3523</th><td><i>  //</i></td></tr>
<tr><th id="3524">3524</th><td><i>  // On Cortex-A9, the formula is simply (#reg / 2) + (#reg % 2). If the address</i></td></tr>
<tr><th id="3525">3525</th><td><i>  // is not 64-bit aligned, then AGU would take an extra cycle.  For VFP / NEON</i></td></tr>
<tr><th id="3526">3526</th><td><i>  // load / store multiple, the formula is (#reg / 2) + (#reg % 2) + 1.</i></td></tr>
<tr><th id="3527">3527</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>:</td></tr>
<tr><th id="3528">3528</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>:</td></tr>
<tr><th id="3529">3529</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>:</td></tr>
<tr><th id="3530">3530</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="3531">3531</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>:</td></tr>
<tr><th id="3532">3532</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>:</td></tr>
<tr><th id="3533">3533</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>:</td></tr>
<tr><th id="3534">3534</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span>:</td></tr>
<tr><th id="3535">3535</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>:</td></tr>
<tr><th id="3536">3536</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="3537">3537</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>:</td></tr>
<tr><th id="3538">3538</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>: {</td></tr>
<tr><th id="3539">3539</th><td>    <em>unsigned</em> NumRegs = MI.getNumOperands() - Desc.getNumOperands();</td></tr>
<tr><th id="3540">3540</th><td>    <b>return</b> (NumRegs / <var>2</var>) + (NumRegs % <var>2</var>) + <var>1</var>;</td></tr>
<tr><th id="3541">3541</th><td>  }</td></tr>
<tr><th id="3542">3542</th><td></td></tr>
<tr><th id="3543">3543</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>:</td></tr>
<tr><th id="3544">3544</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>:</td></tr>
<tr><th id="3545">3545</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>:</td></tr>
<tr><th id="3546">3546</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>:</td></tr>
<tr><th id="3547">3547</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>:</td></tr>
<tr><th id="3548">3548</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>:</td></tr>
<tr><th id="3549">3549</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span>:</td></tr>
<tr><th id="3550">3550</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span>:</td></tr>
<tr><th id="3551">3551</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span>:</td></tr>
<tr><th id="3552">3552</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>:</td></tr>
<tr><th id="3553">3553</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>:</td></tr>
<tr><th id="3554">3554</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>:</td></tr>
<tr><th id="3555">3555</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>:</td></tr>
<tr><th id="3556">3556</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>:</td></tr>
<tr><th id="3557">3557</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDA_UPD</span>:</td></tr>
<tr><th id="3558">3558</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>:</td></tr>
<tr><th id="3559">3559</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIB_UPD</span>:</td></tr>
<tr><th id="3560">3560</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>:</td></tr>
<tr><th id="3561">3561</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>:</td></tr>
<tr><th id="3562">3562</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>:</td></tr>
<tr><th id="3563">3563</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>:</td></tr>
<tr><th id="3564">3564</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>:</td></tr>
<tr><th id="3565">3565</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>:</td></tr>
<tr><th id="3566">3566</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>:</td></tr>
<tr><th id="3567">3567</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>:</td></tr>
<tr><th id="3568">3568</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>:</td></tr>
<tr><th id="3569">3569</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>:</td></tr>
<tr><th id="3570">3570</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>:</td></tr>
<tr><th id="3571">3571</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="3572">3572</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>:</td></tr>
<tr><th id="3573">3573</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>:</td></tr>
<tr><th id="3574">3574</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>: {</td></tr>
<tr><th id="3575">3575</th><td>    <em>unsigned</em> NumRegs = MI.getNumOperands() - Desc.getNumOperands() + <var>1</var>;</td></tr>
<tr><th id="3576">3576</th><td>    <b>switch</b> (Subtarget.getLdStMultipleTiming()) {</td></tr>
<tr><th id="3577">3577</th><td>    <b>case</b> ARMSubtarget::SingleIssuePlusExtras:</td></tr>
<tr><th id="3578">3578</th><td>      <b>return</b> getNumMicroOpsSingleIssuePlusExtras(Opc, NumRegs);</td></tr>
<tr><th id="3579">3579</th><td>    <b>case</b> ARMSubtarget::SingleIssue:</td></tr>
<tr><th id="3580">3580</th><td>      <i>// Assume the worst.</i></td></tr>
<tr><th id="3581">3581</th><td>      <b>return</b> NumRegs;</td></tr>
<tr><th id="3582">3582</th><td>    <b>case</b> ARMSubtarget::DoubleIssue: {</td></tr>
<tr><th id="3583">3583</th><td>      <b>if</b> (NumRegs &lt; <var>4</var>)</td></tr>
<tr><th id="3584">3584</th><td>        <b>return</b> <var>2</var>;</td></tr>
<tr><th id="3585">3585</th><td>      <i>// 4 registers would be issued: 2, 2.</i></td></tr>
<tr><th id="3586">3586</th><td><i>      // 5 registers would be issued: 2, 2, 1.</i></td></tr>
<tr><th id="3587">3587</th><td>      <em>unsigned</em> UOps = (NumRegs / <var>2</var>);</td></tr>
<tr><th id="3588">3588</th><td>      <b>if</b> (NumRegs % <var>2</var>)</td></tr>
<tr><th id="3589">3589</th><td>        ++UOps;</td></tr>
<tr><th id="3590">3590</th><td>      <b>return</b> UOps;</td></tr>
<tr><th id="3591">3591</th><td>    }</td></tr>
<tr><th id="3592">3592</th><td>    <b>case</b> ARMSubtarget::DoubleIssueCheckUnalignedAccess: {</td></tr>
<tr><th id="3593">3593</th><td>      <em>unsigned</em> UOps = (NumRegs / <var>2</var>);</td></tr>
<tr><th id="3594">3594</th><td>      <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3595">3595</th><td><i>      // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3596">3596</th><td>      <b>if</b> ((NumRegs % <var>2</var>) || !MI.hasOneMemOperand() ||</td></tr>
<tr><th id="3597">3597</th><td>          (*MI.memoperands_begin())-&gt;getAlignment() &lt; <var>8</var>)</td></tr>
<tr><th id="3598">3598</th><td>        ++UOps;</td></tr>
<tr><th id="3599">3599</th><td>      <b>return</b> UOps;</td></tr>
<tr><th id="3600">3600</th><td>      }</td></tr>
<tr><th id="3601">3601</th><td>    }</td></tr>
<tr><th id="3602">3602</th><td>  }</td></tr>
<tr><th id="3603">3603</th><td>  }</td></tr>
<tr><th id="3604">3604</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Didn&apos;t find the number of microops&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3604)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Didn't find the number of microops"</q>);</td></tr>
<tr><th id="3605">3605</th><td>}</td></tr>
<tr><th id="3606">3606</th><td></td></tr>
<tr><th id="3607">3607</th><td><em>int</em></td></tr>
<tr><th id="3608">3608</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="529ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="529ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3609">3609</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="530DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="530DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3610">3610</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="531DefClass" title='DefClass' data-type='unsigned int' data-ref="531DefClass">DefClass</dfn>,</td></tr>
<tr><th id="3611">3611</th><td>                                  <em>unsigned</em> <dfn class="local col2 decl" id="532DefIdx" title='DefIdx' data-type='unsigned int' data-ref="532DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="533DefAlign" title='DefAlign' data-type='unsigned int' data-ref="533DefAlign">DefAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3612">3612</th><td>  <em>int</em> <dfn class="local col4 decl" id="534RegNo" title='RegNo' data-type='int' data-ref="534RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col2 ref" href="#532DefIdx" title='DefIdx' data-ref="532DefIdx">DefIdx</a>+<var>1</var>) - <a class="local col0 ref" href="#530DefMCID" title='DefMCID' data-ref="530DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3613">3613</th><td>  <b>if</b> (<a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3614">3614</th><td>    <i>// Def is the address writeback.</i></td></tr>
<tr><th id="3615">3615</th><td>    <b>return</b> <a class="local col9 ref" href="#529ItinData" title='ItinData' data-ref="529ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col1 ref" href="#531DefClass" title='DefClass' data-ref="531DefClass">DefClass</a>, <a class="local col2 ref" href="#532DefIdx" title='DefIdx' data-ref="532DefIdx">DefIdx</a>);</td></tr>
<tr><th id="3616">3616</th><td></td></tr>
<tr><th id="3617">3617</th><td>  <em>int</em> <dfn class="local col5 decl" id="535DefCycle" title='DefCycle' data-type='int' data-ref="535DefCycle">DefCycle</dfn>;</td></tr>
<tr><th id="3618">3618</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3619">3619</th><td>    <i>// (regno / 2) + (regno % 2) + 1</i></td></tr>
<tr><th id="3620">3620</th><td>    <a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a> = <a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a> / <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="3621">3621</th><td>    <b>if</b> (<a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a> % <var>2</var>)</td></tr>
<tr><th id="3622">3622</th><td>      ++<a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3623">3623</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3624">3624</th><td>    <a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a> = <a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a>;</td></tr>
<tr><th id="3625">3625</th><td>    <em>bool</em> <dfn class="local col6 decl" id="536isSLoad" title='isSLoad' data-type='bool' data-ref="536isSLoad">isSLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="3626">3626</th><td></td></tr>
<tr><th id="3627">3627</th><td>    <b>switch</b> (<a class="local col0 ref" href="#530DefMCID" title='DefMCID' data-ref="530DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3628">3628</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3629">3629</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="3630">3630</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>:</td></tr>
<tr><th id="3631">3631</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>:</td></tr>
<tr><th id="3632">3632</th><td>      isSLoad = <b>true</b>;</td></tr>
<tr><th id="3633">3633</th><td>      <b>break</b>;</td></tr>
<tr><th id="3634">3634</th><td>    }</td></tr>
<tr><th id="3635">3635</th><td></td></tr>
<tr><th id="3636">3636</th><td>    <i>// If there are odd number of 'S' registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3637">3637</th><td><i>    // then it takes an extra cycle.</i></td></tr>
<tr><th id="3638">3638</th><td>    <b>if</b> ((<a class="local col6 ref" href="#536isSLoad" title='isSLoad' data-ref="536isSLoad">isSLoad</a> &amp;&amp; (<a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a> % <var>2</var>)) || <a class="local col3 ref" href="#533DefAlign" title='DefAlign' data-ref="533DefAlign">DefAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3639">3639</th><td>      ++<a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3640">3640</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3641">3641</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3642">3642</th><td>    <a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a> = <a class="local col4 ref" href="#534RegNo" title='RegNo' data-ref="534RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3643">3643</th><td>  }</td></tr>
<tr><th id="3644">3644</th><td></td></tr>
<tr><th id="3645">3645</th><td>  <b>return</b> <a class="local col5 ref" href="#535DefCycle" title='DefCycle' data-ref="535DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3646">3646</th><td>}</td></tr>
<tr><th id="3647">3647</th><td></td></tr>
<tr><th id="3648">3648</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18isLDMBaseRegInListERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isLDMBaseRegInList' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isLDMBaseRegInListERKNS_12MachineInstrE">isLDMBaseRegInList</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="537MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="537MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3649">3649</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="538BaseReg" title='BaseReg' data-type='unsigned int' data-ref="538BaseReg">BaseReg</dfn> = <a class="local col7 ref" href="#537MI" title='MI' data-ref="537MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3650">3650</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="539i" title='i' data-type='unsigned int' data-ref="539i">i</dfn> = <var>1</var>, <dfn class="local col0 decl" id="540sz" title='sz' data-type='unsigned int' data-ref="540sz">sz</dfn> = <a class="local col7 ref" href="#537MI" title='MI' data-ref="537MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#539i" title='i' data-ref="539i">i</a> &lt; <a class="local col0 ref" href="#540sz" title='sz' data-ref="540sz">sz</a>; ++<a class="local col9 ref" href="#539i" title='i' data-ref="539i">i</a>) {</td></tr>
<tr><th id="3651">3651</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="541Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="541Op">Op</dfn> = <a class="local col7 ref" href="#537MI" title='MI' data-ref="537MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#539i" title='i' data-ref="539i">i</a>);</td></tr>
<tr><th id="3652">3652</th><td>    <b>if</b> (<a class="local col1 ref" href="#541Op" title='Op' data-ref="541Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#541Op" title='Op' data-ref="541Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#538BaseReg" title='BaseReg' data-ref="538BaseReg">BaseReg</a>)</td></tr>
<tr><th id="3653">3653</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3654">3654</th><td>  }</td></tr>
<tr><th id="3655">3655</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3656">3656</th><td>}</td></tr>
<tr><th id="3657">3657</th><td><em>unsigned</em></td></tr>
<tr><th id="3658">3658</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo22getLDMVariableDefsSizeERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getLDMVariableDefsSize' data-ref="_ZNK4llvm16ARMBaseInstrInfo22getLDMVariableDefsSizeERKNS_12MachineInstrE">getLDMVariableDefsSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="542MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="542MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3659">3659</th><td>  <i>// ins GPR:$Rn, $p (2xOp), reglist:$regs, variable_ops</i></td></tr>
<tr><th id="3660">3660</th><td><i>  // (outs GPR:$wb), (ins GPR:$Rn, $p (2xOp), reglist:$regs, variable_ops)</i></td></tr>
<tr><th id="3661">3661</th><td>  <b>return</b> <a class="local col2 ref" href="#542MI" title='MI' data-ref="542MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var> - <a class="local col2 ref" href="#542MI" title='MI' data-ref="542MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3662">3662</th><td>}</td></tr>
<tr><th id="3663">3663</th><td></td></tr>
<tr><th id="3664">3664</th><td><em>int</em></td></tr>
<tr><th id="3665">3665</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="543ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="543ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3666">3666</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="544DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="544DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3667">3667</th><td>                                 <em>unsigned</em> <dfn class="local col5 decl" id="545DefClass" title='DefClass' data-type='unsigned int' data-ref="545DefClass">DefClass</dfn>,</td></tr>
<tr><th id="3668">3668</th><td>                                 <em>unsigned</em> <dfn class="local col6 decl" id="546DefIdx" title='DefIdx' data-type='unsigned int' data-ref="546DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="547DefAlign" title='DefAlign' data-type='unsigned int' data-ref="547DefAlign">DefAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3669">3669</th><td>  <em>int</em> <dfn class="local col8 decl" id="548RegNo" title='RegNo' data-type='int' data-ref="548RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col6 ref" href="#546DefIdx" title='DefIdx' data-ref="546DefIdx">DefIdx</a>+<var>1</var>) - <a class="local col4 ref" href="#544DefMCID" title='DefMCID' data-ref="544DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3670">3670</th><td>  <b>if</b> (<a class="local col8 ref" href="#548RegNo" title='RegNo' data-ref="548RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3671">3671</th><td>    <i>// Def is the address writeback.</i></td></tr>
<tr><th id="3672">3672</th><td>    <b>return</b> <a class="local col3 ref" href="#543ItinData" title='ItinData' data-ref="543ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col5 ref" href="#545DefClass" title='DefClass' data-ref="545DefClass">DefClass</a>, <a class="local col6 ref" href="#546DefIdx" title='DefIdx' data-ref="546DefIdx">DefIdx</a>);</td></tr>
<tr><th id="3673">3673</th><td></td></tr>
<tr><th id="3674">3674</th><td>  <em>int</em> <dfn class="local col9 decl" id="549DefCycle" title='DefCycle' data-type='int' data-ref="549DefCycle">DefCycle</dfn>;</td></tr>
<tr><th id="3675">3675</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3676">3676</th><td>    <i>// 4 registers would be issued: 1, 2, 1.</i></td></tr>
<tr><th id="3677">3677</th><td><i>    // 5 registers would be issued: 1, 2, 2.</i></td></tr>
<tr><th id="3678">3678</th><td>    <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> = <a class="local col8 ref" href="#548RegNo" title='RegNo' data-ref="548RegNo">RegNo</a> / <var>2</var>;</td></tr>
<tr><th id="3679">3679</th><td>    <b>if</b> (<a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> &lt; <var>1</var>)</td></tr>
<tr><th id="3680">3680</th><td>      <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> = <var>1</var>;</td></tr>
<tr><th id="3681">3681</th><td>    <i>// Result latency is issue cycle + 2: E2.</i></td></tr>
<tr><th id="3682">3682</th><td>    <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3683">3683</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3684">3684</th><td>    <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> = (<a class="local col8 ref" href="#548RegNo" title='RegNo' data-ref="548RegNo">RegNo</a> / <var>2</var>);</td></tr>
<tr><th id="3685">3685</th><td>    <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3686">3686</th><td><i>    // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3687">3687</th><td>    <b>if</b> ((<a class="local col8 ref" href="#548RegNo" title='RegNo' data-ref="548RegNo">RegNo</a> % <var>2</var>) || <a class="local col7 ref" href="#547DefAlign" title='DefAlign' data-ref="547DefAlign">DefAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3688">3688</th><td>      ++<a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3689">3689</th><td>    <i>// Result latency is AGU cycles + 2.</i></td></tr>
<tr><th id="3690">3690</th><td>    <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3691">3691</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3692">3692</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3693">3693</th><td>    <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a> = <a class="local col8 ref" href="#548RegNo" title='RegNo' data-ref="548RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3694">3694</th><td>  }</td></tr>
<tr><th id="3695">3695</th><td></td></tr>
<tr><th id="3696">3696</th><td>  <b>return</b> <a class="local col9 ref" href="#549DefCycle" title='DefCycle' data-ref="549DefCycle">DefCycle</a>;</td></tr>
<tr><th id="3697">3697</th><td>}</td></tr>
<tr><th id="3698">3698</th><td></td></tr>
<tr><th id="3699">3699</th><td><em>int</em></td></tr>
<tr><th id="3700">3700</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getVSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getVSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="550ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="550ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3701">3701</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="551UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="551UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3702">3702</th><td>                                  <em>unsigned</em> <dfn class="local col2 decl" id="552UseClass" title='UseClass' data-type='unsigned int' data-ref="552UseClass">UseClass</dfn>,</td></tr>
<tr><th id="3703">3703</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="553UseIdx" title='UseIdx' data-type='unsigned int' data-ref="553UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="554UseAlign" title='UseAlign' data-type='unsigned int' data-ref="554UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3704">3704</th><td>  <em>int</em> <dfn class="local col5 decl" id="555RegNo" title='RegNo' data-type='int' data-ref="555RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col3 ref" href="#553UseIdx" title='UseIdx' data-ref="553UseIdx">UseIdx</a>+<var>1</var>) - <a class="local col1 ref" href="#551UseMCID" title='UseMCID' data-ref="551UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3705">3705</th><td>  <b>if</b> (<a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3706">3706</th><td>    <b>return</b> <a class="local col0 ref" href="#550ItinData" title='ItinData' data-ref="550ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col2 ref" href="#552UseClass" title='UseClass' data-ref="552UseClass">UseClass</a>, <a class="local col3 ref" href="#553UseIdx" title='UseIdx' data-ref="553UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3707">3707</th><td></td></tr>
<tr><th id="3708">3708</th><td>  <em>int</em> <dfn class="local col6 decl" id="556UseCycle" title='UseCycle' data-type='int' data-ref="556UseCycle">UseCycle</dfn>;</td></tr>
<tr><th id="3709">3709</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3710">3710</th><td>    <i>// (regno / 2) + (regno % 2) + 1</i></td></tr>
<tr><th id="3711">3711</th><td>    <a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a> = <a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a> / <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="3712">3712</th><td>    <b>if</b> (<a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a> % <var>2</var>)</td></tr>
<tr><th id="3713">3713</th><td>      ++<a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3714">3714</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3715">3715</th><td>    <a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a> = <a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a>;</td></tr>
<tr><th id="3716">3716</th><td>    <em>bool</em> <dfn class="local col7 decl" id="557isSStore" title='isSStore' data-type='bool' data-ref="557isSStore">isSStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>    <b>switch</b> (<a class="local col1 ref" href="#551UseMCID" title='UseMCID' data-ref="551UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3719">3719</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3720">3720</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="3721">3721</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>:</td></tr>
<tr><th id="3722">3722</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>:</td></tr>
<tr><th id="3723">3723</th><td>      isSStore = <b>true</b>;</td></tr>
<tr><th id="3724">3724</th><td>      <b>break</b>;</td></tr>
<tr><th id="3725">3725</th><td>    }</td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td>    <i>// If there are odd number of 'S' registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3728">3728</th><td><i>    // then it takes an extra cycle.</i></td></tr>
<tr><th id="3729">3729</th><td>    <b>if</b> ((<a class="local col7 ref" href="#557isSStore" title='isSStore' data-ref="557isSStore">isSStore</a> &amp;&amp; (<a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a> % <var>2</var>)) || <a class="local col4 ref" href="#554UseAlign" title='UseAlign' data-ref="554UseAlign">UseAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3730">3730</th><td>      ++<a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3731">3731</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3732">3732</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3733">3733</th><td>    <a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a> = <a class="local col5 ref" href="#555RegNo" title='RegNo' data-ref="555RegNo">RegNo</a> + <var>2</var>;</td></tr>
<tr><th id="3734">3734</th><td>  }</td></tr>
<tr><th id="3735">3735</th><td></td></tr>
<tr><th id="3736">3736</th><td>  <b>return</b> <a class="local col6 ref" href="#556UseCycle" title='UseCycle' data-ref="556UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3737">3737</th><td>}</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td><em>int</em></td></tr>
<tr><th id="3740">3740</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getSTMUseCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getSTMUseCycle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="558ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="558ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3741">3741</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="559UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="559UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3742">3742</th><td>                                 <em>unsigned</em> <dfn class="local col0 decl" id="560UseClass" title='UseClass' data-type='unsigned int' data-ref="560UseClass">UseClass</dfn>,</td></tr>
<tr><th id="3743">3743</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="561UseIdx" title='UseIdx' data-type='unsigned int' data-ref="561UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="562UseAlign" title='UseAlign' data-type='unsigned int' data-ref="562UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3744">3744</th><td>  <em>int</em> <dfn class="local col3 decl" id="563RegNo" title='RegNo' data-type='int' data-ref="563RegNo">RegNo</dfn> = (<em>int</em>)(<a class="local col1 ref" href="#561UseIdx" title='UseIdx' data-ref="561UseIdx">UseIdx</a>+<var>1</var>) - <a class="local col9 ref" href="#559UseMCID" title='UseMCID' data-ref="559UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() + <var>1</var>;</td></tr>
<tr><th id="3745">3745</th><td>  <b>if</b> (<a class="local col3 ref" href="#563RegNo" title='RegNo' data-ref="563RegNo">RegNo</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="3746">3746</th><td>    <b>return</b> <a class="local col8 ref" href="#558ItinData" title='ItinData' data-ref="558ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col0 ref" href="#560UseClass" title='UseClass' data-ref="560UseClass">UseClass</a>, <a class="local col1 ref" href="#561UseIdx" title='UseIdx' data-ref="561UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3747">3747</th><td></td></tr>
<tr><th id="3748">3748</th><td>  <em>int</em> <dfn class="local col4 decl" id="564UseCycle" title='UseCycle' data-type='int' data-ref="564UseCycle">UseCycle</dfn>;</td></tr>
<tr><th id="3749">3749</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3750">3750</th><td>    <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> = <a class="local col3 ref" href="#563RegNo" title='RegNo' data-ref="563RegNo">RegNo</a> / <var>2</var>;</td></tr>
<tr><th id="3751">3751</th><td>    <b>if</b> (<a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> &lt; <var>2</var>)</td></tr>
<tr><th id="3752">3752</th><td>      <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> = <var>2</var>;</td></tr>
<tr><th id="3753">3753</th><td>    <i>// Read in E3.</i></td></tr>
<tr><th id="3754">3754</th><td>    <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> += <var>2</var>;</td></tr>
<tr><th id="3755">3755</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3756">3756</th><td>    <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> = (<a class="local col3 ref" href="#563RegNo" title='RegNo' data-ref="563RegNo">RegNo</a> / <var>2</var>);</td></tr>
<tr><th id="3757">3757</th><td>    <i>// If there are odd number of registers or if it's not 64-bit aligned,</i></td></tr>
<tr><th id="3758">3758</th><td><i>    // then it takes an extra AGU (Address Generation Unit) cycle.</i></td></tr>
<tr><th id="3759">3759</th><td>    <b>if</b> ((<a class="local col3 ref" href="#563RegNo" title='RegNo' data-ref="563RegNo">RegNo</a> % <var>2</var>) || <a class="local col2 ref" href="#562UseAlign" title='UseAlign' data-ref="562UseAlign">UseAlign</a> &lt; <var>8</var>)</td></tr>
<tr><th id="3760">3760</th><td>      ++<a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3761">3761</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3762">3762</th><td>    <i>// Assume the worst.</i></td></tr>
<tr><th id="3763">3763</th><td>    <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a> = <var>1</var>;</td></tr>
<tr><th id="3764">3764</th><td>  }</td></tr>
<tr><th id="3765">3765</th><td>  <b>return</b> <a class="local col4 ref" href="#564UseCycle" title='UseCycle' data-ref="564UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3766">3766</th><td>}</td></tr>
<tr><th id="3767">3767</th><td></td></tr>
<tr><th id="3768">3768</th><td><em>int</em></td></tr>
<tr><th id="3769">3769</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="565ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="565ItinData">ItinData</dfn>,</td></tr>
<tr><th id="3770">3770</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="566DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="566DefMCID">DefMCID</dfn>,</td></tr>
<tr><th id="3771">3771</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="567DefIdx" title='DefIdx' data-type='unsigned int' data-ref="567DefIdx">DefIdx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="568DefAlign" title='DefAlign' data-type='unsigned int' data-ref="568DefAlign">DefAlign</dfn>,</td></tr>
<tr><th id="3772">3772</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="569UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="569UseMCID">UseMCID</dfn>,</td></tr>
<tr><th id="3773">3773</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="570UseIdx" title='UseIdx' data-type='unsigned int' data-ref="570UseIdx">UseIdx</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="571UseAlign" title='UseAlign' data-type='unsigned int' data-ref="571UseAlign">UseAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="3774">3774</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="572DefClass" title='DefClass' data-type='unsigned int' data-ref="572DefClass">DefClass</dfn> = <a class="local col6 ref" href="#566DefMCID" title='DefMCID' data-ref="566DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3775">3775</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="573UseClass" title='UseClass' data-type='unsigned int' data-ref="573UseClass">UseClass</dfn> = <a class="local col9 ref" href="#569UseMCID" title='UseMCID' data-ref="569UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3776">3776</th><td></td></tr>
<tr><th id="3777">3777</th><td>  <b>if</b> (<a class="local col7 ref" href="#567DefIdx" title='DefIdx' data-ref="567DefIdx">DefIdx</a> &lt; <a class="local col6 ref" href="#566DefMCID" title='DefMCID' data-ref="566DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &amp;&amp; <a class="local col0 ref" href="#570UseIdx" title='UseIdx' data-ref="570UseIdx">UseIdx</a> &lt; <a class="local col9 ref" href="#569UseMCID" title='UseMCID' data-ref="569UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="3778">3778</th><td>    <b>return</b> <a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj" title='llvm::InstrItineraryData::getOperandLatency' data-ref="_ZNK4llvm18InstrItineraryData17getOperandLatencyEjjjj">getOperandLatency</a>(<a class="local col2 ref" href="#572DefClass" title='DefClass' data-ref="572DefClass">DefClass</a>, <a class="local col7 ref" href="#567DefIdx" title='DefIdx' data-ref="567DefIdx">DefIdx</a>, <a class="local col3 ref" href="#573UseClass" title='UseClass' data-ref="573UseClass">UseClass</a>, <a class="local col0 ref" href="#570UseIdx" title='UseIdx' data-ref="570UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3779">3779</th><td></td></tr>
<tr><th id="3780">3780</th><td>  <i>// This may be a def / use of a variable_ops instruction, the operand</i></td></tr>
<tr><th id="3781">3781</th><td><i>  // latency might be determinable dynamically. Let the target try to</i></td></tr>
<tr><th id="3782">3782</th><td><i>  // figure it out.</i></td></tr>
<tr><th id="3783">3783</th><td>  <em>int</em> <dfn class="local col4 decl" id="574DefCycle" title='DefCycle' data-type='int' data-ref="574DefCycle">DefCycle</dfn> = -<var>1</var>;</td></tr>
<tr><th id="3784">3784</th><td>  <em>bool</em> <dfn class="local col5 decl" id="575LdmBypass" title='LdmBypass' data-type='bool' data-ref="575LdmBypass">LdmBypass</dfn> = <b>false</b>;</td></tr>
<tr><th id="3785">3785</th><td>  <b>switch</b> (<a class="local col6 ref" href="#566DefMCID" title='DefMCID' data-ref="566DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3786">3786</th><td>  <b>default</b>:</td></tr>
<tr><th id="3787">3787</th><td>    <a class="local col4 ref" href="#574DefCycle" title='DefCycle' data-ref="574DefCycle">DefCycle</a> = <a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col2 ref" href="#572DefClass" title='DefClass' data-ref="572DefClass">DefClass</a>, <a class="local col7 ref" href="#567DefIdx" title='DefIdx' data-ref="567DefIdx">DefIdx</a>);</td></tr>
<tr><th id="3788">3788</th><td>    <b>break</b>;</td></tr>
<tr><th id="3789">3789</th><td></td></tr>
<tr><th id="3790">3790</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>:</td></tr>
<tr><th id="3791">3791</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>:</td></tr>
<tr><th id="3792">3792</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>:</td></tr>
<tr><th id="3793">3793</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="3794">3794</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>:</td></tr>
<tr><th id="3795">3795</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>:</td></tr>
<tr><th id="3796">3796</th><td>    DefCycle = getVLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign);</td></tr>
<tr><th id="3797">3797</th><td>    <b>break</b>;</td></tr>
<tr><th id="3798">3798</th><td></td></tr>
<tr><th id="3799">3799</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>:</td></tr>
<tr><th id="3800">3800</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>:</td></tr>
<tr><th id="3801">3801</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>:</td></tr>
<tr><th id="3802">3802</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>:</td></tr>
<tr><th id="3803">3803</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>:</td></tr>
<tr><th id="3804">3804</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>:</td></tr>
<tr><th id="3805">3805</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span>:</td></tr>
<tr><th id="3806">3806</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span>:</td></tr>
<tr><th id="3807">3807</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span>:</td></tr>
<tr><th id="3808">3808</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>:</td></tr>
<tr><th id="3809">3809</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>:</td></tr>
<tr><th id="3810">3810</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>:</td></tr>
<tr><th id="3811">3811</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>:</td></tr>
<tr><th id="3812">3812</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>:</td></tr>
<tr><th id="3813">3813</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>:</td></tr>
<tr><th id="3814">3814</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>:</td></tr>
<tr><th id="3815">3815</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>:</td></tr>
<tr><th id="3816">3816</th><td>    LdmBypass = <b>true</b>;</td></tr>
<tr><th id="3817">3817</th><td>    <a class="local col4 ref" href="#574DefCycle" title='DefCycle' data-ref="574DefCycle">DefCycle</a> = <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj" title='llvm::ARMBaseInstrInfo::getLDMDefCycle' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj">getLDMDefCycle</a>(<a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>, <a class="local col6 ref" href="#566DefMCID" title='DefMCID' data-ref="566DefMCID">DefMCID</a>, <a class="local col2 ref" href="#572DefClass" title='DefClass' data-ref="572DefClass">DefClass</a>, <a class="local col7 ref" href="#567DefIdx" title='DefIdx' data-ref="567DefIdx">DefIdx</a>, <a class="local col8 ref" href="#568DefAlign" title='DefAlign' data-ref="568DefAlign">DefAlign</a>);</td></tr>
<tr><th id="3818">3818</th><td>    <b>break</b>;</td></tr>
<tr><th id="3819">3819</th><td>  }</td></tr>
<tr><th id="3820">3820</th><td></td></tr>
<tr><th id="3821">3821</th><td>  <b>if</b> (<a class="local col4 ref" href="#574DefCycle" title='DefCycle' data-ref="574DefCycle">DefCycle</a> == -<var>1</var>)</td></tr>
<tr><th id="3822">3822</th><td>    <i>// We can't seem to determine the result latency of the def, assume it's 2.</i></td></tr>
<tr><th id="3823">3823</th><td>    <a class="local col4 ref" href="#574DefCycle" title='DefCycle' data-ref="574DefCycle">DefCycle</a> = <var>2</var>;</td></tr>
<tr><th id="3824">3824</th><td></td></tr>
<tr><th id="3825">3825</th><td>  <em>int</em> <dfn class="local col6 decl" id="576UseCycle" title='UseCycle' data-type='int' data-ref="576UseCycle">UseCycle</dfn> = -<var>1</var>;</td></tr>
<tr><th id="3826">3826</th><td>  <b>switch</b> (<a class="local col9 ref" href="#569UseMCID" title='UseMCID' data-ref="569UseMCID">UseMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3827">3827</th><td>  <b>default</b>:</td></tr>
<tr><th id="3828">3828</th><td>    <a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> = <a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col3 ref" href="#573UseClass" title='UseClass' data-ref="573UseClass">UseClass</a>, <a class="local col0 ref" href="#570UseIdx" title='UseIdx' data-ref="570UseIdx">UseIdx</a>);</td></tr>
<tr><th id="3829">3829</th><td>    <b>break</b>;</td></tr>
<tr><th id="3830">3830</th><td></td></tr>
<tr><th id="3831">3831</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>:</td></tr>
<tr><th id="3832">3832</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span>:</td></tr>
<tr><th id="3833">3833</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>:</td></tr>
<tr><th id="3834">3834</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="3835">3835</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>:</td></tr>
<tr><th id="3836">3836</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>:</td></tr>
<tr><th id="3837">3837</th><td>    UseCycle = getVSTMUseCycle(ItinData, UseMCID, UseClass, UseIdx, UseAlign);</td></tr>
<tr><th id="3838">3838</th><td>    <b>break</b>;</td></tr>
<tr><th id="3839">3839</th><td></td></tr>
<tr><th id="3840">3840</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>:</td></tr>
<tr><th id="3841">3841</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>:</td></tr>
<tr><th id="3842">3842</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>:</td></tr>
<tr><th id="3843">3843</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>:</td></tr>
<tr><th id="3844">3844</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>:</td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDA_UPD</span>:</td></tr>
<tr><th id="3846">3846</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>:</td></tr>
<tr><th id="3847">3847</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIB_UPD</span>:</td></tr>
<tr><th id="3848">3848</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>:</td></tr>
<tr><th id="3849">3849</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>:</td></tr>
<tr><th id="3850">3850</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>:</td></tr>
<tr><th id="3851">3851</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="3852">3852</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>:</td></tr>
<tr><th id="3853">3853</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>:</td></tr>
<tr><th id="3854">3854</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>:</td></tr>
<tr><th id="3855">3855</th><td>    UseCycle = getSTMUseCycle(ItinData, UseMCID, UseClass, UseIdx, UseAlign);</td></tr>
<tr><th id="3856">3856</th><td>    <b>break</b>;</td></tr>
<tr><th id="3857">3857</th><td>  }</td></tr>
<tr><th id="3858">3858</th><td></td></tr>
<tr><th id="3859">3859</th><td>  <b>if</b> (<a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> == -<var>1</var>)</td></tr>
<tr><th id="3860">3860</th><td>    <i>// Assume it's read in the first stage.</i></td></tr>
<tr><th id="3861">3861</th><td>    <a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> = <var>1</var>;</td></tr>
<tr><th id="3862">3862</th><td></td></tr>
<tr><th id="3863">3863</th><td>  <a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> = <a class="local col4 ref" href="#574DefCycle" title='DefCycle' data-ref="574DefCycle">DefCycle</a> - <a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> + <var>1</var>;</td></tr>
<tr><th id="3864">3864</th><td>  <b>if</b> (<a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="3865">3865</th><td>    <b>if</b> (<a class="local col5 ref" href="#575LdmBypass" title='LdmBypass' data-ref="575LdmBypass">LdmBypass</a>) {</td></tr>
<tr><th id="3866">3866</th><td>      <i>// It's a variable_ops instruction so we can't use DefIdx here. Just use</i></td></tr>
<tr><th id="3867">3867</th><td><i>      // first def operand.</i></td></tr>
<tr><th id="3868">3868</th><td>      <b>if</b> (<a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" title='llvm::InstrItineraryData::hasPipelineForwarding' data-ref="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj">hasPipelineForwarding</a>(<a class="local col2 ref" href="#572DefClass" title='DefClass' data-ref="572DefClass">DefClass</a>, <a class="local col6 ref" href="#566DefMCID" title='DefMCID' data-ref="566DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()-<var>1</var>,</td></tr>
<tr><th id="3869">3869</th><td>                                          <a class="local col3 ref" href="#573UseClass" title='UseClass' data-ref="573UseClass">UseClass</a>, <a class="local col0 ref" href="#570UseIdx" title='UseIdx' data-ref="570UseIdx">UseIdx</a>))</td></tr>
<tr><th id="3870">3870</th><td>        --<a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3871">3871</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#565ItinData" title='ItinData' data-ref="565ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj" title='llvm::InstrItineraryData::hasPipelineForwarding' data-ref="_ZNK4llvm18InstrItineraryData21hasPipelineForwardingEjjjj">hasPipelineForwarding</a>(<a class="local col2 ref" href="#572DefClass" title='DefClass' data-ref="572DefClass">DefClass</a>, <a class="local col7 ref" href="#567DefIdx" title='DefIdx' data-ref="567DefIdx">DefIdx</a>,</td></tr>
<tr><th id="3872">3872</th><td>                                               <a class="local col3 ref" href="#573UseClass" title='UseClass' data-ref="573UseClass">UseClass</a>, <a class="local col0 ref" href="#570UseIdx" title='UseIdx' data-ref="570UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="3873">3873</th><td>      --<a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3874">3874</th><td>    }</td></tr>
<tr><th id="3875">3875</th><td>  }</td></tr>
<tr><th id="3876">3876</th><td></td></tr>
<tr><th id="3877">3877</th><td>  <b>return</b> <a class="local col6 ref" href="#576UseCycle" title='UseCycle' data-ref="576UseCycle">UseCycle</a>;</td></tr>
<tr><th id="3878">3878</th><td>}</td></tr>
<tr><th id="3879">3879</th><td></td></tr>
<tr><th id="3880">3880</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_" title='getBundledDefMI' data-type='const llvm::MachineInstr * getBundledDefMI(const llvm::TargetRegisterInfo * TRI, const llvm::MachineInstr * MI, unsigned int Reg, unsigned int &amp; DefIdx, unsigned int &amp; Dist)' data-ref="_ZL15getBundledDefMIPKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrEjRjS6_">getBundledDefMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="577TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="577TRI">TRI</dfn>,</td></tr>
<tr><th id="3881">3881</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="578MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="578MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="579Reg" title='Reg' data-type='unsigned int' data-ref="579Reg">Reg</dfn>,</td></tr>
<tr><th id="3882">3882</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col0 decl" id="580DefIdx" title='DefIdx' data-type='unsigned int &amp;' data-ref="580DefIdx">DefIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="581Dist" title='Dist' data-type='unsigned int &amp;' data-ref="581Dist">Dist</dfn>) {</td></tr>
<tr><th id="3883">3883</th><td>  <a class="local col1 ref" href="#581Dist" title='Dist' data-ref="581Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="3884">3884</th><td></td></tr>
<tr><th id="3885">3885</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="582I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="582I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#578MI" title='MI' data-ref="578MI">MI</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#582I" title='I' data-ref="582I">I</a>;</td></tr>
<tr><th id="3886">3886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col3 decl" id="583II" title='II' data-type='MachineBasicBlock::const_instr_iterator' data-ref="583II">II</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col2 ref" href="#582I" title='I' data-ref="582I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>());</td></tr>
<tr><th id="3887">3887</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;isInsideBundle() &amp;&amp; &quot;Empty bundle?&quot;) ? void (0) : __assert_fail (&quot;II-&gt;isInsideBundle() &amp;&amp; \&quot;Empty bundle?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3887, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#583II" title='II' data-ref="583II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>() &amp;&amp; <q>"Empty bundle?"</q>);</td></tr>
<tr><th id="3888">3888</th><td></td></tr>
<tr><th id="3889">3889</th><td>  <em>int</em> <dfn class="local col4 decl" id="584Idx" title='Idx' data-type='int' data-ref="584Idx">Idx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="3890">3890</th><td>  <b>while</b> (<a class="local col3 ref" href="#583II" title='II' data-ref="583II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="3891">3891</th><td>    <a class="local col4 ref" href="#584Idx" title='Idx' data-ref="584Idx">Idx</a> = <a class="local col3 ref" href="#583II" title='II' data-ref="583II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col9 ref" href="#579Reg" title='Reg' data-ref="579Reg">Reg</a>, <b>false</b>, <b>true</b>, <a class="local col7 ref" href="#577TRI" title='TRI' data-ref="577TRI">TRI</a>);</td></tr>
<tr><th id="3892">3892</th><td>    <b>if</b> (<a class="local col4 ref" href="#584Idx" title='Idx' data-ref="584Idx">Idx</a> != -<var>1</var>)</td></tr>
<tr><th id="3893">3893</th><td>      <b>break</b>;</td></tr>
<tr><th id="3894">3894</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col3 ref" href="#583II" title='II' data-ref="583II">II</a>;</td></tr>
<tr><th id="3895">3895</th><td>    ++<a class="local col1 ref" href="#581Dist" title='Dist' data-ref="581Dist">Dist</a>;</td></tr>
<tr><th id="3896">3896</th><td>  }</td></tr>
<tr><th id="3897">3897</th><td></td></tr>
<tr><th id="3898">3898</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx != -1 &amp;&amp; &quot;Cannot find bundled definition!&quot;) ? void (0) : __assert_fail (&quot;Idx != -1 &amp;&amp; \&quot;Cannot find bundled definition!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3898, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#584Idx" title='Idx' data-ref="584Idx">Idx</a> != -<var>1</var> &amp;&amp; <q>"Cannot find bundled definition!"</q>);</td></tr>
<tr><th id="3899">3899</th><td>  <a class="local col0 ref" href="#580DefIdx" title='DefIdx' data-ref="580DefIdx">DefIdx</a> = <a class="local col4 ref" href="#584Idx" title='Idx' data-ref="584Idx">Idx</a>;</td></tr>
<tr><th id="3900">3900</th><td>  <b>return</b> &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#583II" title='II' data-ref="583II">II</a>;</td></tr>
<tr><th id="3901">3901</th><td>}</td></tr>
<tr><th id="3902">3902</th><td></td></tr>
<tr><th id="3903">3903</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_" title='getBundledUseMI' data-type='const llvm::MachineInstr * getBundledUseMI(const llvm::TargetRegisterInfo * TRI, const llvm::MachineInstr &amp; MI, unsigned int Reg, unsigned int &amp; UseIdx, unsigned int &amp; Dist)' data-ref="_ZL15getBundledUseMIPKN4llvm18TargetRegisterInfoERKNS_12MachineInstrEjRjS6_">getBundledUseMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="585TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="585TRI">TRI</dfn>,</td></tr>
<tr><th id="3904">3904</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="586MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="586MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="587Reg" title='Reg' data-type='unsigned int' data-ref="587Reg">Reg</dfn>,</td></tr>
<tr><th id="3905">3905</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col8 decl" id="588UseIdx" title='UseIdx' data-type='unsigned int &amp;' data-ref="588UseIdx">UseIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="589Dist" title='Dist' data-type='unsigned int &amp;' data-ref="589Dist">Dist</dfn>) {</td></tr>
<tr><th id="3906">3906</th><td>  <a class="local col9 ref" href="#589Dist" title='Dist' data-ref="589Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="3907">3907</th><td></td></tr>
<tr><th id="3908">3908</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="590II" title='II' data-type='MachineBasicBlock::const_instr_iterator' data-ref="590II">II</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="3909">3909</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II-&gt;isInsideBundle() &amp;&amp; &quot;Empty bundle?&quot;) ? void (0) : __assert_fail (&quot;II-&gt;isInsideBundle() &amp;&amp; \&quot;Empty bundle?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 3909, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>() &amp;&amp; <q>"Empty bundle?"</q>);</td></tr>
<tr><th id="3910">3910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col1 decl" id="591E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="591E">E</dfn> = <a class="local col6 ref" href="#586MI" title='MI' data-ref="586MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="3911">3911</th><td></td></tr>
<tr><th id="3912">3912</th><td>  <i>// FIXME: This doesn't properly handle multiple uses.</i></td></tr>
<tr><th id="3913">3913</th><td>  <em>int</em> <dfn class="local col2 decl" id="592Idx" title='Idx' data-type='int' data-ref="592Idx">Idx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="3914">3914</th><td>  <b>while</b> (<a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#591E" title='E' data-ref="591E">E</a> &amp;&amp; <a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="3915">3915</th><td>    <a class="local col2 ref" href="#592Idx" title='Idx' data-ref="592Idx">Idx</a> = <a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col7 ref" href="#587Reg" title='Reg' data-ref="587Reg">Reg</a>, <b>false</b>, <a class="local col5 ref" href="#585TRI" title='TRI' data-ref="585TRI">TRI</a>);</td></tr>
<tr><th id="3916">3916</th><td>    <b>if</b> (<a class="local col2 ref" href="#592Idx" title='Idx' data-ref="592Idx">Idx</a> != -<var>1</var>)</td></tr>
<tr><th id="3917">3917</th><td>      <b>break</b>;</td></tr>
<tr><th id="3918">3918</th><td>    <b>if</b> (II-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;t2IT&apos; in namespace &apos;llvm::ARM&apos;">t2IT</span>)</td></tr>
<tr><th id="3919">3919</th><td>      ++<a class="local col9 ref" href="#589Dist" title='Dist' data-ref="589Dist">Dist</a>;</td></tr>
<tr><th id="3920">3920</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a>;</td></tr>
<tr><th id="3921">3921</th><td>  }</td></tr>
<tr><th id="3922">3922</th><td></td></tr>
<tr><th id="3923">3923</th><td>  <b>if</b> (<a class="local col2 ref" href="#592Idx" title='Idx' data-ref="592Idx">Idx</a> == -<var>1</var>) {</td></tr>
<tr><th id="3924">3924</th><td>    <a class="local col9 ref" href="#589Dist" title='Dist' data-ref="589Dist">Dist</a> = <var>0</var>;</td></tr>
<tr><th id="3925">3925</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3926">3926</th><td>  }</td></tr>
<tr><th id="3927">3927</th><td></td></tr>
<tr><th id="3928">3928</th><td>  <a class="local col8 ref" href="#588UseIdx" title='UseIdx' data-ref="588UseIdx">UseIdx</a> = <a class="local col2 ref" href="#592Idx" title='Idx' data-ref="592Idx">Idx</a>;</td></tr>
<tr><th id="3929">3929</th><td>  <b>return</b> &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#590II" title='II' data-ref="590II">II</a>;</td></tr>
<tr><th id="3930">3930</th><td>}</td></tr>
<tr><th id="3931">3931</th><td></td></tr>
<tr><th id="3932">3932</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// Return the number of cycles to add to (or subtract from) the static</i></td></tr>
<tr><th id="3933">3933</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// itinerary based on the def opcode and alignment. The caller will ensure that</i></td></tr>
<tr><th id="3934">3934</th><td><i class="doc" data-doc="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">/// adjusted latency is at least one cycle.</i></td></tr>
<tr><th id="3935">3935</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-type='int adjustDefLatency(const llvm::ARMSubtarget &amp; Subtarget, const llvm::MachineInstr &amp; DefMI, const llvm::MCInstrDesc &amp; DefMCID, unsigned int DefAlign)' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="593Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget &amp;' data-ref="593Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="3936">3936</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="594DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="594DefMI">DefMI</dfn>,</td></tr>
<tr><th id="3937">3937</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="595DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="595DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="596DefAlign" title='DefAlign' data-type='unsigned int' data-ref="596DefAlign">DefAlign</dfn>) {</td></tr>
<tr><th id="3938">3938</th><td>  <em>int</em> <dfn class="local col7 decl" id="597Adjust" title='Adjust' data-type='int' data-ref="597Adjust">Adjust</dfn> = <var>0</var>;</td></tr>
<tr><th id="3939">3939</th><td>  <b>if</b> (<a class="local col3 ref" href="#593Subtarget" title='Subtarget' data-ref="593Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="local col3 ref" href="#593Subtarget" title='Subtarget' data-ref="593Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="local col3 ref" href="#593Subtarget" title='Subtarget' data-ref="593Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>()) {</td></tr>
<tr><th id="3940">3940</th><td>    <i>// FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r &lt;&lt; 2]</i></td></tr>
<tr><th id="3941">3941</th><td><i>    // variants are one cycle cheaper.</i></td></tr>
<tr><th id="3942">3942</th><td>    <b>switch</b> (<a class="local col5 ref" href="#595DefMCID" title='DefMCID' data-ref="595DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3943">3943</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3944">3944</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="3945">3945</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBrs&apos; in namespace &apos;llvm::ARM&apos;">LDRBrs</span>: {</td></tr>
<tr><th id="3946">3946</th><td>      <em>unsigned</em> ShOpVal = DefMI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3947">3947</th><td>      <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3948">3948</th><td>      <b>if</b> (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3949">3949</th><td>          (ShImm == <var>2</var> &amp;&amp; ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl))</td></tr>
<tr><th id="3950">3950</th><td>        --Adjust;</td></tr>
<tr><th id="3951">3951</th><td>      <b>break</b>;</td></tr>
<tr><th id="3952">3952</th><td>    }</td></tr>
<tr><th id="3953">3953</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:</td></tr>
<tr><th id="3954">3954</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>:</td></tr>
<tr><th id="3955">3955</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>:</td></tr>
<tr><th id="3956">3956</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>: {</td></tr>
<tr><th id="3957">3957</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="3958">3958</th><td>      <em>unsigned</em> ShAmt = DefMI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3959">3959</th><td>      <b>if</b> (ShAmt == <var>0</var> || ShAmt == <var>2</var>)</td></tr>
<tr><th id="3960">3960</th><td>        --Adjust;</td></tr>
<tr><th id="3961">3961</th><td>      <b>break</b>;</td></tr>
<tr><th id="3962">3962</th><td>    }</td></tr>
<tr><th id="3963">3963</th><td>    }</td></tr>
<tr><th id="3964">3964</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#593Subtarget" title='Subtarget' data-ref="593Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="3965">3965</th><td>    <i>// FIXME: Properly handle all of the latency adjustments for address</i></td></tr>
<tr><th id="3966">3966</th><td><i>    // writeback.</i></td></tr>
<tr><th id="3967">3967</th><td>    <b>switch</b> (<a class="local col5 ref" href="#595DefMCID" title='DefMCID' data-ref="595DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3968">3968</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3969">3969</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="3970">3970</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBrs&apos; in namespace &apos;llvm::ARM&apos;">LDRBrs</span>: {</td></tr>
<tr><th id="3971">3971</th><td>      <em>unsigned</em> ShOpVal = DefMI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3972">3972</th><td>      <em>bool</em> isSub = ARM_AM::getAM2Op(ShOpVal) == ARM_AM::sub;</td></tr>
<tr><th id="3973">3973</th><td>      <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="3974">3974</th><td>      <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3975">3975</th><td>          (ShImm == <var>0</var> ||</td></tr>
<tr><th id="3976">3976</th><td>           ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="3977">3977</th><td>            ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl)))</td></tr>
<tr><th id="3978">3978</th><td>        Adjust -= <var>2</var>;</td></tr>
<tr><th id="3979">3979</th><td>      <b>else</b> <b>if</b> (!isSub &amp;&amp;</td></tr>
<tr><th id="3980">3980</th><td>               ShImm == <var>1</var> &amp;&amp; ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsr)</td></tr>
<tr><th id="3981">3981</th><td>        --Adjust;</td></tr>
<tr><th id="3982">3982</th><td>      <b>break</b>;</td></tr>
<tr><th id="3983">3983</th><td>    }</td></tr>
<tr><th id="3984">3984</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:</td></tr>
<tr><th id="3985">3985</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>:</td></tr>
<tr><th id="3986">3986</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>:</td></tr>
<tr><th id="3987">3987</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>: {</td></tr>
<tr><th id="3988">3988</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="3989">3989</th><td>      <em>unsigned</em> ShAmt = DefMI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="3990">3990</th><td>      <b>if</b> (ShAmt == <var>0</var> || ShAmt == <var>1</var> || ShAmt == <var>2</var> || ShAmt == <var>3</var>)</td></tr>
<tr><th id="3991">3991</th><td>        Adjust -= <var>2</var>;</td></tr>
<tr><th id="3992">3992</th><td>      <b>break</b>;</td></tr>
<tr><th id="3993">3993</th><td>    }</td></tr>
<tr><th id="3994">3994</th><td>    }</td></tr>
<tr><th id="3995">3995</th><td>  }</td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td>  <b>if</b> (<a class="local col6 ref" href="#596DefAlign" title='DefAlign' data-ref="596DefAlign">DefAlign</a> &lt; <var>8</var> &amp;&amp; <a class="local col3 ref" href="#593Subtarget" title='Subtarget' data-ref="593Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" title='llvm::ARMSubtarget::checkVLDnAccessAlignment' data-ref="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv">checkVLDnAccessAlignment</a>()) {</td></tr>
<tr><th id="3998">3998</th><td>    <b>switch</b> (<a class="local col5 ref" href="#595DefMCID" title='DefMCID' data-ref="595DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3999">3999</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4000">4000</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8</span>:</td></tr>
<tr><th id="4001">4001</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16</span>:</td></tr>
<tr><th id="4002">4002</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32</span>:</td></tr>
<tr><th id="4003">4003</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>:</td></tr>
<tr><th id="4004">4004</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_fixed</span>:</td></tr>
<tr><th id="4005">4005</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_fixed</span>:</td></tr>
<tr><th id="4006">4006</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_fixed</span>:</td></tr>
<tr><th id="4007">4007</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span>:</td></tr>
<tr><th id="4008">4008</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_register</span>:</td></tr>
<tr><th id="4009">4009</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_register</span>:</td></tr>
<tr><th id="4010">4010</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_register</span>:</td></tr>
<tr><th id="4011">4011</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_register</span>:</td></tr>
<tr><th id="4012">4012</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8</span>:</td></tr>
<tr><th id="4013">4013</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16</span>:</td></tr>
<tr><th id="4014">4014</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32</span>:</td></tr>
<tr><th id="4015">4015</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8</span>:</td></tr>
<tr><th id="4016">4016</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16</span>:</td></tr>
<tr><th id="4017">4017</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32</span>:</td></tr>
<tr><th id="4018">4018</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_fixed</span>:</td></tr>
<tr><th id="4019">4019</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_fixed</span>:</td></tr>
<tr><th id="4020">4020</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_fixed</span>:</td></tr>
<tr><th id="4021">4021</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8wb_fixed</span>:</td></tr>
<tr><th id="4022">4022</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16wb_fixed</span>:</td></tr>
<tr><th id="4023">4023</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32wb_fixed</span>:</td></tr>
<tr><th id="4024">4024</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_register</span>:</td></tr>
<tr><th id="4025">4025</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_register</span>:</td></tr>
<tr><th id="4026">4026</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_register</span>:</td></tr>
<tr><th id="4027">4027</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8wb_register</span>:</td></tr>
<tr><th id="4028">4028</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16wb_register</span>:</td></tr>
<tr><th id="4029">4029</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32wb_register</span>:</td></tr>
<tr><th id="4030">4030</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8</span>:</td></tr>
<tr><th id="4031">4031</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16</span>:</td></tr>
<tr><th id="4032">4032</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32</span>:</td></tr>
<tr><th id="4033">4033</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64T</span>:</td></tr>
<tr><th id="4034">4034</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8_UPD</span>:</td></tr>
<tr><th id="4035">4035</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16_UPD</span>:</td></tr>
<tr><th id="4036">4036</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32_UPD</span>:</td></tr>
<tr><th id="4037">4037</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_fixed</span>:</td></tr>
<tr><th id="4038">4038</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Twb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_register</span>:</td></tr>
<tr><th id="4039">4039</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8_UPD</span>:</td></tr>
<tr><th id="4040">4040</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16_UPD</span>:</td></tr>
<tr><th id="4041">4041</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32_UPD</span>:</td></tr>
<tr><th id="4042">4042</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8</span>:</td></tr>
<tr><th id="4043">4043</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16</span>:</td></tr>
<tr><th id="4044">4044</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32</span>:</td></tr>
<tr><th id="4045">4045</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Q</span>:</td></tr>
<tr><th id="4046">4046</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8_UPD</span>:</td></tr>
<tr><th id="4047">4047</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16_UPD</span>:</td></tr>
<tr><th id="4048">4048</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32_UPD</span>:</td></tr>
<tr><th id="4049">4049</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span>:</td></tr>
<tr><th id="4050">4050</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_register</span>:</td></tr>
<tr><th id="4051">4051</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8_UPD</span>:</td></tr>
<tr><th id="4052">4052</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16_UPD</span>:</td></tr>
<tr><th id="4053">4053</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32_UPD</span>:</td></tr>
<tr><th id="4054">4054</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8</span>:</td></tr>
<tr><th id="4055">4055</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16</span>:</td></tr>
<tr><th id="4056">4056</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32</span>:</td></tr>
<tr><th id="4057">4057</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_fixed</span>:</td></tr>
<tr><th id="4058">4058</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_fixed</span>:</td></tr>
<tr><th id="4059">4059</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_fixed</span>:</td></tr>
<tr><th id="4060">4060</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_register</span>:</td></tr>
<tr><th id="4061">4061</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_register</span>:</td></tr>
<tr><th id="4062">4062</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_register</span>:</td></tr>
<tr><th id="4063">4063</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8</span>:</td></tr>
<tr><th id="4064">4064</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16</span>:</td></tr>
<tr><th id="4065">4065</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32</span>:</td></tr>
<tr><th id="4066">4066</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_fixed</span>:</td></tr>
<tr><th id="4067">4067</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_fixed</span>:</td></tr>
<tr><th id="4068">4068</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_fixed</span>:</td></tr>
<tr><th id="4069">4069</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_register</span>:</td></tr>
<tr><th id="4070">4070</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_register</span>:</td></tr>
<tr><th id="4071">4071</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_register</span>:</td></tr>
<tr><th id="4072">4072</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8</span>:</td></tr>
<tr><th id="4073">4073</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16</span>:</td></tr>
<tr><th id="4074">4074</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32</span>:</td></tr>
<tr><th id="4075">4075</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8_UPD</span>:</td></tr>
<tr><th id="4076">4076</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16_UPD</span>:</td></tr>
<tr><th id="4077">4077</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32_UPD</span>:</td></tr>
<tr><th id="4078">4078</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd8</span>:</td></tr>
<tr><th id="4079">4079</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd16</span>:</td></tr>
<tr><th id="4080">4080</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd32</span>:</td></tr>
<tr><th id="4081">4081</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd8_UPD</span>:</td></tr>
<tr><th id="4082">4082</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd16_UPD</span>:</td></tr>
<tr><th id="4083">4083</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd32_UPD</span>:</td></tr>
<tr><th id="4084">4084</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8</span>:</td></tr>
<tr><th id="4085">4085</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16</span>:</td></tr>
<tr><th id="4086">4086</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32</span>:</td></tr>
<tr><th id="4087">4087</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16</span>:</td></tr>
<tr><th id="4088">4088</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32</span>:</td></tr>
<tr><th id="4089">4089</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8_UPD</span>:</td></tr>
<tr><th id="4090">4090</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16_UPD</span>:</td></tr>
<tr><th id="4091">4091</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32_UPD</span>:</td></tr>
<tr><th id="4092">4092</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16_UPD</span>:</td></tr>
<tr><th id="4093">4093</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32_UPD</span>:</td></tr>
<tr><th id="4094">4094</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8</span>:</td></tr>
<tr><th id="4095">4095</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16</span>:</td></tr>
<tr><th id="4096">4096</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32</span>:</td></tr>
<tr><th id="4097">4097</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16</span>:</td></tr>
<tr><th id="4098">4098</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32</span>:</td></tr>
<tr><th id="4099">4099</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8_UPD</span>:</td></tr>
<tr><th id="4100">4100</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16_UPD</span>:</td></tr>
<tr><th id="4101">4101</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32_UPD</span>:</td></tr>
<tr><th id="4102">4102</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16_UPD</span>:</td></tr>
<tr><th id="4103">4103</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32_UPD</span>:</td></tr>
<tr><th id="4104">4104</th><td>      <i>// If the address is not 64-bit aligned, the latencies of these</i></td></tr>
<tr><th id="4105">4105</th><td><i>      // instructions increases by one.</i></td></tr>
<tr><th id="4106">4106</th><td>      ++Adjust;</td></tr>
<tr><th id="4107">4107</th><td>      <b>break</b>;</td></tr>
<tr><th id="4108">4108</th><td>    }</td></tr>
<tr><th id="4109">4109</th><td>  }</td></tr>
<tr><th id="4110">4110</th><td>  <b>return</b> <a class="local col7 ref" href="#597Adjust" title='Adjust' data-ref="597Adjust">Adjust</a>;</td></tr>
<tr><th id="4111">4111</th><td>}</td></tr>
<tr><th id="4112">4112</th><td></td></tr>
<tr><th id="4113">4113</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="598ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="598ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4114">4114</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="599DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="599DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4115">4115</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="600DefIdx" title='DefIdx' data-type='unsigned int' data-ref="600DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4116">4116</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="601UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="601UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4117">4117</th><td>                                        <em>unsigned</em> <dfn class="local col2 decl" id="602UseIdx" title='UseIdx' data-type='unsigned int' data-ref="602UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4118">4118</th><td>  <i>// No operand latency. The caller may fall back to getInstrLatency.</i></td></tr>
<tr><th id="4119">4119</th><td>  <b>if</b> (!<a class="local col8 ref" href="#598ItinData" title='ItinData' data-ref="598ItinData">ItinData</a> || <a class="local col8 ref" href="#598ItinData" title='ItinData' data-ref="598ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4120">4120</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4121">4121</th><td></td></tr>
<tr><th id="4122">4122</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="603DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="603DefMO">DefMO</dfn> = <a class="local col9 ref" href="#599DefMI" title='DefMI' data-ref="599DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#600DefIdx" title='DefIdx' data-ref="600DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4123">4123</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="604Reg" title='Reg' data-type='unsigned int' data-ref="604Reg">Reg</dfn> = <a class="local col3 ref" href="#603DefMO" title='DefMO' data-ref="603DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4124">4124</th><td></td></tr>
<tr><th id="4125">4125</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="605ResolvedDefMI" title='ResolvedDefMI' data-type='const llvm::MachineInstr *' data-ref="605ResolvedDefMI">ResolvedDefMI</dfn> = &amp;<a class="local col9 ref" href="#599DefMI" title='DefMI' data-ref="599DefMI">DefMI</a>;</td></tr>
<tr><th id="4126">4126</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="606DefAdj" title='DefAdj' data-type='unsigned int' data-ref="606DefAdj">DefAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="4127">4127</th><td>  <b>if</b> (DefMI.isBundle())</td></tr>
<tr><th id="4128">4128</th><td>    ResolvedDefMI =</td></tr>
<tr><th id="4129">4129</th><td>        <span class='error' title="no matching function for call to &apos;getBundledDefMI&apos;">getBundledDefMI</span>(&amp;getRegisterInfo(), &amp;DefMI, Reg, DefIdx, DefAdj);</td></tr>
<tr><th id="4130">4130</th><td>  <b>if</b> (<a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() ||</td></tr>
<tr><th id="4131">4131</th><td>      <a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="4132">4132</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4133">4133</th><td>  }</td></tr>
<tr><th id="4134">4134</th><td></td></tr>
<tr><th id="4135">4135</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="607ResolvedUseMI" title='ResolvedUseMI' data-type='const llvm::MachineInstr *' data-ref="607ResolvedUseMI">ResolvedUseMI</dfn> = &amp;<a class="local col1 ref" href="#601UseMI" title='UseMI' data-ref="601UseMI">UseMI</a>;</td></tr>
<tr><th id="4136">4136</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="608UseAdj" title='UseAdj' data-type='unsigned int' data-ref="608UseAdj">UseAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="4137">4137</th><td>  <b>if</b> (<a class="local col1 ref" href="#601UseMI" title='UseMI' data-ref="601UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="4138">4138</th><td>    ResolvedUseMI =</td></tr>
<tr><th id="4139">4139</th><td>        <span class='error' title="no matching function for call to &apos;getBundledUseMI&apos;">getBundledUseMI</span>(&amp;getRegisterInfo(), UseMI, Reg, UseIdx, UseAdj);</td></tr>
<tr><th id="4140">4140</th><td>    <b>if</b> (!<a class="local col7 ref" href="#607ResolvedUseMI" title='ResolvedUseMI' data-ref="607ResolvedUseMI">ResolvedUseMI</a>)</td></tr>
<tr><th id="4141">4141</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4142">4142</th><td>  }</td></tr>
<tr><th id="4143">4143</th><td></td></tr>
<tr><th id="4144">4144</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</a>(</td></tr>
<tr><th id="4145">4145</th><td>      <a class="local col8 ref" href="#598ItinData" title='ItinData' data-ref="598ItinData">ItinData</a>, *<a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>, <a class="local col0 ref" href="#600DefIdx" title='DefIdx' data-ref="600DefIdx">DefIdx</a>, <a class="local col5 ref" href="#605ResolvedDefMI" title='ResolvedDefMI' data-ref="605ResolvedDefMI">ResolvedDefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#606DefAdj" title='DefAdj' data-ref="606DefAdj">DefAdj</a>, <a class="local col3 ref" href="#603DefMO" title='DefMO' data-ref="603DefMO">DefMO</a>,</td></tr>
<tr><th id="4146">4146</th><td>      <a class="local col4 ref" href="#604Reg" title='Reg' data-ref="604Reg">Reg</a>, *<a class="local col7 ref" href="#607ResolvedUseMI" title='ResolvedUseMI' data-ref="607ResolvedUseMI">ResolvedUseMI</a>, <a class="local col2 ref" href="#602UseIdx" title='UseIdx' data-ref="602UseIdx">UseIdx</a>, <a class="local col7 ref" href="#607ResolvedUseMI" title='ResolvedUseMI' data-ref="607ResolvedUseMI">ResolvedUseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col8 ref" href="#608UseAdj" title='UseAdj' data-ref="608UseAdj">UseAdj</a>);</td></tr>
<tr><th id="4147">4147</th><td>}</td></tr>
<tr><th id="4148">4148</th><td></td></tr>
<tr><th id="4149">4149</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j" title='llvm::ARMBaseInstrInfo::getOperandLatencyImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo21getOperandLatencyImplEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjRKNS_11MCInstrDescEjRKNS_14MachineOperandEjS6_jS9_j">getOperandLatencyImpl</dfn>(</td></tr>
<tr><th id="4150">4150</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="609ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="609ItinData">ItinData</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="610DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="610DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4151">4151</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="611DefIdx" title='DefIdx' data-type='unsigned int' data-ref="611DefIdx">DefIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="612DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="612DefMCID">DefMCID</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="613DefAdj" title='DefAdj' data-type='unsigned int' data-ref="613DefAdj">DefAdj</dfn>,</td></tr>
<tr><th id="4152">4152</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="614DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="614DefMO">DefMO</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="615Reg" title='Reg' data-type='unsigned int' data-ref="615Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="616UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="616UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4153">4153</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="617UseIdx" title='UseIdx' data-type='unsigned int' data-ref="617UseIdx">UseIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="618UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="618UseMCID">UseMCID</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="619UseAdj" title='UseAdj' data-type='unsigned int' data-ref="619UseAdj">UseAdj</dfn>) <em>const</em> {</td></tr>
<tr><th id="4154">4154</th><td>  <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>) {</td></tr>
<tr><th id="4155">4155</th><td>    <b>if</b> (DefMI.getOpcode() == ARM::<span class='error' title="no member named &apos;FMSTAT&apos; in namespace &apos;llvm::ARM&apos;">FMSTAT</span>) {</td></tr>
<tr><th id="4156">4156</th><td>      <i>// fpscr -&gt; cpsr stalls over 20 cycles on A8 (and earlier?)</i></td></tr>
<tr><th id="4157">4157</th><td>      <b>return</b> <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() ? <var>1</var> : <var>20</var>;</td></tr>
<tr><th id="4158">4158</th><td>    }</td></tr>
<tr><th id="4159">4159</th><td></td></tr>
<tr><th id="4160">4160</th><td>    <i>// CPSR set and branch can be paired in the same cycle.</i></td></tr>
<tr><th id="4161">4161</th><td>    <b>if</b> (<a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="4162">4162</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4163">4163</th><td></td></tr>
<tr><th id="4164">4164</th><td>    <i>// Otherwise it takes the instruction latency (generally one).</i></td></tr>
<tr><th id="4165">4165</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="620Latency" title='Latency' data-type='unsigned int' data-ref="620Latency">Latency</dfn> = <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col9 ref" href="#609ItinData" title='ItinData' data-ref="609ItinData">ItinData</a>, <a class="local col0 ref" href="#610DefMI" title='DefMI' data-ref="610DefMI">DefMI</a>);</td></tr>
<tr><th id="4166">4166</th><td></td></tr>
<tr><th id="4167">4167</th><td>    <i>// For Thumb2 and -Os, prefer scheduling CPSR setting instruction close to</i></td></tr>
<tr><th id="4168">4168</th><td><i>    // its uses. Instructions which are otherwise scheduled between them may</i></td></tr>
<tr><th id="4169">4169</th><td><i>    // incur a code size penalty (not able to use the CPSR setting 16-bit</i></td></tr>
<tr><th id="4170">4170</th><td><i>    // instructions).</i></td></tr>
<tr><th id="4171">4171</th><td>    <b>if</b> (<a class="local col0 ref" href="#620Latency" title='Latency' data-ref="620Latency">Latency</a> &gt; <var>0</var> &amp;&amp; <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>()) {</td></tr>
<tr><th id="4172">4172</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="621MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="621MF">MF</dfn> = <a class="local col0 ref" href="#610DefMI" title='DefMI' data-ref="610DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4173">4173</th><td>      <i>// FIXME: Use Function::hasOptSize().</i></td></tr>
<tr><th id="4174">4174</th><td>      <b>if</b> (MF-&gt;getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;OptimizeForSize&apos; in &apos;llvm::Attribute&apos;">OptimizeForSize</span>))</td></tr>
<tr><th id="4175">4175</th><td>        --<a class="local col0 ref" href="#620Latency" title='Latency' data-ref="620Latency">Latency</a>;</td></tr>
<tr><th id="4176">4176</th><td>    }</td></tr>
<tr><th id="4177">4177</th><td>    <b>return</b> <a class="local col0 ref" href="#620Latency" title='Latency' data-ref="620Latency">Latency</a>;</td></tr>
<tr><th id="4178">4178</th><td>  }</td></tr>
<tr><th id="4179">4179</th><td></td></tr>
<tr><th id="4180">4180</th><td>  <b>if</b> (<a class="local col4 ref" href="#614DefMO" title='DefMO' data-ref="614DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#617UseIdx" title='UseIdx' data-ref="617UseIdx">UseIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="4181">4181</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="4182">4182</th><td></td></tr>
<tr><th id="4183">4183</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="622DefAlign" title='DefAlign' data-type='unsigned int' data-ref="622DefAlign">DefAlign</dfn> = <a class="local col0 ref" href="#610DefMI" title='DefMI' data-ref="610DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()</td></tr>
<tr><th id="4184">4184</th><td>                          ? (*<a class="local col0 ref" href="#610DefMI" title='DefMI' data-ref="610DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>()</td></tr>
<tr><th id="4185">4185</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4186">4186</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="623UseAlign" title='UseAlign' data-type='unsigned int' data-ref="623UseAlign">UseAlign</dfn> = <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()</td></tr>
<tr><th id="4187">4187</th><td>                          ? (*<a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>()</td></tr>
<tr><th id="4188">4188</th><td>                          : <var>0</var>;</td></tr>
<tr><th id="4189">4189</th><td></td></tr>
<tr><th id="4190">4190</th><td>  <i>// Get the itinerary's latency if possible, and handle variable_ops.</i></td></tr>
<tr><th id="4191">4191</th><td>  <em>int</em> <dfn class="local col4 decl" id="624Latency" title='Latency' data-type='int' data-ref="624Latency">Latency</dfn> = <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</a>(<a class="local col9 ref" href="#609ItinData" title='ItinData' data-ref="609ItinData">ItinData</a>, <a class="local col2 ref" href="#612DefMCID" title='DefMCID' data-ref="612DefMCID">DefMCID</a>, <a class="local col1 ref" href="#611DefIdx" title='DefIdx' data-ref="611DefIdx">DefIdx</a>, <a class="local col2 ref" href="#622DefAlign" title='DefAlign' data-ref="622DefAlign">DefAlign</a>, <a class="local col8 ref" href="#618UseMCID" title='UseMCID' data-ref="618UseMCID">UseMCID</a>,</td></tr>
<tr><th id="4192">4192</th><td>                                  <a class="local col7 ref" href="#617UseIdx" title='UseIdx' data-ref="617UseIdx">UseIdx</a>, <a class="local col3 ref" href="#623UseAlign" title='UseAlign' data-ref="623UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4193">4193</th><td>  <i>// Unable to find operand latency. The caller may resort to getInstrLatency.</i></td></tr>
<tr><th id="4194">4194</th><td>  <b>if</b> (<a class="local col4 ref" href="#624Latency" title='Latency' data-ref="624Latency">Latency</a> &lt; <var>0</var>)</td></tr>
<tr><th id="4195">4195</th><td>    <b>return</b> <a class="local col4 ref" href="#624Latency" title='Latency' data-ref="624Latency">Latency</a>;</td></tr>
<tr><th id="4196">4196</th><td></td></tr>
<tr><th id="4197">4197</th><td>  <i>// Adjust for IT block position.</i></td></tr>
<tr><th id="4198">4198</th><td>  <em>int</em> <dfn class="local col5 decl" id="625Adj" title='Adj' data-type='int' data-ref="625Adj">Adj</dfn> = <a class="local col3 ref" href="#613DefAdj" title='DefAdj' data-ref="613DefAdj">DefAdj</a> + <a class="local col9 ref" href="#619UseAdj" title='UseAdj' data-ref="619UseAdj">UseAdj</a>;</td></tr>
<tr><th id="4199">4199</th><td></td></tr>
<tr><th id="4200">4200</th><td>  <i>// Adjust for dynamic def-side opcode variants not captured by the itinerary.</i></td></tr>
<tr><th id="4201">4201</th><td>  <a class="local col5 ref" href="#625Adj" title='Adj' data-ref="625Adj">Adj</a> += <a class="tu ref" href="#_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-use='c' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</a>(<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>, <a class="local col0 ref" href="#610DefMI" title='DefMI' data-ref="610DefMI">DefMI</a>, <a class="local col2 ref" href="#612DefMCID" title='DefMCID' data-ref="612DefMCID">DefMCID</a>, <a class="local col2 ref" href="#622DefAlign" title='DefAlign' data-ref="622DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4202">4202</th><td>  <b>if</b> (<a class="local col5 ref" href="#625Adj" title='Adj' data-ref="625Adj">Adj</a> &gt;= <var>0</var> || (<em>int</em>)<a class="local col4 ref" href="#624Latency" title='Latency' data-ref="624Latency">Latency</a> &gt; -<a class="local col5 ref" href="#625Adj" title='Adj' data-ref="625Adj">Adj</a>) {</td></tr>
<tr><th id="4203">4203</th><td>    <b>return</b> <a class="local col4 ref" href="#624Latency" title='Latency' data-ref="624Latency">Latency</a> + <a class="local col5 ref" href="#625Adj" title='Adj' data-ref="625Adj">Adj</a>;</td></tr>
<tr><th id="4204">4204</th><td>  }</td></tr>
<tr><th id="4205">4205</th><td>  <i>// Return the itinerary latency, which may be zero but not less than zero.</i></td></tr>
<tr><th id="4206">4206</th><td>  <b>return</b> <a class="local col4 ref" href="#624Latency" title='Latency' data-ref="624Latency">Latency</a>;</td></tr>
<tr><th id="4207">4207</th><td>}</td></tr>
<tr><th id="4208">4208</th><td></td></tr>
<tr><th id="4209">4209</th><td><em>int</em></td></tr>
<tr><th id="4210">4210</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="626ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="626ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4211">4211</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="627DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="627DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="628DefIdx" title='DefIdx' data-type='unsigned int' data-ref="628DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4212">4212</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="629UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="629UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="630UseIdx" title='UseIdx' data-type='unsigned int' data-ref="630UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4213">4213</th><td>  <b>if</b> (!<a class="local col7 ref" href="#627DefNode" title='DefNode' data-ref="627DefNode">DefNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="4214">4214</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4215">4215</th><td></td></tr>
<tr><th id="4216">4216</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="631DefMCID" title='DefMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="631DefMCID">DefMCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(DefNode-&gt;getMachineOpcode());</td></tr>
<tr><th id="4217">4217</th><td></td></tr>
<tr><th id="4218">4218</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;isZeroCost&apos;">isZeroCost</span>(DefMCID.Opcode))</td></tr>
<tr><th id="4219">4219</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4220">4220</th><td></td></tr>
<tr><th id="4221">4221</th><td>  <b>if</b> (!<a class="local col6 ref" href="#626ItinData" title='ItinData' data-ref="626ItinData">ItinData</a> || <a class="local col6 ref" href="#626ItinData" title='ItinData' data-ref="626ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4222">4222</th><td>    <b>return</b> <a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <var>3</var> : <var>1</var>;</td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td>  <b>if</b> (!<a class="local col9 ref" href="#629UseNode" title='UseNode' data-ref="629UseNode">UseNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="4225">4225</th><td>    <em>int</em> <dfn class="local col2 decl" id="632Latency" title='Latency' data-type='int' data-ref="632Latency">Latency</dfn> = <a class="local col6 ref" href="#626ItinData" title='ItinData' data-ref="626ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>(), <a class="local col8 ref" href="#628DefIdx" title='DefIdx' data-ref="628DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4226">4226</th><td>    <em>int</em> <dfn class="local col3 decl" id="633Adj" title='Adj' data-type='int' data-ref="633Adj">Adj</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv" title='llvm::ARMSubtarget::getPreISelOperandLatencyAdjustment' data-ref="_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv">getPreISelOperandLatencyAdjustment</a>();</td></tr>
<tr><th id="4227">4227</th><td>    <em>int</em> <dfn class="local col4 decl" id="634Threshold" title='Threshold' data-type='int' data-ref="634Threshold">Threshold</dfn> = <var>1</var> + <a class="local col3 ref" href="#633Adj" title='Adj' data-ref="633Adj">Adj</a>;</td></tr>
<tr><th id="4228">4228</th><td>    <b>return</b> <a class="local col2 ref" href="#632Latency" title='Latency' data-ref="632Latency">Latency</a> &lt;= <a class="local col4 ref" href="#634Threshold" title='Threshold' data-ref="634Threshold">Threshold</a> ? <var>1</var> : <a class="local col2 ref" href="#632Latency" title='Latency' data-ref="632Latency">Latency</a> - <a class="local col3 ref" href="#633Adj" title='Adj' data-ref="633Adj">Adj</a>;</td></tr>
<tr><th id="4229">4229</th><td>  }</td></tr>
<tr><th id="4230">4230</th><td></td></tr>
<tr><th id="4231">4231</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="635UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="635UseMCID">UseMCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(UseNode-&gt;getMachineOpcode());</td></tr>
<tr><th id="4232">4232</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col6 decl" id="636DefMN" title='DefMN' data-type='const llvm::MachineSDNode *' data-ref="636DefMN">DefMN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col7 ref" href="#627DefNode" title='DefNode' data-ref="627DefNode">DefNode</a>);</td></tr>
<tr><th id="4233">4233</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637DefAlign" title='DefAlign' data-type='unsigned int' data-ref="637DefAlign">DefAlign</dfn> = !<a class="local col6 ref" href="#636DefMN" title='DefMN' data-ref="636DefMN">DefMN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_emptyEv" title='llvm::MachineSDNode::memoperands_empty' data-ref="_ZNK4llvm13MachineSDNode17memoperands_emptyEv">memoperands_empty</a>()</td></tr>
<tr><th id="4234">4234</th><td>    ? (*<a class="local col6 ref" href="#636DefMN" title='DefMN' data-ref="636DefMN">DefMN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_beginEv" title='llvm::MachineSDNode::memoperands_begin' data-ref="_ZNK4llvm13MachineSDNode17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>() : <var>0</var>;</td></tr>
<tr><th id="4235">4235</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col8 decl" id="638UseMN" title='UseMN' data-type='const llvm::MachineSDNode *' data-ref="638UseMN">UseMN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col9 ref" href="#629UseNode" title='UseNode' data-ref="629UseNode">UseNode</a>);</td></tr>
<tr><th id="4236">4236</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="639UseAlign" title='UseAlign' data-type='unsigned int' data-ref="639UseAlign">UseAlign</dfn> = !<a class="local col8 ref" href="#638UseMN" title='UseMN' data-ref="638UseMN">UseMN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_emptyEv" title='llvm::MachineSDNode::memoperands_empty' data-ref="_ZNK4llvm13MachineSDNode17memoperands_emptyEv">memoperands_empty</a>()</td></tr>
<tr><th id="4237">4237</th><td>    ? (*<a class="local col8 ref" href="#638UseMN" title='UseMN' data-ref="638UseMN">UseMN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_beginEv" title='llvm::MachineSDNode::memoperands_begin' data-ref="_ZNK4llvm13MachineSDNode17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>() : <var>0</var>;</td></tr>
<tr><th id="4238">4238</th><td>  <em>int</em> <dfn class="local col0 decl" id="640Latency" title='Latency' data-type='int' data-ref="640Latency">Latency</dfn> = <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj" title='llvm::ARMBaseInstrInfo::getOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj">getOperandLatency</a>(<a class="local col6 ref" href="#626ItinData" title='ItinData' data-ref="626ItinData">ItinData</a>, <a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>, <a class="local col8 ref" href="#628DefIdx" title='DefIdx' data-ref="628DefIdx">DefIdx</a>, <a class="local col7 ref" href="#637DefAlign" title='DefAlign' data-ref="637DefAlign">DefAlign</a>,</td></tr>
<tr><th id="4239">4239</th><td>                                  <a class="local col5 ref" href="#635UseMCID" title='UseMCID' data-ref="635UseMCID">UseMCID</a>, <a class="local col0 ref" href="#630UseIdx" title='UseIdx' data-ref="630UseIdx">UseIdx</a>, <a class="local col9 ref" href="#639UseAlign" title='UseAlign' data-ref="639UseAlign">UseAlign</a>);</td></tr>
<tr><th id="4240">4240</th><td></td></tr>
<tr><th id="4241">4241</th><td>  <b>if</b> (<a class="local col0 ref" href="#640Latency" title='Latency' data-ref="640Latency">Latency</a> &gt; <var>1</var> &amp;&amp;</td></tr>
<tr><th id="4242">4242</th><td>      (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>() || <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() ||</td></tr>
<tr><th id="4243">4243</th><td>       <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</a>())) {</td></tr>
<tr><th id="4244">4244</th><td>    <i>// FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r &lt;&lt; 2]</i></td></tr>
<tr><th id="4245">4245</th><td><i>    // variants are one cycle cheaper.</i></td></tr>
<tr><th id="4246">4246</th><td>    <b>switch</b> (<a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4247">4247</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4248">4248</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="4249">4249</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBrs&apos; in namespace &apos;llvm::ARM&apos;">LDRBrs</span>: {</td></tr>
<tr><th id="4250">4250</th><td>      <em>unsigned</em> ShOpVal =</td></tr>
<tr><th id="4251">4251</th><td>        cast&lt;ConstantSDNode&gt;(DefNode-&gt;getOperand(<var>2</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="4252">4252</th><td>      <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="4253">4253</th><td>      <b>if</b> (ShImm == <var>0</var> ||</td></tr>
<tr><th id="4254">4254</th><td>          (ShImm == <var>2</var> &amp;&amp; ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl))</td></tr>
<tr><th id="4255">4255</th><td>        --Latency;</td></tr>
<tr><th id="4256">4256</th><td>      <b>break</b>;</td></tr>
<tr><th id="4257">4257</th><td>    }</td></tr>
<tr><th id="4258">4258</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:</td></tr>
<tr><th id="4259">4259</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>:</td></tr>
<tr><th id="4260">4260</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>:</td></tr>
<tr><th id="4261">4261</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>: {</td></tr>
<tr><th id="4262">4262</th><td>      <i>// Thumb2 mode: lsl only.</i></td></tr>
<tr><th id="4263">4263</th><td>      <em>unsigned</em> ShAmt =</td></tr>
<tr><th id="4264">4264</th><td>        cast&lt;ConstantSDNode&gt;(DefNode-&gt;getOperand(<var>2</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="4265">4265</th><td>      <b>if</b> (ShAmt == <var>0</var> || ShAmt == <var>2</var>)</td></tr>
<tr><th id="4266">4266</th><td>        --Latency;</td></tr>
<tr><th id="4267">4267</th><td>      <b>break</b>;</td></tr>
<tr><th id="4268">4268</th><td>    }</td></tr>
<tr><th id="4269">4269</th><td>    }</td></tr>
<tr><th id="4270">4270</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#628DefIdx" title='DefIdx' data-ref="628DefIdx">DefIdx</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#640Latency" title='Latency' data-ref="640Latency">Latency</a> &gt; <var>2</var> &amp;&amp; <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) {</td></tr>
<tr><th id="4271">4271</th><td>    <i>// FIXME: Properly handle all of the latency adjustments for address</i></td></tr>
<tr><th id="4272">4272</th><td><i>    // writeback.</i></td></tr>
<tr><th id="4273">4273</th><td>    <b>switch</b> (<a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4274">4274</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4275">4275</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRrs&apos; in namespace &apos;llvm::ARM&apos;">LDRrs</span>:</td></tr>
<tr><th id="4276">4276</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRBrs&apos; in namespace &apos;llvm::ARM&apos;">LDRBrs</span>: {</td></tr>
<tr><th id="4277">4277</th><td>      <em>unsigned</em> ShOpVal =</td></tr>
<tr><th id="4278">4278</th><td>        cast&lt;ConstantSDNode&gt;(DefNode-&gt;getOperand(<var>2</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="4279">4279</th><td>      <em>unsigned</em> ShImm = ARM_AM::getAM2Offset(ShOpVal);</td></tr>
<tr><th id="4280">4280</th><td>      <b>if</b> (ShImm == <var>0</var> ||</td></tr>
<tr><th id="4281">4281</th><td>          ((ShImm == <var>1</var> || ShImm == <var>2</var> || ShImm == <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="4282">4282</th><td>           ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsl))</td></tr>
<tr><th id="4283">4283</th><td>        Latency -= <var>2</var>;</td></tr>
<tr><th id="4284">4284</th><td>      <b>else</b> <b>if</b> (ShImm == <var>1</var> &amp;&amp; ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsr)</td></tr>
<tr><th id="4285">4285</th><td>        --Latency;</td></tr>
<tr><th id="4286">4286</th><td>      <b>break</b>;</td></tr>
<tr><th id="4287">4287</th><td>    }</td></tr>
<tr><th id="4288">4288</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:</td></tr>
<tr><th id="4289">4289</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>:</td></tr>
<tr><th id="4290">4290</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>:</td></tr>
<tr><th id="4291">4291</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>:</td></tr>
<tr><th id="4292">4292</th><td>      <i>// Thumb2 mode: lsl 0-3 only.</i></td></tr>
<tr><th id="4293">4293</th><td>      Latency -= <var>2</var>;</td></tr>
<tr><th id="4294">4294</th><td>      <b>break</b>;</td></tr>
<tr><th id="4295">4295</th><td>    }</td></tr>
<tr><th id="4296">4296</th><td>  }</td></tr>
<tr><th id="4297">4297</th><td></td></tr>
<tr><th id="4298">4298</th><td>  <b>if</b> (<a class="local col7 ref" href="#637DefAlign" title='DefAlign' data-ref="637DefAlign">DefAlign</a> &lt; <var>8</var> &amp;&amp; <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" title='llvm::ARMSubtarget::checkVLDnAccessAlignment' data-ref="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv">checkVLDnAccessAlignment</a>())</td></tr>
<tr><th id="4299">4299</th><td>    <b>switch</b> (<a class="local col1 ref" href="#631DefMCID" title='DefMCID' data-ref="631DefMCID">DefMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4300">4300</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4301">4301</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8</span>:</td></tr>
<tr><th id="4302">4302</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16</span>:</td></tr>
<tr><th id="4303">4303</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32</span>:</td></tr>
<tr><th id="4304">4304</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>:</td></tr>
<tr><th id="4305">4305</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_register</span>:</td></tr>
<tr><th id="4306">4306</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_register</span>:</td></tr>
<tr><th id="4307">4307</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_register</span>:</td></tr>
<tr><th id="4308">4308</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_register</span>:</td></tr>
<tr><th id="4309">4309</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_fixed</span>:</td></tr>
<tr><th id="4310">4310</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_fixed</span>:</td></tr>
<tr><th id="4311">4311</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_fixed</span>:</td></tr>
<tr><th id="4312">4312</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span>:</td></tr>
<tr><th id="4313">4313</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8</span>:</td></tr>
<tr><th id="4314">4314</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16</span>:</td></tr>
<tr><th id="4315">4315</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32</span>:</td></tr>
<tr><th id="4316">4316</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8Pseudo</span>:</td></tr>
<tr><th id="4317">4317</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16Pseudo</span>:</td></tr>
<tr><th id="4318">4318</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32Pseudo</span>:</td></tr>
<tr><th id="4319">4319</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_fixed</span>:</td></tr>
<tr><th id="4320">4320</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_fixed</span>:</td></tr>
<tr><th id="4321">4321</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_fixed</span>:</td></tr>
<tr><th id="4322">4322</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span>:</td></tr>
<tr><th id="4323">4323</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span>:</td></tr>
<tr><th id="4324">4324</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span>:</td></tr>
<tr><th id="4325">4325</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_register</span>:</td></tr>
<tr><th id="4326">4326</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_register</span>:</td></tr>
<tr><th id="4327">4327</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_register</span>:</td></tr>
<tr><th id="4328">4328</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_register</span>:</td></tr>
<tr><th id="4329">4329</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_register</span>:</td></tr>
<tr><th id="4330">4330</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_register</span>:</td></tr>
<tr><th id="4331">4331</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo</span>:</td></tr>
<tr><th id="4332">4332</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo</span>:</td></tr>
<tr><th id="4333">4333</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo</span>:</td></tr>
<tr><th id="4334">4334</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8TPseudo</span>:</td></tr>
<tr><th id="4335">4335</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16TPseudo</span>:</td></tr>
<tr><th id="4336">4336</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32TPseudo</span>:</td></tr>
<tr><th id="4337">4337</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span>:</td></tr>
<tr><th id="4338">4338</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span>:</td></tr>
<tr><th id="4339">4339</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_register</span>:</td></tr>
<tr><th id="4340">4340</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo_UPD</span>:</td></tr>
<tr><th id="4341">4341</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo_UPD</span>:</td></tr>
<tr><th id="4342">4342</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo_UPD</span>:</td></tr>
<tr><th id="4343">4343</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8Pseudo_UPD</span>:</td></tr>
<tr><th id="4344">4344</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16Pseudo_UPD</span>:</td></tr>
<tr><th id="4345">4345</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32Pseudo_UPD</span>:</td></tr>
<tr><th id="4346">4346</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo</span>:</td></tr>
<tr><th id="4347">4347</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo</span>:</td></tr>
<tr><th id="4348">4348</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo</span>:</td></tr>
<tr><th id="4349">4349</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="4350">4350</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="4351">4351</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="4352">4352</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo</span>:</td></tr>
<tr><th id="4353">4353</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo</span>:</td></tr>
<tr><th id="4354">4354</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo</span>:</td></tr>
<tr><th id="4355">4355</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>:</td></tr>
<tr><th id="4356">4356</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>:</td></tr>
<tr><th id="4357">4357</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>:</td></tr>
<tr><th id="4358">4358</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span>:</td></tr>
<tr><th id="4359">4359</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span>:</td></tr>
<tr><th id="4360">4360</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_register</span>:</td></tr>
<tr><th id="4361">4361</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighQPseudo</span>:</td></tr>
<tr><th id="4362">4362</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowQPseudo_UPD</span>:</td></tr>
<tr><th id="4363">4363</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighTPseudo</span>:</td></tr>
<tr><th id="4364">4364</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowTPseudo_UPD</span>:</td></tr>
<tr><th id="4365">4365</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighQPseudo</span>:</td></tr>
<tr><th id="4366">4366</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowQPseudo_UPD</span>:</td></tr>
<tr><th id="4367">4367</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighTPseudo</span>:</td></tr>
<tr><th id="4368">4368</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowTPseudo_UPD</span>:</td></tr>
<tr><th id="4369">4369</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighQPseudo</span>:</td></tr>
<tr><th id="4370">4370</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowQPseudo_UPD</span>:</td></tr>
<tr><th id="4371">4371</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighTPseudo</span>:</td></tr>
<tr><th id="4372">4372</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowTPseudo_UPD</span>:</td></tr>
<tr><th id="4373">4373</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighQPseudo</span>:</td></tr>
<tr><th id="4374">4374</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowQPseudo_UPD</span>:</td></tr>
<tr><th id="4375">4375</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighTPseudo</span>:</td></tr>
<tr><th id="4376">4376</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowTPseudo_UPD</span>:</td></tr>
<tr><th id="4377">4377</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo_UPD</span>:</td></tr>
<tr><th id="4378">4378</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo_UPD</span>:</td></tr>
<tr><th id="4379">4379</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo_UPD</span>:</td></tr>
<tr><th id="4380">4380</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8Pseudo_UPD</span>:</td></tr>
<tr><th id="4381">4381</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16Pseudo_UPD</span>:</td></tr>
<tr><th id="4382">4382</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32Pseudo_UPD</span>:</td></tr>
<tr><th id="4383">4383</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo</span>:</td></tr>
<tr><th id="4384">4384</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo</span>:</td></tr>
<tr><th id="4385">4385</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo</span>:</td></tr>
<tr><th id="4386">4386</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="4387">4387</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="4388">4388</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="4389">4389</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8</span>:</td></tr>
<tr><th id="4390">4390</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16</span>:</td></tr>
<tr><th id="4391">4391</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32</span>:</td></tr>
<tr><th id="4392">4392</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_fixed</span>:</td></tr>
<tr><th id="4393">4393</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_fixed</span>:</td></tr>
<tr><th id="4394">4394</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_fixed</span>:</td></tr>
<tr><th id="4395">4395</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_register</span>:</td></tr>
<tr><th id="4396">4396</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_register</span>:</td></tr>
<tr><th id="4397">4397</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_register</span>:</td></tr>
<tr><th id="4398">4398</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8</span>:</td></tr>
<tr><th id="4399">4399</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16</span>:</td></tr>
<tr><th id="4400">4400</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32</span>:</td></tr>
<tr><th id="4401">4401</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_fixed</span>:</td></tr>
<tr><th id="4402">4402</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_fixed</span>:</td></tr>
<tr><th id="4403">4403</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_fixed</span>:</td></tr>
<tr><th id="4404">4404</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_register</span>:</td></tr>
<tr><th id="4405">4405</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_register</span>:</td></tr>
<tr><th id="4406">4406</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_register</span>:</td></tr>
<tr><th id="4407">4407</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="4408">4408</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8OddPseudo</span>:</td></tr>
<tr><th id="4409">4409</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="4410">4410</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16OddPseudo</span>:</td></tr>
<tr><th id="4411">4411</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="4412">4412</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32OddPseudo</span>:</td></tr>
<tr><th id="4413">4413</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="4414">4414</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8OddPseudo</span>:</td></tr>
<tr><th id="4415">4415</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="4416">4416</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16OddPseudo</span>:</td></tr>
<tr><th id="4417">4417</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="4418">4418</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32OddPseudo</span>:</td></tr>
<tr><th id="4419">4419</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo</span>:</td></tr>
<tr><th id="4420">4420</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo</span>:</td></tr>
<tr><th id="4421">4421</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo</span>:</td></tr>
<tr><th id="4422">4422</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo_UPD</span>:</td></tr>
<tr><th id="4423">4423</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo_UPD</span>:</td></tr>
<tr><th id="4424">4424</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo_UPD</span>:</td></tr>
<tr><th id="4425">4425</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="4426">4426</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8OddPseudo</span>:</td></tr>
<tr><th id="4427">4427</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="4428">4428</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16OddPseudo</span>:</td></tr>
<tr><th id="4429">4429</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="4430">4430</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32OddPseudo</span>:</td></tr>
<tr><th id="4431">4431</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo</span>:</td></tr>
<tr><th id="4432">4432</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo</span>:</td></tr>
<tr><th id="4433">4433</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo</span>:</td></tr>
<tr><th id="4434">4434</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo_UPD</span>:</td></tr>
<tr><th id="4435">4435</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="4436">4436</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="4437">4437</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo</span>:</td></tr>
<tr><th id="4438">4438</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo</span>:</td></tr>
<tr><th id="4439">4439</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo</span>:</td></tr>
<tr><th id="4440">4440</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo</span>:</td></tr>
<tr><th id="4441">4441</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo</span>:</td></tr>
<tr><th id="4442">4442</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="4443">4443</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="4444">4444</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="4445">4445</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="4446">4446</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="4447">4447</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo</span>:</td></tr>
<tr><th id="4448">4448</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo</span>:</td></tr>
<tr><th id="4449">4449</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo</span>:</td></tr>
<tr><th id="4450">4450</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo</span>:</td></tr>
<tr><th id="4451">4451</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo</span>:</td></tr>
<tr><th id="4452">4452</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="4453">4453</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="4454">4454</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="4456">4456</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="4457">4457</th><td>      <i>// If the address is not 64-bit aligned, the latencies of these</i></td></tr>
<tr><th id="4458">4458</th><td><i>      // instructions increases by one.</i></td></tr>
<tr><th id="4459">4459</th><td>      ++Latency;</td></tr>
<tr><th id="4460">4460</th><td>      <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>    }</td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td>  <b>return</b> <a class="local col0 ref" href="#640Latency" title='Latency' data-ref="640Latency">Latency</a>;</td></tr>
<tr><th id="4464">4464</th><td>}</td></tr>
<tr><th id="4465">4465</th><td></td></tr>
<tr><th id="4466">4466</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getPredicationCost' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="641MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="641MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4467">4467</th><td>  <b>if</b> (<a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="4468">4468</th><td>      <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="4469">4469</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4470">4470</th><td></td></tr>
<tr><th id="4471">4471</th><td>  <b>if</b> (<a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="4472">4472</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4473">4473</th><td></td></tr>
<tr><th id="4474">4474</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="642MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="642MCID">MCID</dfn> = <a class="local col1 ref" href="#641MI" title='MI' data-ref="641MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td>  <b>if</b> (MCID.isCall() || (MCID.hasImplicitDefOfPhysReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>) &amp;&amp;</td></tr>
<tr><th id="4477">4477</th><td>                        !Subtarget.cheapPredicableCPSRDef())) {</td></tr>
<tr><th id="4478">4478</th><td>    <i>// When predicated, CPSR is an additional source operand for CPSR updating</i></td></tr>
<tr><th id="4479">4479</th><td><i>    // instructions, this apparently increases their latencies.</i></td></tr>
<tr><th id="4480">4480</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4481">4481</th><td>  }</td></tr>
<tr><th id="4482">4482</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4483">4483</th><td>}</td></tr>
<tr><th id="4484">4484</th><td></td></tr>
<tr><th id="4485">4485</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="643ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="643ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4486">4486</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="644MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="644MI">MI</dfn>,</td></tr>
<tr><th id="4487">4487</th><td>                                           <em>unsigned</em> *<dfn class="local col5 decl" id="645PredCost" title='PredCost' data-type='unsigned int *' data-ref="645PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="4488">4488</th><td>  <b>if</b> (<a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="4489">4489</th><td>      <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="4490">4490</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4491">4491</th><td></td></tr>
<tr><th id="4492">4492</th><td>  <i>// An instruction scheduler typically runs on unbundled instructions, however</i></td></tr>
<tr><th id="4493">4493</th><td><i>  // other passes may query the latency of a bundled instruction.</i></td></tr>
<tr><th id="4494">4494</th><td>  <b>if</b> (<a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="4495">4495</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="646Latency" title='Latency' data-type='unsigned int' data-ref="646Latency">Latency</dfn> = <var>0</var>;</td></tr>
<tr><th id="4496">4496</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col7 decl" id="647I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="647I">I</dfn> = <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="4497">4497</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col8 decl" id="648E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="648E">E</dfn> = <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="4498">4498</th><td>    <b>while</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#647I" title='I' data-ref="647I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#648E" title='E' data-ref="648E">E</a> &amp;&amp; <a class="local col7 ref" href="#647I" title='I' data-ref="647I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="4499">4499</th><td>      <b>if</b> (I-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;t2IT&apos; in namespace &apos;llvm::ARM&apos;">t2IT</span>)</td></tr>
<tr><th id="4500">4500</th><td>        <a class="local col6 ref" href="#646Latency" title='Latency' data-ref="646Latency">Latency</a> += <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>, <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#647I" title='I' data-ref="647I">I</a>, <a class="local col5 ref" href="#645PredCost" title='PredCost' data-ref="645PredCost">PredCost</a>);</td></tr>
<tr><th id="4501">4501</th><td>    }</td></tr>
<tr><th id="4502">4502</th><td>    <b>return</b> <a class="local col6 ref" href="#646Latency" title='Latency' data-ref="646Latency">Latency</a>;</td></tr>
<tr><th id="4503">4503</th><td>  }</td></tr>
<tr><th id="4504">4504</th><td></td></tr>
<tr><th id="4505">4505</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="649MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="649MCID">MCID</dfn> = <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="4506">4506</th><td>  <b>if</b> (PredCost &amp;&amp; (MCID.isCall() || (MCID.hasImplicitDefOfPhysReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>) &amp;&amp;</td></tr>
<tr><th id="4507">4507</th><td>                                     !Subtarget.cheapPredicableCPSRDef()))) {</td></tr>
<tr><th id="4508">4508</th><td>    <i>// When predicated, CPSR is an additional source operand for CPSR updating</i></td></tr>
<tr><th id="4509">4509</th><td><i>    // instructions, this apparently increases their latencies.</i></td></tr>
<tr><th id="4510">4510</th><td>    *<a class="local col5 ref" href="#645PredCost" title='PredCost' data-ref="645PredCost">PredCost</a> = <var>1</var>;</td></tr>
<tr><th id="4511">4511</th><td>  }</td></tr>
<tr><th id="4512">4512</th><td>  <i>// Be sure to call getStageLatency for an empty itinerary in case it has a</i></td></tr>
<tr><th id="4513">4513</th><td><i>  // valid MinLatency property.</i></td></tr>
<tr><th id="4514">4514</th><td>  <b>if</b> (!<a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>)</td></tr>
<tr><th id="4515">4515</th><td>    <b>return</b> <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ? <var>3</var> : <var>1</var>;</td></tr>
<tr><th id="4516">4516</th><td></td></tr>
<tr><th id="4517">4517</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="650Class" title='Class' data-type='unsigned int' data-ref="650Class">Class</dfn> = <a class="local col9 ref" href="#649MCID" title='MCID' data-ref="649MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td>  <i>// For instructions with variable uops, use uops as latency.</i></td></tr>
<tr><th id="4520">4520</th><td>  <b>if</b> (!<a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>() &amp;&amp; <a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col0 ref" href="#650Class" title='Class' data-ref="650Class">Class</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="4521">4521</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</a>(<a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>, <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>);</td></tr>
<tr><th id="4522">4522</th><td></td></tr>
<tr><th id="4523">4523</th><td>  <i>// For the common case, fall back on the itinerary's latency.</i></td></tr>
<tr><th id="4524">4524</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="651Latency" title='Latency' data-type='unsigned int' data-ref="651Latency">Latency</dfn> = <a class="local col3 ref" href="#643ItinData" title='ItinData' data-ref="643ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getStageLatencyEj" title='llvm::InstrItineraryData::getStageLatency' data-ref="_ZNK4llvm18InstrItineraryData15getStageLatencyEj">getStageLatency</a>(<a class="local col0 ref" href="#650Class" title='Class' data-ref="650Class">Class</a>);</td></tr>
<tr><th id="4525">4525</th><td></td></tr>
<tr><th id="4526">4526</th><td>  <i>// Adjust for dynamic def-side opcode variants not captured by the itinerary.</i></td></tr>
<tr><th id="4527">4527</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="652DefAlign" title='DefAlign' data-type='unsigned int' data-ref="652DefAlign">DefAlign</dfn> =</td></tr>
<tr><th id="4528">4528</th><td>      <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() ? (*<a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>() : <var>0</var>;</td></tr>
<tr><th id="4529">4529</th><td>  <em>int</em> <dfn class="local col3 decl" id="653Adj" title='Adj' data-type='int' data-ref="653Adj">Adj</dfn> = <a class="tu ref" href="#_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj" title='adjustDefLatency' data-use='c' data-ref="_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj">adjustDefLatency</a>(<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>, <a class="local col4 ref" href="#644MI" title='MI' data-ref="644MI">MI</a>, <a class="local col9 ref" href="#649MCID" title='MCID' data-ref="649MCID">MCID</a>, <a class="local col2 ref" href="#652DefAlign" title='DefAlign' data-ref="652DefAlign">DefAlign</a>);</td></tr>
<tr><th id="4530">4530</th><td>  <b>if</b> (<a class="local col3 ref" href="#653Adj" title='Adj' data-ref="653Adj">Adj</a> &gt;= <var>0</var> || (<em>int</em>)<a class="local col1 ref" href="#651Latency" title='Latency' data-ref="651Latency">Latency</a> &gt; -<a class="local col3 ref" href="#653Adj" title='Adj' data-ref="653Adj">Adj</a>) {</td></tr>
<tr><th id="4531">4531</th><td>    <b>return</b> <a class="local col1 ref" href="#651Latency" title='Latency' data-ref="651Latency">Latency</a> + <a class="local col3 ref" href="#653Adj" title='Adj' data-ref="653Adj">Adj</a>;</td></tr>
<tr><th id="4532">4532</th><td>  }</td></tr>
<tr><th id="4533">4533</th><td>  <b>return</b> <a class="local col1 ref" href="#651Latency" title='Latency' data-ref="651Latency">Latency</a>;</td></tr>
<tr><th id="4534">4534</th><td>}</td></tr>
<tr><th id="4535">4535</th><td></td></tr>
<tr><th id="4536">4536</th><td><em>int</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::ARMBaseInstrInfo::getInstrLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="654ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="654ItinData">ItinData</dfn>,</td></tr>
<tr><th id="4537">4537</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="655Node" title='Node' data-type='llvm::SDNode *' data-ref="655Node">Node</dfn>) <em>const</em> {</td></tr>
<tr><th id="4538">4538</th><td>  <b>if</b> (!<a class="local col5 ref" href="#655Node" title='Node' data-ref="655Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="4539">4539</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4540">4540</th><td></td></tr>
<tr><th id="4541">4541</th><td>  <b>if</b> (!<a class="local col4 ref" href="#654ItinData" title='ItinData' data-ref="654ItinData">ItinData</a> || <a class="local col4 ref" href="#654ItinData" title='ItinData' data-ref="654ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4542">4542</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="4543">4543</th><td></td></tr>
<tr><th id="4544">4544</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="656Opcode" title='Opcode' data-type='unsigned int' data-ref="656Opcode">Opcode</dfn> = <a class="local col5 ref" href="#655Node" title='Node' data-ref="655Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="4545">4545</th><td>  <b>switch</b> (<a class="local col6 ref" href="#656Opcode" title='Opcode' data-ref="656Opcode">Opcode</a>) {</td></tr>
<tr><th id="4546">4546</th><td>  <b>default</b>:</td></tr>
<tr><th id="4547">4547</th><td>    <b>return</b> ItinData-&gt;getStageLatency(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode).getSchedClass());</td></tr>
<tr><th id="4548">4548</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMQIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMQIA</span>:</td></tr>
<tr><th id="4549">4549</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMQIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMQIA</span>:</td></tr>
<tr><th id="4550">4550</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="4551">4551</th><td>  }</td></tr>
<tr><th id="4552">4552</th><td>}</td></tr>
<tr><th id="4553">4553</th><td></td></tr>
<tr><th id="4554">4554</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::ARMBaseInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col7 decl" id="657SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="657SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="4555">4555</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="658MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="658MRI">MRI</dfn>,</td></tr>
<tr><th id="4556">4556</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="659DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="659DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4557">4557</th><td>                                             <em>unsigned</em> <dfn class="local col0 decl" id="660DefIdx" title='DefIdx' data-type='unsigned int' data-ref="660DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="4558">4558</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="661UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="661UseMI">UseMI</dfn>,</td></tr>
<tr><th id="4559">4559</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="662UseIdx" title='UseIdx' data-type='unsigned int' data-ref="662UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4560">4560</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="663DDomain" title='DDomain' data-type='unsigned int' data-ref="663DDomain">DDomain</dfn> = <a class="local col9 ref" href="#659DefMI" title='DefMI' data-ref="659DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4561">4561</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="664UDomain" title='UDomain' data-type='unsigned int' data-ref="664UDomain">UDomain</dfn> = <a class="local col1 ref" href="#661UseMI" title='UseMI' data-ref="661UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4562">4562</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv" title='llvm::ARMSubtarget::nonpipelinedVFP' data-ref="_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv">nonpipelinedVFP</a>() &amp;&amp;</td></tr>
<tr><th id="4563">4563</th><td>      (<a class="local col3 ref" href="#663DDomain" title='DDomain' data-ref="663DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP">DomainVFP</a> || <a class="local col4 ref" href="#664UDomain" title='UDomain' data-ref="664UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP">DomainVFP</a>))</td></tr>
<tr><th id="4564">4564</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4565">4565</th><td></td></tr>
<tr><th id="4566">4566</th><td>  <i>// Hoist VFP / NEON instructions with 4 or higher latency.</i></td></tr>
<tr><th id="4567">4567</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="665Latency" title='Latency' data-type='unsigned int' data-ref="665Latency">Latency</dfn> =</td></tr>
<tr><th id="4568">4568</th><td>      <a class="local col7 ref" href="#657SchedModel" title='SchedModel' data-ref="657SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" title='llvm::TargetSchedModel::computeOperandLatency' data-ref="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j">computeOperandLatency</a>(&amp;<a class="local col9 ref" href="#659DefMI" title='DefMI' data-ref="659DefMI">DefMI</a>, <a class="local col0 ref" href="#660DefIdx" title='DefIdx' data-ref="660DefIdx">DefIdx</a>, &amp;<a class="local col1 ref" href="#661UseMI" title='UseMI' data-ref="661UseMI">UseMI</a>, <a class="local col2 ref" href="#662UseIdx" title='UseIdx' data-ref="662UseIdx">UseIdx</a>);</td></tr>
<tr><th id="4569">4569</th><td>  <b>if</b> (<a class="local col5 ref" href="#665Latency" title='Latency' data-ref="665Latency">Latency</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="4570">4570</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4571">4571</th><td>  <b>return</b> <a class="local col3 ref" href="#663DDomain" title='DDomain' data-ref="663DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP">DomainVFP</a> || <a class="local col3 ref" href="#663DDomain" title='DDomain' data-ref="663DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON">DomainNEON</a> ||</td></tr>
<tr><th id="4572">4572</th><td>         <a class="local col4 ref" href="#664UDomain" title='UDomain' data-ref="664UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP">DomainVFP</a> || <a class="local col4 ref" href="#664UDomain" title='UDomain' data-ref="664UDomain">UDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON">DomainNEON</a>;</td></tr>
<tr><th id="4573">4573</th><td>}</td></tr>
<tr><th id="4574">4574</th><td></td></tr>
<tr><th id="4575">4575</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col6 decl" id="666SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="666SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="4576">4576</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="667DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="667DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4577">4577</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="668DefIdx" title='DefIdx' data-type='unsigned int' data-ref="668DefIdx">DefIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4578">4578</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="669ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="669ItinData">ItinData</dfn> = <a class="local col6 ref" href="#666SchedModel" title='SchedModel' data-ref="666SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="4579">4579</th><td>  <b>if</b> (!<a class="local col9 ref" href="#669ItinData" title='ItinData' data-ref="669ItinData">ItinData</a> || <a class="local col9 ref" href="#669ItinData" title='ItinData' data-ref="669ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>())</td></tr>
<tr><th id="4580">4580</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4581">4581</th><td></td></tr>
<tr><th id="4582">4582</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670DDomain" title='DDomain' data-type='unsigned int' data-ref="670DDomain">DDomain</dfn> = <a class="local col7 ref" href="#667DefMI" title='DefMI' data-ref="667DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4583">4583</th><td>  <b>if</b> (<a class="local col0 ref" href="#670DDomain" title='DDomain' data-ref="670DDomain">DDomain</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainGeneral" title='llvm::ARMII::DomainGeneral' data-ref="llvm::ARMII::DomainGeneral">DomainGeneral</a>) {</td></tr>
<tr><th id="4584">4584</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="671DefClass" title='DefClass' data-type='unsigned int' data-ref="671DefClass">DefClass</dfn> = <a class="local col7 ref" href="#667DefMI" title='DefMI' data-ref="667DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="4585">4585</th><td>    <em>int</em> <dfn class="local col2 decl" id="672DefCycle" title='DefCycle' data-type='int' data-ref="672DefCycle">DefCycle</dfn> = <a class="local col9 ref" href="#669ItinData" title='ItinData' data-ref="669ItinData">ItinData</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col1 ref" href="#671DefClass" title='DefClass' data-ref="671DefClass">DefClass</a>, <a class="local col8 ref" href="#668DefIdx" title='DefIdx' data-ref="668DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4586">4586</th><td>    <b>return</b> (<a class="local col2 ref" href="#672DefCycle" title='DefCycle' data-ref="672DefCycle">DefCycle</a> != -<var>1</var> &amp;&amp; <a class="local col2 ref" href="#672DefCycle" title='DefCycle' data-ref="672DefCycle">DefCycle</a> &lt;= <var>2</var>);</td></tr>
<tr><th id="4587">4587</th><td>  }</td></tr>
<tr><th id="4588">4588</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4589">4589</th><td>}</td></tr>
<tr><th id="4590">4590</th><td></td></tr>
<tr><th id="4591">4591</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::ARMBaseInstrInfo::verifyInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="673MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="673MI">MI</dfn>,</td></tr>
<tr><th id="4592">4592</th><td>                                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col4 decl" id="674ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="674ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="4593">4593</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm24convertAddSubFlagsOpcodeEj" title='llvm::convertAddSubFlagsOpcode' data-ref="_ZN4llvm24convertAddSubFlagsOpcodeEj">convertAddSubFlagsOpcode</a>(<a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="4594">4594</th><td>    <a class="local col4 ref" href="#674ErrInfo" title='ErrInfo' data-ref="674ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Pseudo flag setting opcodes only exist in Selection DAG"</q>;</td></tr>
<tr><th id="4595">4595</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4596">4596</th><td>  }</td></tr>
<tr><th id="4597">4597</th><td>  <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span> &amp;&amp; !Subtarget.hasV6Ops()) {</td></tr>
<tr><th id="4598">4598</th><td>    <i>// Make sure we don't generate a lo-lo mov that isn't supported.</i></td></tr>
<tr><th id="4599">4599</th><td>    <b>if</b> (!ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(MI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="4600">4600</th><td>        !ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(MI.getOperand(<var>1</var>).getReg())) {</td></tr>
<tr><th id="4601">4601</th><td>      <a class="local col4 ref" href="#674ErrInfo" title='ErrInfo' data-ref="674ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Non-flag-setting Thumb1 mov is v6-only"</q>;</td></tr>
<tr><th id="4602">4602</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4603">4603</th><td>    }</td></tr>
<tr><th id="4604">4604</th><td>  }</td></tr>
<tr><th id="4605">4605</th><td>  <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span> ||</td></tr>
<tr><th id="4606">4606</th><td>      MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span> ||</td></tr>
<tr><th id="4607">4607</th><td>      MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>) {</td></tr>
<tr><th id="4608">4608</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="675i" title='i' data-type='int' data-ref="675i">i</dfn> = <var>2</var>, <dfn class="local col6 decl" id="676e" title='e' data-type='int' data-ref="676e">e</dfn> = <a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#675i" title='i' data-ref="675i">i</a> &lt; <a class="local col6 ref" href="#676e" title='e' data-ref="676e">e</a>; ++<a class="local col5 ref" href="#675i" title='i' data-ref="675i">i</a>) {</td></tr>
<tr><th id="4609">4609</th><td>      <b>if</b> (<a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#675i" title='i' data-ref="675i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() ||</td></tr>
<tr><th id="4610">4610</th><td>          !<a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#675i" title='i' data-ref="675i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4611">4611</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4612">4612</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="677Reg" title='Reg' data-type='unsigned int' data-ref="677Reg">Reg</dfn> = <a class="local col3 ref" href="#673MI" title='MI' data-ref="673MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#675i" title='i' data-ref="675i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4613">4613</th><td>      <b>if</b> (Reg &lt; ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span> || Reg &gt; ARM::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::ARM&apos;">R7</span>) {</td></tr>
<tr><th id="4614">4614</th><td>        <b>if</b> (!(MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span> &amp;&amp; Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) &amp;&amp;</td></tr>
<tr><th id="4615">4615</th><td>            !(MI.getOpcode() == ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span> &amp;&amp; Reg == ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)) {</td></tr>
<tr><th id="4616">4616</th><td>          <a class="local col4 ref" href="#674ErrInfo" title='ErrInfo' data-ref="674ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Unsupported register in Thumb1 push/pop"</q>;</td></tr>
<tr><th id="4617">4617</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4618">4618</th><td>        }</td></tr>
<tr><th id="4619">4619</th><td>      }</td></tr>
<tr><th id="4620">4620</th><td>    }</td></tr>
<tr><th id="4621">4621</th><td>  }</td></tr>
<tr><th id="4622">4622</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4623">4623</th><td>}</td></tr>
<tr><th id="4624">4624</th><td></td></tr>
<tr><th id="4625">4625</th><td><i>// LoadStackGuard has so far only been implemented for MachO. Different code</i></td></tr>
<tr><th id="4626">4626</th><td><i>// sequence is needed for other targets.</i></td></tr>
<tr><th id="4627">4627</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="678MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="678MI">MI</dfn>,</td></tr>
<tr><th id="4628">4628</th><td>                                                <em>unsigned</em> <dfn class="local col9 decl" id="679LoadImmOpc" title='LoadImmOpc' data-type='unsigned int' data-ref="679LoadImmOpc">LoadImmOpc</dfn>,</td></tr>
<tr><th id="4629">4629</th><td>                                                <em>unsigned</em> <dfn class="local col0 decl" id="680LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="680LoadOpc">LoadOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="4630">4630</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Subtarget.isROPI() &amp;&amp; !Subtarget.isRWPI() &amp;&amp; &quot;ROPI/RWPI not currently supported with stack guard&quot;) ? void (0) : __assert_fail (&quot;!Subtarget.isROPI() &amp;&amp; !Subtarget.isRWPI() &amp;&amp; \&quot;ROPI/RWPI not currently supported with stack guard\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</a>() &amp;&amp; !<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</a>() &amp;&amp;</td></tr>
<tr><th id="4631">4631</th><td>         <q>"ROPI/RWPI not currently supported with stack guard"</q>);</td></tr>
<tr><th id="4632">4632</th><td></td></tr>
<tr><th id="4633">4633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="681MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="681MBB">MBB</dfn> = *<a class="local col8 ref" href="#678MI" title='MI' data-ref="678MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4634">4634</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="682DL" title='DL' data-type='llvm::DebugLoc' data-ref="682DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#678MI" title='MI' data-ref="678MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4635">4635</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="683Reg" title='Reg' data-type='unsigned int' data-ref="683Reg">Reg</dfn> = <a class="local col8 ref" href="#678MI" title='MI' data-ref="678MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4636">4636</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="684GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="684GV">GV</dfn> =</td></tr>
<tr><th id="4637">4637</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;((*<a class="local col8 ref" href="#678MI" title='MI' data-ref="678MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="4638">4638</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="685MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="685MIB">MIB</dfn>;</td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td>  BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoadImmOpc), Reg)</td></tr>
<tr><th id="4641">4641</th><td>      .addGlobalAddress(GV, <var>0</var>, ARMII::MO_NONLAZY);</td></tr>
<tr><th id="4642">4642</th><td></td></tr>
<tr><th id="4643">4643</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</a>(<a class="local col4 ref" href="#684GV" title='GV' data-ref="684GV">GV</a>)) {</td></tr>
<tr><th id="4644">4644</th><td>    MIB = BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoadOpc), Reg);</td></tr>
<tr><th id="4645">4645</th><td>    <a class="local col5 ref" href="#685MIB" title='MIB' data-ref="685MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#683Reg" title='Reg' data-ref="683Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4646">4646</th><td>    <em>auto</em> <dfn class="local col6 decl" id="686Flags" title='Flags' data-type='llvm::MachineMemOperand::Flags' data-ref="686Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4647">4647</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4648">4648</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>;</td></tr>
<tr><th id="4649">4649</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="687MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="687MMO">MMO</dfn> = <a class="local col1 ref" href="#681MBB" title='MBB' data-ref="681MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="4650">4650</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'>*<a class="local col1 ref" href="#681MBB" title='MBB' data-ref="681MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>), <a class="local col6 ref" href="#686Flags" title='Flags' data-ref="686Flags">Flags</a>, <var>4</var>, <var>4</var>);</td></tr>
<tr><th id="4651">4651</th><td>    MIB.addMemOperand(MMO).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4652">4652</th><td>  }</td></tr>
<tr><th id="4653">4653</th><td></td></tr>
<tr><th id="4654">4654</th><td>  MIB = BuildMI(MBB, MI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoadOpc), Reg);</td></tr>
<tr><th id="4655">4655</th><td>  MIB.addReg(Reg, RegState::Kill)</td></tr>
<tr><th id="4656">4656</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="4657">4657</th><td>      .cloneMemRefs(*MI)</td></tr>
<tr><th id="4658">4658</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4659">4659</th><td>}</td></tr>
<tr><th id="4660">4660</th><td></td></tr>
<tr><th id="4661">4661</th><td><em>bool</em></td></tr>
<tr><th id="4662">4662</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEjRjS1_RbS2_">isFpMLxInstruction</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="688Opcode" title='Opcode' data-type='unsigned int' data-ref="688Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="689MulOpc" title='MulOpc' data-type='unsigned int &amp;' data-ref="689MulOpc">MulOpc</dfn>,</td></tr>
<tr><th id="4663">4663</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col0 decl" id="690AddSubOpc" title='AddSubOpc' data-type='unsigned int &amp;' data-ref="690AddSubOpc">AddSubOpc</dfn>,</td></tr>
<tr><th id="4664">4664</th><td>                                     <em>bool</em> &amp;<dfn class="local col1 decl" id="691NegAcc" title='NegAcc' data-type='bool &amp;' data-ref="691NegAcc">NegAcc</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="692HasLane" title='HasLane' data-type='bool &amp;' data-ref="692HasLane">HasLane</dfn>) <em>const</em> {</td></tr>
<tr><th id="4665">4665</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col3 decl" id="693I" title='I' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="693I">I</dfn> = MLxEntryMap.find(Opcode);</td></tr>
<tr><th id="4666">4666</th><td>  <b>if</b> (I == MLxEntryMap.end())</td></tr>
<tr><th id="4667">4667</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4668">4668</th><td></td></tr>
<tr><th id="4669">4669</th><td>  <em>const</em> <a class="type" href="#ARM_MLxEntry" title='ARM_MLxEntry' data-ref="ARM_MLxEntry">ARM_MLxEntry</a> &amp;<dfn class="local col4 decl" id="694Entry" title='Entry' data-type='const ARM_MLxEntry &amp;' data-ref="694Entry">Entry</dfn> = <a class="tu ref" href="#ARM_MLxTable" title='ARM_MLxTable' data-use='r' data-ref="ARM_MLxTable">ARM_MLxTable</a>[<a class="local col3 ref" href="#693I" title='I' data-ref="693I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>];</td></tr>
<tr><th id="4670">4670</th><td>  <a class="local col9 ref" href="#689MulOpc" title='MulOpc' data-ref="689MulOpc">MulOpc</a> = <a class="local col4 ref" href="#694Entry" title='Entry' data-ref="694Entry">Entry</a>.<a class="tu ref" href="#ARM_MLxEntry::MulOpc" title='ARM_MLxEntry::MulOpc' data-use='r' data-ref="ARM_MLxEntry::MulOpc">MulOpc</a>;</td></tr>
<tr><th id="4671">4671</th><td>  <a class="local col0 ref" href="#690AddSubOpc" title='AddSubOpc' data-ref="690AddSubOpc">AddSubOpc</a> = <a class="local col4 ref" href="#694Entry" title='Entry' data-ref="694Entry">Entry</a>.<a class="tu ref" href="#ARM_MLxEntry::AddSubOpc" title='ARM_MLxEntry::AddSubOpc' data-use='r' data-ref="ARM_MLxEntry::AddSubOpc">AddSubOpc</a>;</td></tr>
<tr><th id="4672">4672</th><td>  <a class="local col1 ref" href="#691NegAcc" title='NegAcc' data-ref="691NegAcc">NegAcc</a> = <a class="local col4 ref" href="#694Entry" title='Entry' data-ref="694Entry">Entry</a>.<a class="tu ref" href="#ARM_MLxEntry::NegAcc" title='ARM_MLxEntry::NegAcc' data-use='r' data-ref="ARM_MLxEntry::NegAcc">NegAcc</a>;</td></tr>
<tr><th id="4673">4673</th><td>  <a class="local col2 ref" href="#692HasLane" title='HasLane' data-ref="692HasLane">HasLane</a> = <a class="local col4 ref" href="#694Entry" title='Entry' data-ref="694Entry">Entry</a>.<a class="tu ref" href="#ARM_MLxEntry::HasLane" title='ARM_MLxEntry::HasLane' data-use='r' data-ref="ARM_MLxEntry::HasLane">HasLane</a>;</td></tr>
<tr><th id="4674">4674</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4675">4675</th><td>}</td></tr>
<tr><th id="4676">4676</th><td></td></tr>
<tr><th id="4677">4677</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4678">4678</th><td><i>// Execution domains.</i></td></tr>
<tr><th id="4679">4679</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4680">4680</th><td><i>//</i></td></tr>
<tr><th id="4681">4681</th><td><i>// Some instructions go down the NEON pipeline, some go down the VFP pipeline,</i></td></tr>
<tr><th id="4682">4682</th><td><i>// and some can go down both.  The vmov instructions go down the VFP pipeline,</i></td></tr>
<tr><th id="4683">4683</th><td><i>// but they can be changed to vorr equivalents that are executed by the NEON</i></td></tr>
<tr><th id="4684">4684</th><td><i>// pipeline.</i></td></tr>
<tr><th id="4685">4685</th><td><i>//</i></td></tr>
<tr><th id="4686">4686</th><td><i>// We use the following execution domain numbering:</i></td></tr>
<tr><th id="4687">4687</th><td><i>//</i></td></tr>
<tr><th id="4688">4688</th><td><b>enum</b> <dfn class="type def" id="ARMExeDomain" title='ARMExeDomain' data-ref="ARMExeDomain">ARMExeDomain</dfn> {</td></tr>
<tr><th id="4689">4689</th><td>  <dfn class="enum" id="ARMExeDomain::ExeGeneric" title='ARMExeDomain::ExeGeneric' data-ref="ARMExeDomain::ExeGeneric">ExeGeneric</dfn> = <var>0</var>,</td></tr>
<tr><th id="4690">4690</th><td>  <dfn class="enum" id="ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</dfn> = <var>1</var>,</td></tr>
<tr><th id="4691">4691</th><td>  <dfn class="enum" id="ARMExeDomain::ExeNEON" title='ARMExeDomain::ExeNEON' data-ref="ARMExeDomain::ExeNEON">ExeNEON</dfn> = <var>2</var></td></tr>
<tr><th id="4692">4692</th><td>};</td></tr>
<tr><th id="4693">4693</th><td></td></tr>
<tr><th id="4694">4694</th><td><i>//</i></td></tr>
<tr><th id="4695">4695</th><td><i>// Also see ARMInstrFormats.td and Domain* enums in ARMBaseInfo.h</i></td></tr>
<tr><th id="4696">4696</th><td><i>//</i></td></tr>
<tr><th id="4697">4697</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="4698">4698</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::getExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="695MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="695MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4699">4699</th><td>  <i>// If we don't have access to NEON instructions then we won't be able</i></td></tr>
<tr><th id="4700">4700</th><td><i>  // to swizzle anything to the NEON domain. Check to make sure.</i></td></tr>
<tr><th id="4701">4701</th><td>  <b>if</b> (<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()) {</td></tr>
<tr><th id="4702">4702</th><td>    <i>// VMOVD, VMOVRS and VMOVSR are VFP instructions, but can be changed to NEON</i></td></tr>
<tr><th id="4703">4703</th><td><i>    // if they are not predicated.</i></td></tr>
<tr><th id="4704">4704</th><td>    <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span> &amp;&amp; !isPredicated(MI))</td></tr>
<tr><th id="4705">4705</th><td>      <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</a>, (<var>1</var> &lt;&lt; <a class="enum" href="#ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</a>) | (<var>1</var> &lt;&lt; <a class="enum" href="#ARMExeDomain::ExeNEON" title='ARMExeDomain::ExeNEON' data-ref="ARMExeDomain::ExeNEON">ExeNEON</a>));</td></tr>
<tr><th id="4706">4706</th><td></td></tr>
<tr><th id="4707">4707</th><td>    <i>// CortexA9 is particularly picky about mixing the two and wants these</i></td></tr>
<tr><th id="4708">4708</th><td><i>    // converted.</i></td></tr>
<tr><th id="4709">4709</th><td>    <b>if</b> (Subtarget.useNEONForFPMovs() &amp;&amp; !isPredicated(MI) &amp;&amp;</td></tr>
<tr><th id="4710">4710</th><td>        (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span> || MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;">VMOVSR</span> ||</td></tr>
<tr><th id="4711">4711</th><td>         MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VMOVS&apos; in namespace &apos;llvm::ARM&apos;">VMOVS</span>))</td></tr>
<tr><th id="4712">4712</th><td>      <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</a>, (<var>1</var> &lt;&lt; <a class="enum" href="#ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</a>) | (<var>1</var> &lt;&lt; <a class="enum" href="#ARMExeDomain::ExeNEON" title='ARMExeDomain::ExeNEON' data-ref="ARMExeDomain::ExeNEON">ExeNEON</a>));</td></tr>
<tr><th id="4713">4713</th><td>  }</td></tr>
<tr><th id="4714">4714</th><td>  <i>// No other instructions can be swizzled, so just determine their domain.</i></td></tr>
<tr><th id="4715">4715</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="696Domain" title='Domain' data-type='unsigned int' data-ref="696Domain">Domain</dfn> = <a class="local col5 ref" href="#695MI" title='MI' data-ref="695MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>;</td></tr>
<tr><th id="4716">4716</th><td></td></tr>
<tr><th id="4717">4717</th><td>  <b>if</b> (<a class="local col6 ref" href="#696Domain" title='Domain' data-ref="696Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON">DomainNEON</a>)</td></tr>
<tr><th id="4718">4718</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeNEON" title='ARMExeDomain::ExeNEON' data-ref="ARMExeDomain::ExeNEON">ExeNEON</a>, <var>0</var>);</td></tr>
<tr><th id="4719">4719</th><td></td></tr>
<tr><th id="4720">4720</th><td>  <i>// Certain instructions can go either way on Cortex-A8.</i></td></tr>
<tr><th id="4721">4721</th><td><i>  // Treat them as NEON instructions.</i></td></tr>
<tr><th id="4722">4722</th><td>  <b>if</b> ((<a class="local col6 ref" href="#696Domain" title='Domain' data-ref="696Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEONA8" title='llvm::ARMII::DomainNEONA8' data-ref="llvm::ARMII::DomainNEONA8">DomainNEONA8</a>) &amp;&amp; <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</a>())</td></tr>
<tr><th id="4723">4723</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeNEON" title='ARMExeDomain::ExeNEON' data-ref="ARMExeDomain::ExeNEON">ExeNEON</a>, <var>0</var>);</td></tr>
<tr><th id="4724">4724</th><td></td></tr>
<tr><th id="4725">4725</th><td>  <b>if</b> (<a class="local col6 ref" href="#696Domain" title='Domain' data-ref="696Domain">Domain</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainVFP" title='llvm::ARMII::DomainVFP' data-ref="llvm::ARMII::DomainVFP">DomainVFP</a>)</td></tr>
<tr><th id="4726">4726</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeVFP" title='ARMExeDomain::ExeVFP' data-ref="ARMExeDomain::ExeVFP">ExeVFP</a>, <var>0</var>);</td></tr>
<tr><th id="4727">4727</th><td></td></tr>
<tr><th id="4728">4728</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="enum" href="#ARMExeDomain::ExeGeneric" title='ARMExeDomain::ExeGeneric' data-ref="ARMExeDomain::ExeGeneric">ExeGeneric</a>, <var>0</var>);</td></tr>
<tr><th id="4729">4729</th><td>}</td></tr>
<tr><th id="4730">4730</th><td></td></tr>
<tr><th id="4731">4731</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj" title='getCorrespondingDRegAndLane' data-type='unsigned int getCorrespondingDRegAndLane(const llvm::TargetRegisterInfo * TRI, unsigned int SReg, unsigned int &amp; Lane)' data-ref="_ZL27getCorrespondingDRegAndLanePKN4llvm18TargetRegisterInfoEjRj">getCorrespondingDRegAndLane</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="697TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="697TRI">TRI</dfn>,</td></tr>
<tr><th id="4732">4732</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="698SReg" title='SReg' data-type='unsigned int' data-ref="698SReg">SReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="699Lane" title='Lane' data-type='unsigned int &amp;' data-ref="699Lane">Lane</dfn>) {</td></tr>
<tr><th id="4733">4733</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="700DReg" title='DReg' data-type='unsigned int' data-ref="700DReg">DReg</dfn> = TRI-&gt;getMatchingSuperReg(SReg, ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>, &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="4734">4734</th><td>  <a class="local col9 ref" href="#699Lane" title='Lane' data-ref="699Lane">Lane</a> = <var>0</var>;</td></tr>
<tr><th id="4735">4735</th><td></td></tr>
<tr><th id="4736">4736</th><td>  <b>if</b> (DReg != ARM::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::ARM&apos;">NoRegister</span>)</td></tr>
<tr><th id="4737">4737</th><td>   <b>return</b> <a class="local col0 ref" href="#700DReg" title='DReg' data-ref="700DReg">DReg</a>;</td></tr>
<tr><th id="4738">4738</th><td></td></tr>
<tr><th id="4739">4739</th><td>  <a class="local col9 ref" href="#699Lane" title='Lane' data-ref="699Lane">Lane</a> = <var>1</var>;</td></tr>
<tr><th id="4740">4740</th><td>  DReg = TRI-&gt;getMatchingSuperReg(SReg, ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>, &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="4741">4741</th><td></td></tr>
<tr><th id="4742">4742</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DReg &amp;&amp; &quot;S-register with no D super-register?&quot;) ? void (0) : __assert_fail (&quot;DReg &amp;&amp; \&quot;S-register with no D super-register?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4742, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#700DReg" title='DReg' data-ref="700DReg">DReg</a> &amp;&amp; <q>"S-register with no D super-register?"</q>);</td></tr>
<tr><th id="4743">4743</th><td>  <b>return</b> <a class="local col0 ref" href="#700DReg" title='DReg' data-ref="700DReg">DReg</a>;</td></tr>
<tr><th id="4744">4744</th><td>}</td></tr>
<tr><th id="4745">4745</th><td></td></tr>
<tr><th id="4746">4746</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane,</i></td></tr>
<tr><th id="4747">4747</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// set ImplicitSReg to a register number that must be marked as implicit-use or</i></td></tr>
<tr><th id="4748">4748</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// zero if no register needs to be defined as implicit-use.</i></td></tr>
<tr><th id="4749">4749</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4750">4750</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// If the function cannot determine if an SPR should be marked implicit use or</i></td></tr>
<tr><th id="4751">4751</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// not, it returns false.</i></td></tr>
<tr><th id="4752">4752</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4753">4753</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// This function handles cases where an instruction is being modified from taking</i></td></tr>
<tr><th id="4754">4754</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// an SPR to a DPR[Lane]. A use of the DPR is being added, which may conflict</i></td></tr>
<tr><th id="4755">4755</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// with an earlier def of an SPR corresponding to DPR[Lane^1] (i.e. the other</i></td></tr>
<tr><th id="4756">4756</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// lane of the DPR).</i></td></tr>
<tr><th id="4757">4757</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4758">4758</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// If the other SPR is defined, an implicit-use of it should be added. Else,</i></td></tr>
<tr><th id="4759">4759</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">/// (including the case where the DPR itself is defined), it should not.</i></td></tr>
<tr><th id="4760">4760</th><td><i class="doc" data-doc="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">///</i></td></tr>
<tr><th id="4761">4761</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj" title='getImplicitSPRUseForDPRUse' data-type='bool getImplicitSPRUseForDPRUse(const llvm::TargetRegisterInfo * TRI, llvm::MachineInstr &amp; MI, unsigned int DReg, unsigned int Lane, unsigned int &amp; ImplicitSReg)' data-ref="_ZL26getImplicitSPRUseForDPRUsePKN4llvm18TargetRegisterInfoERNS_12MachineInstrEjjRj">getImplicitSPRUseForDPRUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="701TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="701TRI">TRI</dfn>,</td></tr>
<tr><th id="4762">4762</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="702MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="702MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="703DReg" title='DReg' data-type='unsigned int' data-ref="703DReg">DReg</dfn>,</td></tr>
<tr><th id="4763">4763</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="704Lane" title='Lane' data-type='unsigned int' data-ref="704Lane">Lane</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="705ImplicitSReg" title='ImplicitSReg' data-type='unsigned int &amp;' data-ref="705ImplicitSReg">ImplicitSReg</dfn>) {</td></tr>
<tr><th id="4764">4764</th><td>  <i>// If the DPR is defined or used already, the other SPR lane will be chained</i></td></tr>
<tr><th id="4765">4765</th><td><i>  // correctly, so there is nothing to be done.</i></td></tr>
<tr><th id="4766">4766</th><td>  <b>if</b> (<a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col3 ref" href="#703DReg" title='DReg' data-ref="703DReg">DReg</a>, <a class="local col1 ref" href="#701TRI" title='TRI' data-ref="701TRI">TRI</a>) || <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#703DReg" title='DReg' data-ref="703DReg">DReg</a>, <a class="local col1 ref" href="#701TRI" title='TRI' data-ref="701TRI">TRI</a>)) {</td></tr>
<tr><th id="4767">4767</th><td>    <a class="local col5 ref" href="#705ImplicitSReg" title='ImplicitSReg' data-ref="705ImplicitSReg">ImplicitSReg</a> = <var>0</var>;</td></tr>
<tr><th id="4768">4768</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4769">4769</th><td>  }</td></tr>
<tr><th id="4770">4770</th><td></td></tr>
<tr><th id="4771">4771</th><td>  <i>// Otherwise we need to go searching to see if the SPR is set explicitly.</i></td></tr>
<tr><th id="4772">4772</th><td>  ImplicitSReg = TRI-&gt;getSubReg(DReg,</td></tr>
<tr><th id="4773">4773</th><td>                                (Lane &amp; <var>1</var>) ? ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span> : ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>);</td></tr>
<tr><th id="4774">4774</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LivenessQueryResult" title='llvm::MachineBasicBlock::LivenessQueryResult' data-ref="llvm::MachineBasicBlock::LivenessQueryResult">LivenessQueryResult</a> <dfn class="local col6 decl" id="706LQR" title='LQR' data-type='MachineBasicBlock::LivenessQueryResult' data-ref="706LQR">LQR</dfn> =</td></tr>
<tr><th id="4775">4775</th><td>      <a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" title='llvm::MachineBasicBlock::computeRegisterLiveness' data-ref="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj">computeRegisterLiveness</a>(<a class="local col1 ref" href="#701TRI" title='TRI' data-ref="701TRI">TRI</a>, <a class="local col5 ref" href="#705ImplicitSReg" title='ImplicitSReg' data-ref="705ImplicitSReg">ImplicitSReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI">MI</a>);</td></tr>
<tr><th id="4776">4776</th><td></td></tr>
<tr><th id="4777">4777</th><td>  <b>if</b> (<a class="local col6 ref" href="#706LQR" title='LQR' data-ref="706LQR">LQR</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LivenessQueryResult::LQR_Live" title='llvm::MachineBasicBlock::LivenessQueryResult::LQR_Live' data-ref="llvm::MachineBasicBlock::LivenessQueryResult::LQR_Live">LQR_Live</a>)</td></tr>
<tr><th id="4778">4778</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4779">4779</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#706LQR" title='LQR' data-ref="706LQR">LQR</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LivenessQueryResult::LQR_Unknown" title='llvm::MachineBasicBlock::LivenessQueryResult::LQR_Unknown' data-ref="llvm::MachineBasicBlock::LivenessQueryResult::LQR_Unknown">LQR_Unknown</a>)</td></tr>
<tr><th id="4780">4780</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4781">4781</th><td></td></tr>
<tr><th id="4782">4782</th><td>  <i>// If the register is known not to be live, there is no need to add an</i></td></tr>
<tr><th id="4783">4783</th><td><i>  // implicit-use.</i></td></tr>
<tr><th id="4784">4784</th><td>  <a class="local col5 ref" href="#705ImplicitSReg" title='ImplicitSReg' data-ref="705ImplicitSReg">ImplicitSReg</a> = <var>0</var>;</td></tr>
<tr><th id="4785">4785</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4786">4786</th><td>}</td></tr>
<tr><th id="4787">4787</th><td></td></tr>
<tr><th id="4788">4788</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::ARMBaseInstrInfo::setExecutionDomain' data-ref="_ZNK4llvm16ARMBaseInstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="707MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="707MI">MI</dfn>,</td></tr>
<tr><th id="4789">4789</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="708Domain" title='Domain' data-type='unsigned int' data-ref="708Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="4790">4790</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="709DstReg" title='DstReg' data-type='unsigned int' data-ref="709DstReg">DstReg</dfn>, <dfn class="local col0 decl" id="710SrcReg" title='SrcReg' data-type='unsigned int' data-ref="710SrcReg">SrcReg</dfn>, <dfn class="local col1 decl" id="711DReg" title='DReg' data-type='unsigned int' data-ref="711DReg">DReg</dfn>;</td></tr>
<tr><th id="4791">4791</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="712Lane" title='Lane' data-type='unsigned int' data-ref="712Lane">Lane</dfn>;</td></tr>
<tr><th id="4792">4792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="713MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="713MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>);</td></tr>
<tr><th id="4793">4793</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col4 decl" id="714TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="714TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="4794">4794</th><td>  <b>switch</b> (<a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4795">4795</th><td>  <b>default</b>:</td></tr>
<tr><th id="4796">4796</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;cannot handle opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4796)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"cannot handle opcode!"</q>);</td></tr>
<tr><th id="4797">4797</th><td>    <b>break</b>;</td></tr>
<tr><th id="4798">4798</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>:</td></tr>
<tr><th id="4799">4799</th><td>    <b>if</b> (Domain != ExeNEON)</td></tr>
<tr><th id="4800">4800</th><td>      <b>break</b>;</td></tr>
<tr><th id="4801">4801</th><td></td></tr>
<tr><th id="4802">4802</th><td>    <i>// Zap the predicate operands.</i></td></tr>
<tr><th id="4803">4803</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isPredicated(MI) &amp;&amp; &quot;Cannot predicate a VORRd&quot;) ? void (0) : __assert_fail (&quot;!isPredicated(MI) &amp;&amp; \&quot;Cannot predicate a VORRd\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4803, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>) &amp;&amp; <q>"Cannot predicate a VORRd"</q>);</td></tr>
<tr><th id="4804">4804</th><td></td></tr>
<tr><th id="4805">4805</th><td>    <i>// Make sure we've got NEON instructions.</i></td></tr>
<tr><th id="4806">4806</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.hasNEON() &amp;&amp; &quot;VORRd requires NEON&quot;) ? void (0) : __assert_fail (&quot;Subtarget.hasNEON() &amp;&amp; \&quot;VORRd requires NEON\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4806, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <q>"VORRd requires NEON"</q>);</td></tr>
<tr><th id="4807">4807</th><td></td></tr>
<tr><th id="4808">4808</th><td>    <i>// Source instruction is %DDst = VMOVD %DSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4809">4809</th><td>    <a class="local col9 ref" href="#709DstReg" title='DstReg' data-ref="709DstReg">DstReg</a> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4810">4810</th><td>    <a class="local col0 ref" href="#710SrcReg" title='SrcReg' data-ref="710SrcReg">SrcReg</a> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4811">4811</th><td></td></tr>
<tr><th id="4812">4812</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="715i" title='i' data-type='unsigned int' data-ref="715i">i</dfn> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#715i" title='i' data-ref="715i">i</a>; --<a class="local col5 ref" href="#715i" title='i' data-ref="715i">i</a>)</td></tr>
<tr><th id="4813">4813</th><td>      <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#715i" title='i' data-ref="715i">i</a> - <var>1</var>);</td></tr>
<tr><th id="4814">4814</th><td></td></tr>
<tr><th id="4815">4815</th><td>    <i>// Change to a %DDst = VORRd %DSrc, %DSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4816">4816</th><td>    MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VORRd&apos; in namespace &apos;llvm::ARM&apos;">VORRd</span>));</td></tr>
<tr><th id="4817">4817</th><td>    MIB.addReg(DstReg, RegState::Define)</td></tr>
<tr><th id="4818">4818</th><td>        .addReg(SrcReg)</td></tr>
<tr><th id="4819">4819</th><td>        .addReg(SrcReg)</td></tr>
<tr><th id="4820">4820</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4821">4821</th><td>    <b>break</b>;</td></tr>
<tr><th id="4822">4822</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span>:</td></tr>
<tr><th id="4823">4823</th><td>    <b>if</b> (Domain != ExeNEON)</td></tr>
<tr><th id="4824">4824</th><td>      <b>break</b>;</td></tr>
<tr><th id="4825">4825</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isPredicated(MI) &amp;&amp; &quot;Cannot predicate a VGETLN&quot;) ? void (0) : __assert_fail (&quot;!isPredicated(MI) &amp;&amp; \&quot;Cannot predicate a VGETLN\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4825, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isPredicated' data-ref="_ZNK4llvm16ARMBaseInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>) &amp;&amp; <q>"Cannot predicate a VGETLN"</q>);</td></tr>
<tr><th id="4826">4826</th><td></td></tr>
<tr><th id="4827">4827</th><td>    <i>// Source instruction is %RDst = VMOVRS %SSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4828">4828</th><td>    <a class="local col9 ref" href="#709DstReg" title='DstReg' data-ref="709DstReg">DstReg</a> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4829">4829</th><td>    <a class="local col0 ref" href="#710SrcReg" title='SrcReg' data-ref="710SrcReg">SrcReg</a> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4830">4830</th><td></td></tr>
<tr><th id="4831">4831</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="716i" title='i' data-type='unsigned int' data-ref="716i">i</dfn> = <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#716i" title='i' data-ref="716i">i</a>; --<a class="local col6 ref" href="#716i" title='i' data-ref="716i">i</a>)</td></tr>
<tr><th id="4832">4832</th><td>      <a class="local col7 ref" href="#707MI" title='MI' data-ref="707MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#716i" title='i' data-ref="716i">i</a> - <var>1</var>);</td></tr>
<tr><th id="4833">4833</th><td></td></tr>
<tr><th id="4834">4834</th><td>    DReg = getCorrespondingDRegAndLane(TRI, SrcReg, Lane);</td></tr>
<tr><th id="4835">4835</th><td></td></tr>
<tr><th id="4836">4836</th><td>    <i>// Convert to %RDst = VGETLNi32 %DSrc, Lane, 14, %noreg (; imps)</i></td></tr>
<tr><th id="4837">4837</th><td><i>    // Note that DSrc has been widened and the other lane may be undef, which</i></td></tr>
<tr><th id="4838">4838</th><td><i>    // contaminates the entire register.</i></td></tr>
<tr><th id="4839">4839</th><td>    MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VGETLNi32&apos; in namespace &apos;llvm::ARM&apos;">VGETLNi32</span>));</td></tr>
<tr><th id="4840">4840</th><td>    MIB.addReg(DstReg, RegState::Define)</td></tr>
<tr><th id="4841">4841</th><td>        .addReg(DReg, RegState::Undef)</td></tr>
<tr><th id="4842">4842</th><td>        .addImm(Lane)</td></tr>
<tr><th id="4843">4843</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4844">4844</th><td></td></tr>
<tr><th id="4845">4845</th><td>    <i>// The old source should be an implicit use, otherwise we might think it</i></td></tr>
<tr><th id="4846">4846</th><td><i>    // was dead before here.</i></td></tr>
<tr><th id="4847">4847</th><td>    <a class="local col3 ref" href="#713MIB" title='MIB' data-ref="713MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#710SrcReg" title='SrcReg' data-ref="710SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="4848">4848</th><td>    <b>break</b>;</td></tr>
<tr><th id="4849">4849</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;">VMOVSR</span>: {</td></tr>
<tr><th id="4850">4850</th><td>    <b>if</b> (Domain != ExeNEON)</td></tr>
<tr><th id="4851">4851</th><td>      <b>break</b>;</td></tr>
<tr><th id="4852">4852</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isPredicated(MI) &amp;&amp; &quot;Cannot predicate a VSETLN&quot;) ? void (0) : __assert_fail (&quot;!isPredicated(MI) &amp;&amp; \&quot;Cannot predicate a VSETLN\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 4852, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!isPredicated(MI) &amp;&amp; <q>"Cannot predicate a VSETLN"</q>);</td></tr>
<tr><th id="4853">4853</th><td></td></tr>
<tr><th id="4854">4854</th><td>    <i>// Source instruction is %SDst = VMOVSR %RSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4855">4855</th><td>    DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4856">4856</th><td>    SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="4857">4857</th><td></td></tr>
<tr><th id="4858">4858</th><td>    DReg = getCorrespondingDRegAndLane(TRI, DstReg, Lane);</td></tr>
<tr><th id="4859">4859</th><td></td></tr>
<tr><th id="4860">4860</th><td>    <em>unsigned</em> ImplicitSReg;</td></tr>
<tr><th id="4861">4861</th><td>    <b>if</b> (!getImplicitSPRUseForDPRUse(TRI, MI, DReg, Lane, ImplicitSReg))</td></tr>
<tr><th id="4862">4862</th><td>      <b>break</b>;</td></tr>
<tr><th id="4863">4863</th><td></td></tr>
<tr><th id="4864">4864</th><td>    <b>for</b> (<em>unsigned</em> i = MI.getDesc().getNumOperands(); i; --i)</td></tr>
<tr><th id="4865">4865</th><td>      MI.RemoveOperand(i - <var>1</var>);</td></tr>
<tr><th id="4866">4866</th><td></td></tr>
<tr><th id="4867">4867</th><td>    <i>// Convert to %DDst = VSETLNi32 %DDst, %RSrc, Lane, 14, %noreg (; imps)</i></td></tr>
<tr><th id="4868">4868</th><td><i>    // Again DDst may be undefined at the beginning of this instruction.</i></td></tr>
<tr><th id="4869">4869</th><td>    MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VSETLNi32&apos; in namespace &apos;llvm::ARM&apos;">VSETLNi32</span>));</td></tr>
<tr><th id="4870">4870</th><td>    MIB.addReg(DReg, RegState::Define)</td></tr>
<tr><th id="4871">4871</th><td>        .addReg(DReg, getUndefRegState(!MI.readsRegister(DReg, TRI)))</td></tr>
<tr><th id="4872">4872</th><td>        .addReg(SrcReg)</td></tr>
<tr><th id="4873">4873</th><td>        .addImm(Lane)</td></tr>
<tr><th id="4874">4874</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4875">4875</th><td></td></tr>
<tr><th id="4876">4876</th><td>    <i>// The narrower destination must be marked as set to keep previous chains</i></td></tr>
<tr><th id="4877">4877</th><td><i>    // in place.</i></td></tr>
<tr><th id="4878">4878</th><td>    MIB.addReg(DstReg, RegState::Define | RegState::Implicit);</td></tr>
<tr><th id="4879">4879</th><td>    <b>if</b> (ImplicitSReg != <var>0</var>)</td></tr>
<tr><th id="4880">4880</th><td>      MIB.addReg(ImplicitSReg, RegState::Implicit);</td></tr>
<tr><th id="4881">4881</th><td>    <b>break</b>;</td></tr>
<tr><th id="4882">4882</th><td>    }</td></tr>
<tr><th id="4883">4883</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVS&apos; in namespace &apos;llvm::ARM&apos;">VMOVS</span>: {</td></tr>
<tr><th id="4884">4884</th><td>      <b>if</b> (Domain != ExeNEON)</td></tr>
<tr><th id="4885">4885</th><td>        <b>break</b>;</td></tr>
<tr><th id="4886">4886</th><td></td></tr>
<tr><th id="4887">4887</th><td>      <i>// Source instruction is %SDst = VMOVS %SSrc, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4888">4888</th><td>      DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="4889">4889</th><td>      SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="4890">4890</th><td></td></tr>
<tr><th id="4891">4891</th><td>      <em>unsigned</em> DstLane = <var>0</var>, SrcLane = <var>0</var>, DDst, DSrc;</td></tr>
<tr><th id="4892">4892</th><td>      DDst = getCorrespondingDRegAndLane(TRI, DstReg, DstLane);</td></tr>
<tr><th id="4893">4893</th><td>      DSrc = getCorrespondingDRegAndLane(TRI, SrcReg, SrcLane);</td></tr>
<tr><th id="4894">4894</th><td></td></tr>
<tr><th id="4895">4895</th><td>      <em>unsigned</em> ImplicitSReg;</td></tr>
<tr><th id="4896">4896</th><td>      <b>if</b> (!getImplicitSPRUseForDPRUse(TRI, MI, DSrc, SrcLane, ImplicitSReg))</td></tr>
<tr><th id="4897">4897</th><td>        <b>break</b>;</td></tr>
<tr><th id="4898">4898</th><td></td></tr>
<tr><th id="4899">4899</th><td>      <b>for</b> (<em>unsigned</em> i = MI.getDesc().getNumOperands(); i; --i)</td></tr>
<tr><th id="4900">4900</th><td>        MI.RemoveOperand(i - <var>1</var>);</td></tr>
<tr><th id="4901">4901</th><td></td></tr>
<tr><th id="4902">4902</th><td>      <b>if</b> (DSrc == DDst) {</td></tr>
<tr><th id="4903">4903</th><td>        <i>// Destination can be:</i></td></tr>
<tr><th id="4904">4904</th><td><i>        //     %DDst = VDUPLN32d %DDst, Lane, 14, %noreg (; implicits)</i></td></tr>
<tr><th id="4905">4905</th><td>        MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VDUPLN32d&apos; in namespace &apos;llvm::ARM&apos;">VDUPLN32d</span>));</td></tr>
<tr><th id="4906">4906</th><td>        MIB.addReg(DDst, RegState::Define)</td></tr>
<tr><th id="4907">4907</th><td>            .addReg(DDst, getUndefRegState(!MI.readsRegister(DDst, TRI)))</td></tr>
<tr><th id="4908">4908</th><td>            .addImm(SrcLane)</td></tr>
<tr><th id="4909">4909</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4910">4910</th><td></td></tr>
<tr><th id="4911">4911</th><td>        <i>// Neither the source or the destination are naturally represented any</i></td></tr>
<tr><th id="4912">4912</th><td><i>        // more, so add them in manually.</i></td></tr>
<tr><th id="4913">4913</th><td>        MIB.addReg(DstReg, RegState::Implicit | RegState::Define);</td></tr>
<tr><th id="4914">4914</th><td>        MIB.addReg(SrcReg, RegState::Implicit);</td></tr>
<tr><th id="4915">4915</th><td>        <b>if</b> (ImplicitSReg != <var>0</var>)</td></tr>
<tr><th id="4916">4916</th><td>          MIB.addReg(ImplicitSReg, RegState::Implicit);</td></tr>
<tr><th id="4917">4917</th><td>        <b>break</b>;</td></tr>
<tr><th id="4918">4918</th><td>      }</td></tr>
<tr><th id="4919">4919</th><td></td></tr>
<tr><th id="4920">4920</th><td>      <i>// In general there's no single instruction that can perform an S &lt;-&gt; S</i></td></tr>
<tr><th id="4921">4921</th><td><i>      // move in NEON space, but a pair of VEXT instructions *can* do the</i></td></tr>
<tr><th id="4922">4922</th><td><i>      // job. It turns out that the VEXTs needed will only use DSrc once, with</i></td></tr>
<tr><th id="4923">4923</th><td><i>      // the position based purely on the combination of lane-0 and lane-1</i></td></tr>
<tr><th id="4924">4924</th><td><i>      // involved. For example</i></td></tr>
<tr><th id="4925">4925</th><td><i>      //     vmov s0, s2 -&gt; vext.32 d0, d0, d1, #1  vext.32 d0, d0, d0, #1</i></td></tr>
<tr><th id="4926">4926</th><td><i>      //     vmov s1, s3 -&gt; vext.32 d0, d1, d0, #1  vext.32 d0, d0, d0, #1</i></td></tr>
<tr><th id="4927">4927</th><td><i>      //     vmov s0, s3 -&gt; vext.32 d0, d0, d0, #1  vext.32 d0, d1, d0, #1</i></td></tr>
<tr><th id="4928">4928</th><td><i>      //     vmov s1, s2 -&gt; vext.32 d0, d0, d0, #1  vext.32 d0, d0, d1, #1</i></td></tr>
<tr><th id="4929">4929</th><td><i>      //</i></td></tr>
<tr><th id="4930">4930</th><td><i>      // Pattern of the MachineInstrs is:</i></td></tr>
<tr><th id="4931">4931</th><td><i>      //     %DDst = VEXTd32 %DSrc1, %DSrc2, Lane, 14, %noreg (;implicits)</i></td></tr>
<tr><th id="4932">4932</th><td>      MachineInstrBuilder NewMIB;</td></tr>
<tr><th id="4933">4933</th><td>      NewMIB = BuildMI(*MI.getParent(), MI, MI.getDebugLoc(), get(ARM::<span class='error' title="no member named &apos;VEXTd32&apos; in namespace &apos;llvm::ARM&apos;">VEXTd32</span>),</td></tr>
<tr><th id="4934">4934</th><td>                       DDst);</td></tr>
<tr><th id="4935">4935</th><td></td></tr>
<tr><th id="4936">4936</th><td>      <i>// On the first instruction, both DSrc and DDst may be undef if present.</i></td></tr>
<tr><th id="4937">4937</th><td><i>      // Specifically when the original instruction didn't have them as an</i></td></tr>
<tr><th id="4938">4938</th><td><i>      // &lt;imp-use&gt;.</i></td></tr>
<tr><th id="4939">4939</th><td>      <em>unsigned</em> CurReg = SrcLane == <var>1</var> &amp;&amp; DstLane == <var>1</var> ? DSrc : DDst;</td></tr>
<tr><th id="4940">4940</th><td>      <em>bool</em> CurUndef = !MI.readsRegister(CurReg, TRI);</td></tr>
<tr><th id="4941">4941</th><td>      NewMIB.addReg(CurReg, getUndefRegState(CurUndef));</td></tr>
<tr><th id="4942">4942</th><td></td></tr>
<tr><th id="4943">4943</th><td>      CurReg = SrcLane == <var>0</var> &amp;&amp; DstLane == <var>0</var> ? DSrc : DDst;</td></tr>
<tr><th id="4944">4944</th><td>      CurUndef = !MI.readsRegister(CurReg, TRI);</td></tr>
<tr><th id="4945">4945</th><td>      NewMIB.addReg(CurReg, getUndefRegState(CurUndef))</td></tr>
<tr><th id="4946">4946</th><td>            .addImm(<var>1</var>)</td></tr>
<tr><th id="4947">4947</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4948">4948</th><td></td></tr>
<tr><th id="4949">4949</th><td>      <b>if</b> (SrcLane == DstLane)</td></tr>
<tr><th id="4950">4950</th><td>        NewMIB.addReg(SrcReg, RegState::Implicit);</td></tr>
<tr><th id="4951">4951</th><td></td></tr>
<tr><th id="4952">4952</th><td>      MI.setDesc(get(ARM::<span class='error' title="no member named &apos;VEXTd32&apos; in namespace &apos;llvm::ARM&apos;">VEXTd32</span>));</td></tr>
<tr><th id="4953">4953</th><td>      MIB.addReg(DDst, RegState::Define);</td></tr>
<tr><th id="4954">4954</th><td></td></tr>
<tr><th id="4955">4955</th><td>      <i>// On the second instruction, DDst has definitely been defined above, so</i></td></tr>
<tr><th id="4956">4956</th><td><i>      // it is not undef. DSrc, if present, can be undef as above.</i></td></tr>
<tr><th id="4957">4957</th><td>      CurReg = SrcLane == <var>1</var> &amp;&amp; DstLane == <var>0</var> ? DSrc : DDst;</td></tr>
<tr><th id="4958">4958</th><td>      CurUndef = CurReg == DSrc &amp;&amp; !MI.readsRegister(CurReg, TRI);</td></tr>
<tr><th id="4959">4959</th><td>      MIB.addReg(CurReg, getUndefRegState(CurUndef));</td></tr>
<tr><th id="4960">4960</th><td></td></tr>
<tr><th id="4961">4961</th><td>      CurReg = SrcLane == <var>0</var> &amp;&amp; DstLane == <var>1</var> ? DSrc : DDst;</td></tr>
<tr><th id="4962">4962</th><td>      CurUndef = CurReg == DSrc &amp;&amp; !MI.readsRegister(CurReg, TRI);</td></tr>
<tr><th id="4963">4963</th><td>      MIB.addReg(CurReg, getUndefRegState(CurUndef))</td></tr>
<tr><th id="4964">4964</th><td>         .addImm(<var>1</var>)</td></tr>
<tr><th id="4965">4965</th><td>         .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="4966">4966</th><td></td></tr>
<tr><th id="4967">4967</th><td>      <b>if</b> (SrcLane != DstLane)</td></tr>
<tr><th id="4968">4968</th><td>        MIB.addReg(SrcReg, RegState::Implicit);</td></tr>
<tr><th id="4969">4969</th><td></td></tr>
<tr><th id="4970">4970</th><td>      <i>// As before, the original destination is no longer represented, add it</i></td></tr>
<tr><th id="4971">4971</th><td><i>      // implicitly.</i></td></tr>
<tr><th id="4972">4972</th><td>      MIB.addReg(DstReg, RegState::Define | RegState::Implicit);</td></tr>
<tr><th id="4973">4973</th><td>      <b>if</b> (ImplicitSReg != <var>0</var>)</td></tr>
<tr><th id="4974">4974</th><td>        MIB.addReg(ImplicitSReg, RegState::Implicit);</td></tr>
<tr><th id="4975">4975</th><td>      <b>break</b>;</td></tr>
<tr><th id="4976">4976</th><td>    }</td></tr>
<tr><th id="4977">4977</th><td>  }</td></tr>
<tr><th id="4978">4978</th><td>}</td></tr>
<tr><th id="4979">4979</th><td></td></tr>
<tr><th id="4980">4980</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4981">4981</th><td><i>// Partial register updates</i></td></tr>
<tr><th id="4982">4982</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="4983">4983</th><td><i>//</i></td></tr>
<tr><th id="4984">4984</th><td><i>// Swift renames NEON registers with 64-bit granularity.  That means any</i></td></tr>
<tr><th id="4985">4985</th><td><i>// instruction writing an S-reg implicitly reads the containing D-reg.  The</i></td></tr>
<tr><th id="4986">4986</th><td><i>// problem is mostly avoided by translating f32 operations to v2f32 operations</i></td></tr>
<tr><th id="4987">4987</th><td><i>// on D-registers, but f32 loads are still a problem.</i></td></tr>
<tr><th id="4988">4988</th><td><i>//</i></td></tr>
<tr><th id="4989">4989</th><td><i>// These instructions can load an f32 into a NEON register:</i></td></tr>
<tr><th id="4990">4990</th><td><i>//</i></td></tr>
<tr><th id="4991">4991</th><td><i>// VLDRS - Only writes S, partial D update.</i></td></tr>
<tr><th id="4992">4992</th><td><i>// VLD1LNd32 - Writes all D-regs, explicit partial D update, 2 uops.</i></td></tr>
<tr><th id="4993">4993</th><td><i>// VLD1DUPd32 - Writes all D-regs, no partial reg update, 2 uops.</i></td></tr>
<tr><th id="4994">4994</th><td><i>//</i></td></tr>
<tr><th id="4995">4995</th><td><i>// FCONSTD can be used as a dependency-breaking instruction.</i></td></tr>
<tr><th id="4996">4996</th><td><em>unsigned</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm16ARMBaseInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(</td></tr>
<tr><th id="4997">4997</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="717MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="717MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="718OpNum" title='OpNum' data-type='unsigned int' data-ref="718OpNum">OpNum</dfn>,</td></tr>
<tr><th id="4998">4998</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="719TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="719TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4999">4999</th><td>  <em>auto</em> <dfn class="local col0 decl" id="720PartialUpdateClearance" title='PartialUpdateClearance' data-type='unsigned int' data-ref="720PartialUpdateClearance">PartialUpdateClearance</dfn> = <a class="member" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo::Subtarget" title='llvm::ARMBaseInstrInfo::Subtarget' data-ref="llvm::ARMBaseInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv" title='llvm::ARMSubtarget::getPartialUpdateClearance' data-ref="_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv">getPartialUpdateClearance</a>();</td></tr>
<tr><th id="5000">5000</th><td>  <b>if</b> (!<a class="local col0 ref" href="#720PartialUpdateClearance" title='PartialUpdateClearance' data-ref="720PartialUpdateClearance">PartialUpdateClearance</a>)</td></tr>
<tr><th id="5001">5001</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5002">5002</th><td></td></tr>
<tr><th id="5003">5003</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI &amp;&amp; &quot;Need TRI instance&quot;) ? void (0) : __assert_fail (&quot;TRI &amp;&amp; \&quot;Need TRI instance\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5003, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#719TRI" title='TRI' data-ref="719TRI">TRI</a> &amp;&amp; <q>"Need TRI instance"</q>);</td></tr>
<tr><th id="5004">5004</th><td></td></tr>
<tr><th id="5005">5005</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="721MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="721MO">MO</dfn> = <a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#718OpNum" title='OpNum' data-ref="718OpNum">OpNum</a>);</td></tr>
<tr><th id="5006">5006</th><td>  <b>if</b> (<a class="local col1 ref" href="#721MO" title='MO' data-ref="721MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="5007">5007</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5008">5008</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="722Reg" title='Reg' data-type='unsigned int' data-ref="722Reg">Reg</dfn> = <a class="local col1 ref" href="#721MO" title='MO' data-ref="721MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5009">5009</th><td>  <em>int</em> <dfn class="local col3 decl" id="723UseOp" title='UseOp' data-type='int' data-ref="723UseOp">UseOp</dfn> = -<var>1</var>;</td></tr>
<tr><th id="5010">5010</th><td></td></tr>
<tr><th id="5011">5011</th><td>  <b>switch</b> (<a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5012">5012</th><td>  <i>// Normal instructions writing only an S-register.</i></td></tr>
<tr><th id="5013">5013</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="5014">5014</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;FCONSTS&apos; in namespace &apos;llvm::ARM&apos;">FCONSTS</span>:</td></tr>
<tr><th id="5015">5015</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;">VMOVSR</span>:</td></tr>
<tr><th id="5016">5016</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVv8i8&apos; in namespace &apos;llvm::ARM&apos;">VMOVv8i8</span>:</td></tr>
<tr><th id="5017">5017</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVv4i16&apos; in namespace &apos;llvm::ARM&apos;">VMOVv4i16</span>:</td></tr>
<tr><th id="5018">5018</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVv2i32&apos; in namespace &apos;llvm::ARM&apos;">VMOVv2i32</span>:</td></tr>
<tr><th id="5019">5019</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVv2f32&apos; in namespace &apos;llvm::ARM&apos;">VMOVv2f32</span>:</td></tr>
<tr><th id="5020">5020</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVv1i64&apos; in namespace &apos;llvm::ARM&apos;">VMOVv1i64</span>:</td></tr>
<tr><th id="5021">5021</th><td>    UseOp = MI.findRegisterUseOperandIdx(Reg, <b>false</b>, TRI);</td></tr>
<tr><th id="5022">5022</th><td>    <b>break</b>;</td></tr>
<tr><th id="5023">5023</th><td></td></tr>
<tr><th id="5024">5024</th><td>    <i>// Explicitly reads the dependency.</i></td></tr>
<tr><th id="5025">5025</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd32</span>:</td></tr>
<tr><th id="5026">5026</th><td>    UseOp = <var>3</var>;</td></tr>
<tr><th id="5027">5027</th><td>    <b>break</b>;</td></tr>
<tr><th id="5028">5028</th><td>  <b>default</b>:</td></tr>
<tr><th id="5029">5029</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5030">5030</th><td>  }</td></tr>
<tr><th id="5031">5031</th><td></td></tr>
<tr><th id="5032">5032</th><td>  <i>// If this instruction actually reads a value from Reg, there is no unwanted</i></td></tr>
<tr><th id="5033">5033</th><td><i>  // dependency.</i></td></tr>
<tr><th id="5034">5034</th><td>  <b>if</b> (<a class="local col3 ref" href="#723UseOp" title='UseOp' data-ref="723UseOp">UseOp</a> != -<var>1</var> &amp;&amp; <a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#723UseOp" title='UseOp' data-ref="723UseOp">UseOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="5035">5035</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5036">5036</th><td></td></tr>
<tr><th id="5037">5037</th><td>  <i>// We must be able to clobber the whole D-reg.</i></td></tr>
<tr><th id="5038">5038</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#722Reg" title='Reg' data-ref="722Reg">Reg</a>)) {</td></tr>
<tr><th id="5039">5039</th><td>    <i>// Virtual register must be a def undef foo:ssub_0 operand.</i></td></tr>
<tr><th id="5040">5040</th><td>    <b>if</b> (!<a class="local col1 ref" href="#721MO" title='MO' data-ref="721MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</a>(<a class="local col2 ref" href="#722Reg" title='Reg' data-ref="722Reg">Reg</a>))</td></tr>
<tr><th id="5041">5041</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5042">5042</th><td>  } <b>else</b> <b>if</b> (ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="5043">5043</th><td>    <i>// Physical register: MI must define the full D-reg.</i></td></tr>
<tr><th id="5044">5044</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="724DReg" title='DReg' data-type='unsigned int' data-ref="724DReg">DReg</dfn> = TRI-&gt;getMatchingSuperReg(Reg, ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>,</td></tr>
<tr><th id="5045">5045</th><td>                                             &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="5046">5046</th><td>    <b>if</b> (!<a class="local col4 ref" href="#724DReg" title='DReg' data-ref="724DReg">DReg</a> || !<a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col4 ref" href="#724DReg" title='DReg' data-ref="724DReg">DReg</a>, <a class="local col9 ref" href="#719TRI" title='TRI' data-ref="719TRI">TRI</a>))</td></tr>
<tr><th id="5047">5047</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5048">5048</th><td>  }</td></tr>
<tr><th id="5049">5049</th><td></td></tr>
<tr><th id="5050">5050</th><td>  <i>// MI has an unwanted D-register dependency.</i></td></tr>
<tr><th id="5051">5051</th><td><i>  // Avoid defs in the previous N instructrions.</i></td></tr>
<tr><th id="5052">5052</th><td>  <b>return</b> <a class="local col0 ref" href="#720PartialUpdateClearance" title='PartialUpdateClearance' data-ref="720PartialUpdateClearance">PartialUpdateClearance</a>;</td></tr>
<tr><th id="5053">5053</th><td>}</td></tr>
<tr><th id="5054">5054</th><td></td></tr>
<tr><th id="5055">5055</th><td><i>// Break a partial register dependency after getPartialRegUpdateClearance</i></td></tr>
<tr><th id="5056">5056</th><td><i>// returned non-zero.</i></td></tr>
<tr><th id="5057">5057</th><td><em>void</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm16ARMBaseInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(</td></tr>
<tr><th id="5058">5058</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="725MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="725MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="726OpNum" title='OpNum' data-type='unsigned int' data-ref="726OpNum">OpNum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="727TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="727TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5059">5059</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum &lt; MI.getDesc().getNumDefs() &amp;&amp; &quot;OpNum is not a def&quot;) ? void (0) : __assert_fail (&quot;OpNum &lt; MI.getDesc().getNumDefs() &amp;&amp; \&quot;OpNum is not a def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5059, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#726OpNum" title='OpNum' data-ref="726OpNum">OpNum</a> &lt; <a class="local col5 ref" href="#725MI" title='MI' data-ref="725MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &amp;&amp; <q>"OpNum is not a def"</q>);</td></tr>
<tr><th id="5060">5060</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI &amp;&amp; &quot;Need TRI instance&quot;) ? void (0) : __assert_fail (&quot;TRI &amp;&amp; \&quot;Need TRI instance\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5060, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#727TRI" title='TRI' data-ref="727TRI">TRI</a> &amp;&amp; <q>"Need TRI instance"</q>);</td></tr>
<tr><th id="5061">5061</th><td></td></tr>
<tr><th id="5062">5062</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="728MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="728MO">MO</dfn> = <a class="local col5 ref" href="#725MI" title='MI' data-ref="725MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#726OpNum" title='OpNum' data-ref="726OpNum">OpNum</a>);</td></tr>
<tr><th id="5063">5063</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="729Reg" title='Reg' data-type='unsigned int' data-ref="729Reg">Reg</dfn> = <a class="local col8 ref" href="#728MO" title='MO' data-ref="728MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5064">5064</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; &quot;Can&apos;t break virtual register dependencies.&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; \&quot;Can&apos;t break virtual register dependencies.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5065, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#729Reg" title='Reg' data-ref="729Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="5065">5065</th><td>         <q>"Can't break virtual register dependencies."</q>);</td></tr>
<tr><th id="5066">5066</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="730DReg" title='DReg' data-type='unsigned int' data-ref="730DReg">DReg</dfn> = <a class="local col9 ref" href="#729Reg" title='Reg' data-ref="729Reg">Reg</a>;</td></tr>
<tr><th id="5067">5067</th><td></td></tr>
<tr><th id="5068">5068</th><td>  <i>// If MI defines an S-reg, find the corresponding D super-register.</i></td></tr>
<tr><th id="5069">5069</th><td>  <b>if</b> (ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="5070">5070</th><td>    DReg = ARM::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::ARM&apos;">D0</span> + (Reg - ARM::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::ARM&apos;">S0</span>) / <var>2</var>;</td></tr>
<tr><th id="5071">5071</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;isSuperRegister(Reg, DReg) &amp;&amp; &quot;Register enums broken&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;isSuperRegister(Reg, DReg) &amp;&amp; \&quot;Register enums broken\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5071, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#727TRI" title='TRI' data-ref="727TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col9 ref" href="#729Reg" title='Reg' data-ref="729Reg">Reg</a>, <a class="local col0 ref" href="#730DReg" title='DReg' data-ref="730DReg">DReg</a>) &amp;&amp; <q>"Register enums broken"</q>);</td></tr>
<tr><th id="5072">5072</th><td>  }</td></tr>
<tr><th id="5073">5073</th><td></td></tr>
<tr><th id="5074">5074</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM::DPRRegClass.contains(DReg) &amp;&amp; &quot;Can only break D-reg deps&quot;) ? void (0) : __assert_fail (&quot;ARM::DPRRegClass.contains(DReg) &amp;&amp; \&quot;Can only break D-reg deps\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5074, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>.contains(DReg) &amp;&amp; <q>"Can only break D-reg deps"</q>);</td></tr>
<tr><th id="5075">5075</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.definesRegister(DReg, TRI) &amp;&amp; &quot;MI doesn&apos;t clobber full D-reg&quot;) ? void (0) : __assert_fail (&quot;MI.definesRegister(DReg, TRI) &amp;&amp; \&quot;MI doesn&apos;t clobber full D-reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5075, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#725MI" title='MI' data-ref="725MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col0 ref" href="#730DReg" title='DReg' data-ref="730DReg">DReg</a>, <a class="local col7 ref" href="#727TRI" title='TRI' data-ref="727TRI">TRI</a>) &amp;&amp; <q>"MI doesn't clobber full D-reg"</q>);</td></tr>
<tr><th id="5076">5076</th><td></td></tr>
<tr><th id="5077">5077</th><td>  <i>// FIXME: In some cases, VLDRS can be changed to a VLD1DUPd32 which defines</i></td></tr>
<tr><th id="5078">5078</th><td><i>  // the full D-register by loading the same value to both lanes.  The</i></td></tr>
<tr><th id="5079">5079</th><td><i>  // instruction is micro-coded with 2 uops, so don't do this until we can</i></td></tr>
<tr><th id="5080">5080</th><td><i>  // properly schedule micro-coded instructions.  The dispatcher stalls cause</i></td></tr>
<tr><th id="5081">5081</th><td><i>  // too big regressions.</i></td></tr>
<tr><th id="5082">5082</th><td><i></i></td></tr>
<tr><th id="5083">5083</th><td><i>  // Insert the dependency-breaking FCONSTD before MI.</i></td></tr>
<tr><th id="5084">5084</th><td><i>  // 96 is the encoding of 0.5, but the actual value doesn't matter here.</i></td></tr>
<tr><th id="5085">5085</th><td>  BuildMI(*MI.getParent(), MI, MI.getDebugLoc(), get(ARM::<span class='error' title="no member named &apos;FCONSTD&apos; in namespace &apos;llvm::ARM&apos;">FCONSTD</span>), DReg)</td></tr>
<tr><th id="5086">5086</th><td>      .addImm(<var>96</var>)</td></tr>
<tr><th id="5087">5087</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="5088">5088</th><td>  <a class="local col5 ref" href="#725MI" title='MI' data-ref="725MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col0 ref" href="#730DReg" title='DReg' data-ref="730DReg">DReg</a>, <a class="local col7 ref" href="#727TRI" title='TRI' data-ref="727TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5089">5089</th><td>}</td></tr>
<tr><th id="5090">5090</th><td></td></tr>
<tr><th id="5091">5091</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv" title='llvm::ARMBaseInstrInfo::hasNOP' data-ref="_ZNK4llvm16ARMBaseInstrInfo6hasNOPEv">hasNOP</dfn>() <em>const</em> {</td></tr>
<tr><th id="5092">5092</th><td>  <b>return</b> Subtarget.<span class='error' title="no member named &apos;getFeatureBits&apos; in &apos;llvm::ARMSubtarget&apos;">getFeatureBits</span>()[ARM::<span class='error' title="no member named &apos;HasV6KOps&apos; in namespace &apos;llvm::ARM&apos;">HasV6KOps</span>];</td></tr>
<tr><th id="5093">5093</th><td>}</td></tr>
<tr><th id="5094">5094</th><td></td></tr>
<tr><th id="5095">5095</th><td><em>bool</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE" title='llvm::ARMBaseInstrInfo::isSwiftFastImmShift' data-ref="_ZNK4llvm16ARMBaseInstrInfo19isSwiftFastImmShiftEPKNS_12MachineInstrE">isSwiftFastImmShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="731MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="731MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5096">5096</th><td>  <b>if</b> (<a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>4</var>)</td></tr>
<tr><th id="5097">5097</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5098">5098</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="732ShOpVal" title='ShOpVal' data-type='unsigned int' data-ref="732ShOpVal">ShOpVal</dfn> = <a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5099">5099</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="733ShImm" title='ShImm' data-type='unsigned int' data-ref="733ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</a>(<a class="local col2 ref" href="#732ShOpVal" title='ShOpVal' data-ref="732ShOpVal">ShOpVal</a>);</td></tr>
<tr><th id="5100">5100</th><td>  <i>// Swift supports faster shifts for: lsl 2, lsl 1, and lsr 1.</i></td></tr>
<tr><th id="5101">5101</th><td>  <b>if</b> ((<a class="local col3 ref" href="#733ShImm" title='ShImm' data-ref="733ShImm">ShImm</a> == <var>1</var> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col2 ref" href="#732ShOpVal" title='ShOpVal' data-ref="732ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>) ||</td></tr>
<tr><th id="5102">5102</th><td>      ((<a class="local col3 ref" href="#733ShImm" title='ShImm' data-ref="733ShImm">ShImm</a> == <var>1</var> || <a class="local col3 ref" href="#733ShImm" title='ShImm' data-ref="733ShImm">ShImm</a> == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="5103">5103</th><td>       <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col2 ref" href="#732ShOpVal" title='ShOpVal' data-ref="732ShOpVal">ShOpVal</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>))</td></tr>
<tr><th id="5104">5104</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5105">5105</th><td></td></tr>
<tr><th id="5106">5106</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5107">5107</th><td>}</td></tr>
<tr><th id="5108">5108</th><td></td></tr>
<tr><th id="5109">5109</th><td><em>bool</em> ARMBaseInstrInfo::getRegSequenceLikeInputs(</td></tr>
<tr><th id="5110">5110</th><td>    <em>const</em> MachineInstr &amp;MI, <em>unsigned</em> DefIdx,</td></tr>
<tr><th id="5111">5111</th><td>    SmallVectorImpl&lt;<span class='error' title="use of undeclared identifier &apos;RegSubRegPairAndIdx&apos;">RegSubRegPairAndIdx</span>&gt; &amp;InputRegs) <em>const</em> {</td></tr>
<tr><th id="5112">5112</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; &quot;Invalid definition index&quot;) ? void (0) : __assert_fail (&quot;DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; \&quot;Invalid definition index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5112, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5113">5113</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isRegSequenceLike() &amp;&amp; &quot;Invalid kind of instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isRegSequenceLike() &amp;&amp; \&quot;Invalid kind of instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.isRegSequenceLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5114">5114</th><td></td></tr>
<tr><th id="5115">5115</th><td>  <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="5116">5116</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVDRR&apos; in namespace &apos;llvm::ARM&apos;">VMOVDRR</span>:</td></tr>
<tr><th id="5117">5117</th><td>    <i>// dX = VMOVDRR rY, rZ</i></td></tr>
<tr><th id="5118">5118</th><td><i>    // is the same as:</i></td></tr>
<tr><th id="5119">5119</th><td><i>    // dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1</i></td></tr>
<tr><th id="5120">5120</th><td><i>    // Populate the InputRegs accordingly.</i></td></tr>
<tr><th id="5121">5121</th><td><i>    // rY</i></td></tr>
<tr><th id="5122">5122</th><td>    <em>const</em> MachineOperand *MOReg = &amp;MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="5123">5123</th><td>    <b>if</b> (!MOReg-&gt;isUndef())</td></tr>
<tr><th id="5124">5124</th><td>      InputRegs.push_back(RegSubRegPairAndIdx(MOReg-&gt;getReg(),</td></tr>
<tr><th id="5125">5125</th><td>                                              MOReg-&gt;getSubReg(), ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>));</td></tr>
<tr><th id="5126">5126</th><td>    <i>// rZ</i></td></tr>
<tr><th id="5127">5127</th><td>    MOReg = &amp;MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="5128">5128</th><td>    <b>if</b> (!MOReg-&gt;isUndef())</td></tr>
<tr><th id="5129">5129</th><td>      InputRegs.push_back(RegSubRegPairAndIdx(MOReg-&gt;getReg(),</td></tr>
<tr><th id="5130">5130</th><td>                                              MOReg-&gt;getSubReg(), ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>));</td></tr>
<tr><th id="5131">5131</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5132">5132</th><td>  }</td></tr>
<tr><th id="5133">5133</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target dependent opcode missing&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5133)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5134">5134</th><td>}</td></tr>
<tr><th id="5135">5135</th><td></td></tr>
<tr><th id="5136">5136</th><td><em>bool</em> ARMBaseInstrInfo::getExtractSubregLikeInputs(</td></tr>
<tr><th id="5137">5137</th><td>    <em>const</em> MachineInstr &amp;MI, <em>unsigned</em> DefIdx,</td></tr>
<tr><th id="5138">5138</th><td>    <span class='error' title="unknown type name &apos;RegSubRegPairAndIdx&apos;">RegSubRegPairAndIdx</span> &amp;InputReg) <em>const</em> {</td></tr>
<tr><th id="5139">5139</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; &quot;Invalid definition index&quot;) ? void (0) : __assert_fail (&quot;DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; \&quot;Invalid definition index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5139, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5140">5140</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isExtractSubregLike() &amp;&amp; &quot;Invalid kind of instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isExtractSubregLike() &amp;&amp; \&quot;Invalid kind of instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5140, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.isExtractSubregLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5141">5141</th><td></td></tr>
<tr><th id="5142">5142</th><td>  <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="5143">5143</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVRRD&apos; in namespace &apos;llvm::ARM&apos;">VMOVRRD</span>:</td></tr>
<tr><th id="5144">5144</th><td>    <i>// rX, rY = VMOVRRD dZ</i></td></tr>
<tr><th id="5145">5145</th><td><i>    // is the same as:</i></td></tr>
<tr><th id="5146">5146</th><td><i>    // rX = EXTRACT_SUBREG dZ, ssub_0</i></td></tr>
<tr><th id="5147">5147</th><td><i>    // rY = EXTRACT_SUBREG dZ, ssub_1</i></td></tr>
<tr><th id="5148">5148</th><td>    <em>const</em> MachineOperand &amp;MOReg = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="5149">5149</th><td>    <b>if</b> (MOReg.isUndef())</td></tr>
<tr><th id="5150">5150</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5151">5151</th><td>    InputReg.Reg = MOReg.getReg();</td></tr>
<tr><th id="5152">5152</th><td>    InputReg.SubReg = MOReg.getSubReg();</td></tr>
<tr><th id="5153">5153</th><td>    InputReg.SubIdx = DefIdx == <var>0</var> ? ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span> : ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>;</td></tr>
<tr><th id="5154">5154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5155">5155</th><td>  }</td></tr>
<tr><th id="5156">5156</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target dependent opcode missing&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5156)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5157">5157</th><td>}</td></tr>
<tr><th id="5158">5158</th><td></td></tr>
<tr><th id="5159">5159</th><td><em>bool</em> ARMBaseInstrInfo::getInsertSubregLikeInputs(</td></tr>
<tr><th id="5160">5160</th><td>    <em>const</em> MachineInstr &amp;MI, <em>unsigned</em> DefIdx, <span class='error' title="unknown type name &apos;RegSubRegPair&apos;">RegSubRegPair</span> &amp;BaseReg,</td></tr>
<tr><th id="5161">5161</th><td>    <span class='error' title="unknown type name &apos;RegSubRegPairAndIdx&apos;">RegSubRegPairAndIdx</span> &amp;InsertedReg) <em>const</em> {</td></tr>
<tr><th id="5162">5162</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; &quot;Invalid definition index&quot;) ? void (0) : __assert_fail (&quot;DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; \&quot;Invalid definition index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DefIdx &lt; MI.getDesc().getNumDefs() &amp;&amp; <q>"Invalid definition index"</q>);</td></tr>
<tr><th id="5163">5163</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isInsertSubregLike() &amp;&amp; &quot;Invalid kind of instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isInsertSubregLike() &amp;&amp; \&quot;Invalid kind of instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5163, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.isInsertSubregLike() &amp;&amp; <q>"Invalid kind of instruction"</q>);</td></tr>
<tr><th id="5164">5164</th><td></td></tr>
<tr><th id="5165">5165</th><td>  <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="5166">5166</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSETLNi32&apos; in namespace &apos;llvm::ARM&apos;">VSETLNi32</span>:</td></tr>
<tr><th id="5167">5167</th><td>    <i>// dX = VSETLNi32 dY, rZ, imm</i></td></tr>
<tr><th id="5168">5168</th><td>    <em>const</em> MachineOperand &amp;MOBaseReg = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="5169">5169</th><td>    <em>const</em> MachineOperand &amp;MOInsertedReg = MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="5170">5170</th><td>    <b>if</b> (MOInsertedReg.isUndef())</td></tr>
<tr><th id="5171">5171</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5172">5172</th><td>    <em>const</em> MachineOperand &amp;MOIndex = MI.getOperand(<var>3</var>);</td></tr>
<tr><th id="5173">5173</th><td>    BaseReg.Reg = MOBaseReg.getReg();</td></tr>
<tr><th id="5174">5174</th><td>    BaseReg.SubReg = MOBaseReg.getSubReg();</td></tr>
<tr><th id="5175">5175</th><td></td></tr>
<tr><th id="5176">5176</th><td>    InsertedReg.Reg = MOInsertedReg.getReg();</td></tr>
<tr><th id="5177">5177</th><td>    InsertedReg.SubReg = MOInsertedReg.getSubReg();</td></tr>
<tr><th id="5178">5178</th><td>    InsertedReg.SubIdx = MOIndex.getImm() == <var>0</var> ? ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span> : ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>;</td></tr>
<tr><th id="5179">5179</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5180">5180</th><td>  }</td></tr>
<tr><th id="5181">5181</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target dependent opcode missing&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp&quot;, 5181)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target dependent opcode missing"</q>);</td></tr>
<tr><th id="5182">5182</th><td>}</td></tr>
<tr><th id="5183">5183</th><td></td></tr>
<tr><th id="5184">5184</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="5185">5185</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="734TF" title='TF' data-type='unsigned int' data-ref="734TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="5186">5186</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="735Mask" title='Mask' data-type='const unsigned int' data-ref="735Mask">Mask</dfn> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_OPTION_MASK" title='llvm::ARMII::TOF::MO_OPTION_MASK' data-ref="llvm::ARMII::TOF::MO_OPTION_MASK">MO_OPTION_MASK</a>;</td></tr>
<tr><th id="5187">5187</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col4 ref" href="#734TF" title='TF' data-ref="734TF">TF</a> &amp; <a class="local col5 ref" href="#735Mask" title='Mask' data-ref="735Mask">Mask</a>, <a class="local col4 ref" href="#734TF" title='TF' data-ref="734TF">TF</a> &amp; ~<a class="local col5 ref" href="#735Mask" title='Mask' data-ref="735Mask">Mask</a>);</td></tr>
<tr><th id="5188">5188</th><td>}</td></tr>
<tr><th id="5189">5189</th><td></td></tr>
<tr><th id="5190">5190</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5191">5191</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5192">5192</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARMII</span>;</td></tr>
<tr><th id="5193">5193</th><td></td></tr>
<tr><th id="5194">5194</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col6 decl" id="736TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [2]' data-ref="736TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5195">5195</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_LO16" title='llvm::ARMII::TOF::MO_LO16' data-ref="llvm::ARMII::TOF::MO_LO16">MO_LO16</a>, <q>"arm-lo16"</q>}, <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_HI16" title='llvm::ARMII::TOF::MO_HI16' data-ref="llvm::ARMII::TOF::MO_HI16">MO_HI16</a>, <q>"arm-hi16"</q>}};</td></tr>
<tr><th id="5196">5196</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col6 ref" href="#736TargetFlags" title='TargetFlags' data-ref="736TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5197">5197</th><td>}</td></tr>
<tr><th id="5198">5198</th><td></td></tr>
<tr><th id="5199">5199</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="5200">5200</th><td><a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16ARMBaseInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="5201">5201</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">ARMII</span>;</td></tr>
<tr><th id="5202">5202</th><td></td></tr>
<tr><th id="5203">5203</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col7 decl" id="737TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [6]' data-ref="737TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="5204">5204</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_COFFSTUB" title='llvm::ARMII::TOF::MO_COFFSTUB' data-ref="llvm::ARMII::TOF::MO_COFFSTUB">MO_COFFSTUB</a>, <q>"arm-coffstub"</q>},</td></tr>
<tr><th id="5205">5205</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_GOT" title='llvm::ARMII::TOF::MO_GOT' data-ref="llvm::ARMII::TOF::MO_GOT">MO_GOT</a>, <q>"arm-got"</q>},</td></tr>
<tr><th id="5206">5206</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_SBREL" title='llvm::ARMII::TOF::MO_SBREL' data-ref="llvm::ARMII::TOF::MO_SBREL">MO_SBREL</a>, <q>"arm-sbrel"</q>},</td></tr>
<tr><th id="5207">5207</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_DLLIMPORT" title='llvm::ARMII::TOF::MO_DLLIMPORT' data-ref="llvm::ARMII::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a>, <q>"arm-dllimport"</q>},</td></tr>
<tr><th id="5208">5208</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_SECREL" title='llvm::ARMII::TOF::MO_SECREL' data-ref="llvm::ARMII::TOF::MO_SECREL">MO_SECREL</a>, <q>"arm-secrel"</q>},</td></tr>
<tr><th id="5209">5209</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_NONLAZY" title='llvm::ARMII::TOF::MO_NONLAZY' data-ref="llvm::ARMII::TOF::MO_NONLAZY">MO_NONLAZY</a>, <q>"arm-nonlazy"</q>}};</td></tr>
<tr><th id="5210">5210</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col7 ref" href="#737TargetFlags" title='TargetFlags' data-ref="737TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="5211">5211</th><td>}</td></tr>
<tr><th id="5212">5212</th><td></td></tr>
<tr><th id="5213">5213</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="738Reg" title='Reg' data-type='unsigned int' data-ref="738Reg">Reg</dfn>,</td></tr>
<tr><th id="5214">5214</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="739From" title='From' data-type='MachineBasicBlock::iterator' data-ref="739From">From</dfn>,</td></tr>
<tr><th id="5215">5215</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="740To" title='To' data-type='MachineBasicBlock::iterator' data-ref="740To">To</dfn>,</td></tr>
<tr><th id="5216">5216</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="741TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="741TRI">TRI</dfn>) {</td></tr>
<tr><th id="5217">5217</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="742I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="742I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#739From" title='From' data-ref="739From">From</a>; <a class="local col2 ref" href="#742I" title='I' data-ref="742I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#740To" title='To' data-ref="740To">To</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#742I" title='I' data-ref="742I">I</a>)</td></tr>
<tr><th id="5218">5218</th><td>    <b>if</b> (<a class="local col2 ref" href="#742I" title='I' data-ref="742I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col8 ref" href="#738Reg" title='Reg' data-ref="738Reg">Reg</a>, <a class="local col1 ref" href="#741TRI" title='TRI' data-ref="741TRI">TRI</a>))</td></tr>
<tr><th id="5219">5219</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5220">5220</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5221">5221</th><td>}</td></tr>
<tr><th id="5222">5222</th><td></td></tr>
<tr><th id="5223">5223</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::findCMPToFoldIntoCBZ' data-ref="_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE">findCMPToFoldIntoCBZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="743Br" title='Br' data-type='llvm::MachineInstr *' data-ref="743Br">Br</dfn>,</td></tr>
<tr><th id="5224">5224</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="744TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="744TRI">TRI</dfn>) {</td></tr>
<tr><th id="5225">5225</th><td>  <i>// Search backwards to the instruction that defines CSPR. This may or not</i></td></tr>
<tr><th id="5226">5226</th><td><i>  // be a CMP, we check that after this loop. If we find another instruction</i></td></tr>
<tr><th id="5227">5227</th><td><i>  // that reads cpsr, we return nullptr.</i></td></tr>
<tr><th id="5228">5228</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="745CmpMI" title='CmpMI' data-type='MachineBasicBlock::iterator' data-ref="745CmpMI">CmpMI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#743Br" title='Br' data-ref="743Br">Br</a>;</td></tr>
<tr><th id="5229">5229</th><td>  <b>while</b> (<a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#743Br" title='Br' data-ref="743Br">Br</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="5230">5230</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a>;</td></tr>
<tr><th id="5231">5231</th><td>    <b>if</b> (CmpMI-&gt;modifiesRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, TRI))</td></tr>
<tr><th id="5232">5232</th><td>      <b>break</b>;</td></tr>
<tr><th id="5233">5233</th><td>    <b>if</b> (CmpMI-&gt;readsRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, TRI))</td></tr>
<tr><th id="5234">5234</th><td>      <b>break</b>;</td></tr>
<tr><th id="5235">5235</th><td>  }</td></tr>
<tr><th id="5236">5236</th><td></td></tr>
<tr><th id="5237">5237</th><td>  <i>// Check that this inst is a CMP r[0-7], #0 and that the register</i></td></tr>
<tr><th id="5238">5238</th><td><i>  // is not redefined between the cmp and the br.</i></td></tr>
<tr><th id="5239">5239</th><td>  <b>if</b> (CmpMI-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;tCMPi8&apos; in namespace &apos;llvm::ARM&apos;">tCMPi8</span> &amp;&amp; CmpMI-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span>)</td></tr>
<tr><th id="5240">5240</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5241">5241</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="746Reg" title='Reg' data-type='unsigned int' data-ref="746Reg">Reg</dfn> = <a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5242">5242</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="747PredReg" title='PredReg' data-type='unsigned int' data-ref="747PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="5243">5243</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col8 decl" id="748Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="748Pred">Pred</dfn> = <a class="ref" href="#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a>, <span class='refarg'><a class="local col7 ref" href="#747PredReg" title='PredReg' data-ref="747PredReg">PredReg</a></span>);</td></tr>
<tr><th id="5244">5244</th><td>  <b>if</b> (<a class="local col8 ref" href="#748Pred" title='Pred' data-ref="748Pred">Pred</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a> || <a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="5245">5245</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5246">5246</th><td>  <b>if</b> (!<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg">Reg</a>))</td></tr>
<tr><th id="5247">5247</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5248">5248</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE" title='llvm::registerDefinedBetween' data-ref="_ZN4llvm22registerDefinedBetweenEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PKNS_18TargetRegisterInfoE">registerDefinedBetween</a>(<a class="local col6 ref" href="#746Reg" title='Reg' data-ref="746Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#743Br" title='Br' data-ref="743Br">Br</a>, <a class="local col4 ref" href="#744TRI" title='TRI' data-ref="744TRI">TRI</a>))</td></tr>
<tr><th id="5249">5249</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5250">5250</th><td></td></tr>
<tr><th id="5251">5251</th><td>  <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#745CmpMI" title='CmpMI' data-ref="745CmpMI">CmpMI</a>;</td></tr>
<tr><th id="5252">5252</th><td>}</td></tr>
<tr><th id="5253">5253</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
