# RISC-V_Reference_SoC_Tapeout_Program
My learning journey through the RISC-V Reference SoC Tapeout Program with VSD and IIT Gandhinagar â€” a 20-week experience in end-to-end chip design and fabrication using Synopsys EDA tools and SCL180nm PDK.
