--------------- Build Started: 06/19/2013 14:47:49 Project: Bootloading_PSoC5_LP, Configuration: ARM GCC 4.4.1 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\wbz\AppData\Local\Cypress Semiconductor\PSoC Creator\2.2" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\wbz\Desktop\Element14 Posts\036 - Booting the PSoC 5LP Device - NS\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj" "-d" "CY8C5868LTI-LP039" "-s" "C:\Users\wbz\Desktop\Element14 Posts\036 - Booting the PSoC 5LP Device - NS\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Generated_Source\PSoC5" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=LE"
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 06/19/2013 14:48:23 ---------------
