
*** Running vivado
    with args -log controller_v2_b.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller_v2_b.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
215 Beta devices matching pattern found, 0 enabled.
source controller_v2_b.tcl -notrace
Command: synth_design -top controller_v2_b -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11130 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module invert [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module and2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module or2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xor2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:13]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:17]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nor2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xnor2 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:29]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module and3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:35]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module or3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:41]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nor3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:47]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:53]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xor3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:59]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xnor3 [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:65]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fa [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Adder [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:81]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module subtractor [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:104]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module booth_substep [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:149]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mul16x16_signed [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:193]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mul16_unsigned [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:226]
WARNING: [Synth 8-1935] empty port in module declaration [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:19]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.656 ; gain = 106.281 ; free physical = 4577 ; free virtual = 106686
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controller_v2_b' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:1]
	Parameter DB_W_IN bound to: 8 - type: integer 
	Parameter DB_H_IN bound to: 8 - type: integer 
	Parameter DB_C_IN bound to: 8 - type: integer 
	Parameter DB_W_OUT bound to: 8 - type: integer 
	Parameter DB_H_OUT bound to: 8 - type: integer 
	Parameter DB_C_OUT bound to: 8 - type: integer 
	Parameter WB_W bound to: 4 - type: integer 
	Parameter WB_H bound to: 4 - type: integer 
	Parameter WB_C bound to: 8 - type: integer 
	Parameter WB_K bound to: 4 - type: integer 
	Parameter CPF bound to: 2 - type: integer 
	Parameter KPF bound to: 2 - type: integer 
	Parameter STRIDE_H bound to: 2 - type: integer 
	Parameter STRIDE_W bound to: 2 - type: integer 
	Parameter PAD bound to: 1 - type: integer 
	Parameter OP_DELAY bound to: 3 - type: integer 
	Parameter RM_RING_LENGTH bound to: 6 - type: integer 
	Parameter RM_RD_PHY_ADDR_JUMP bound to: 1 - type: integer 
	Parameter RM_WR_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BM_RD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter CG bound to: 4 - type: integer 
	Parameter KG bound to: 2 - type: integer 
	Parameter GROUP bound to: 1 - type: integer 
	Parameter RM_WR_NUM_PER_CHANNEL bound to: 4 - type: integer 
	Parameter RM_WR_STRIDE bound to: 4 - type: integer 
	Parameter COUNT_PER_LAYER bound to: 8192 - type: integer 
	Parameter START_ADDR bound to: 0 - type: integer 
	Parameter LENGTH bound to: 512 - type: integer 
	Parameter DATA_ACCESS_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:27]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/delay.v:3]
INFO: [Synth 8-638] synthesizing module 'mul16_unsigned' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:226]
INFO: [Synth 8-638] synthesizing module 'mul16x16_signed' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:193]
INFO: [Synth 8-638] synthesizing module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:149]
INFO: [Synth 8-638] synthesizing module 'Adder' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:81]
INFO: [Synth 8-638] synthesizing module 'fa' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:71]
INFO: [Synth 8-638] synthesizing module 'xor3' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:59]
INFO: [Synth 8-638] synthesizing module 'xor2' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:13]
INFO: [Synth 8-256] done synthesizing module 'xor2' (2#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:13]
INFO: [Synth 8-256] done synthesizing module 'xor3' (3#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:59]
INFO: [Synth 8-638] synthesizing module 'and2' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:5]
INFO: [Synth 8-256] done synthesizing module 'and2' (4#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:5]
INFO: [Synth 8-638] synthesizing module 'or3' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:41]
INFO: [Synth 8-638] synthesizing module 'or2' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:9]
INFO: [Synth 8-256] done synthesizing module 'or2' (5#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:9]
INFO: [Synth 8-256] done synthesizing module 'or3' (6#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:41]
INFO: [Synth 8-256] done synthesizing module 'fa' (7#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:71]
INFO: [Synth 8-256] done synthesizing module 'Adder' (8#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:81]
INFO: [Synth 8-638] synthesizing module 'subtractor' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:104]
INFO: [Synth 8-638] synthesizing module 'invert' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:1]
INFO: [Synth 8-256] done synthesizing module 'invert' (9#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:1]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (10#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:104]
INFO: [Synth 8-256] done synthesizing module 'booth_substep' (11#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:149]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:204]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:204]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:205]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:206]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:207]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:208]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:209]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:210]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:212]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:213]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:214]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:215]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:216]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:217]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:218]
WARNING: [Synth 8-689] width (1) of port connection 'm' does not match port width (16) of module 'booth_substep' [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:219]
WARNING: [Synth 8-3848] Net b in module/entity mul16x16_signed does not have driver. [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:204]
WARNING: [Synth 8-3848] Net a in module/entity mul16x16_signed does not have driver. [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:204]
INFO: [Synth 8-256] done synthesizing module 'mul16x16_signed' (12#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:193]
INFO: [Synth 8-256] done synthesizing module 'mul16_unsigned' (13#1) [/home/jmz8rm/tidenet/verilog/rtl/user_proj_example/multlib.v:226]
WARNING: [Synth 8-308] ignoring empty port [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:20]
WARNING: [Synth 8-6014] Unused sequential element rm_wr_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:368]
INFO: [Synth 8-256] done synthesizing module 'controller_v2_b' (14#1) [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:1]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[15]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[14]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[13]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[12]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[11]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[10]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[9]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[8]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[7]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[6]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[5]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[4]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[3]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[2]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[1]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[0]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[15]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[14]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[13]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[12]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[11]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[10]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[9]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[8]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[7]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[6]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[5]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[4]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[3]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[2]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[1]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[0]
WARNING: [Synth 8-3331] design delay has unconnected port rst
WARNING: [Synth 8-3331] design delay__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design controller_v2_b has unconnected port blob_din_eop
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.906 ; gain = 136.531 ; free physical = 4592 ; free virtual = 106701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.906 ; gain = 136.531 ; free physical = 4592 ; free virtual = 106701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.910 ; gain = 144.535 ; free physical = 4591 ; free virtual = 106701
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "op_din_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "module_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_w_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_w_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "k_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_rd_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_offset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rm_wr_log_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:291]
WARNING: [Synth 8-6014] Unused sequential element rm_rd_log_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:291]
WARNING: [Synth 8-6014] Unused sequential element rm_rd_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:384]
WARNING: [Synth 8-6014] Unused sequential element rm_wr_addr_base_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:443]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.949 ; gain = 177.574 ; free physical = 4523 ; free virtual = 106633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7168  
+---Registers : 
	               32 Bit    Registers := 23    
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 457   
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 341   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller_v2_b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   4 Input     32 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module booth_substep 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module mul16x16_signed 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rm_wr_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "module_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_rd_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_offset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rm_wr_addr_base" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "op_din_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_w_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_w_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "k_c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rm_wr_log_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:291]
WARNING: [Synth 8-6014] Unused sequential element rm_rd_log_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:291]
WARNING: [Synth 8-6014] Unused sequential element rm_wr_addr_base_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:443]
WARNING: [Synth 8-6014] Unused sequential element rm_rd_phy_addr_reg was removed.  [/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.srcs/sources_1/imports/user_proj_example/controller_v2_b.v:384]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[15]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[14]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[13]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[12]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[11]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[10]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[9]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[8]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[7]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[6]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[5]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[4]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[3]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[2]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[1]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port A[0]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[15]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[14]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[13]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[12]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[11]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[10]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[9]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[8]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[7]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[6]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[5]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[4]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[3]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[2]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[1]
WARNING: [Synth 8-3331] design mul16x16_signed has unconnected port B[0]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[15]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[14]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[13]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[12]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[11]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[10]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[9]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[8]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[7]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[6]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[5]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[4]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[3]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[2]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[1]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port A[0]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[15]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[14]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[13]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[12]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[11]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[10]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[9]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[8]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[7]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[6]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[5]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[4]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[3]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[2]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[1]
WARNING: [Synth 8-3331] design mul16x16_signed__6 has unconnected port B[0]
WARNING: [Synth 8-3331] design mul16x16_signed__5 has unconnected port A[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_7/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_7/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_7/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_6/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_6/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_4/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_4/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_5/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_5/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_6/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_5/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_4/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[0]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[1]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[2]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[3]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[4]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[5]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[6]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[7]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_3/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_3/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_1/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_1/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_mul16_unsigned_2/nolabel_line227/P_reg[8]' (FD) to 'u_mul16_unsigned_2/nolabel_line227/P_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_3/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_2/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mul16_unsigned_1/nolabel_line227 /\P_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rm_rd_log_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\rm_wr_addr_base_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\rm_wr_addr_base_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\rm_wr_addr_base_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\rm_wr_addr_base_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\rm_wr_addr_base_reg[4] )
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[1]' (FDR) to 'c_d2_reg[1]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[2]' (FDR) to 'c_d2_reg[2]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[3]' (FDR) to 'c_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[4]' (FDR) to 'c_d2_reg[4]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[5]' (FDR) to 'c_d2_reg[5]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[6]' (FDR) to 'c_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[7]' (FDR) to 'c_d2_reg[7]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[8]' (FDR) to 'c_d2_reg[8]'
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[9]' (FDR) to 'c_d2_reg[9]'
WARNING: [Synth 8-3332] Sequential element (P_reg[31]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[30]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[29]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[28]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[27]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[26]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[25]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[24]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[23]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[22]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[21]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[20]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[19]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[18]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[17]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[16]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[15]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[14]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[13]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[12]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[11]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[10]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[9]) is unused and will be removed from module mul16x16_signed__1.
WARNING: [Synth 8-3332] Sequential element (P_reg[31]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[30]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[29]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[28]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[27]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[26]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[25]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[24]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[23]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[22]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[21]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[20]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[19]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[18]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[17]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[16]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[15]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[14]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[13]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[12]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[11]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[10]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[9]) is unused and will be removed from module mul16x16_signed__2.
WARNING: [Synth 8-3332] Sequential element (P_reg[31]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[30]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[29]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[28]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[27]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[26]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[25]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[24]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[23]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[22]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[21]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[20]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[19]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[18]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[17]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[16]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[15]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[14]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[13]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[12]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[11]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[10]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[9]) is unused and will be removed from module mul16x16_signed__3.
WARNING: [Synth 8-3332] Sequential element (P_reg[31]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[30]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[29]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[28]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[27]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[26]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[25]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[24]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[23]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[22]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[21]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[20]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[19]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[18]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[17]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[16]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[15]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[14]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[13]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[12]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[11]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[10]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[9]) is unused and will be removed from module mul16x16_signed__4.
WARNING: [Synth 8-3332] Sequential element (P_reg[31]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[30]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[29]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[28]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[27]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[26]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[25]) is unused and will be removed from module mul16x16_signed__5.
WARNING: [Synth 8-3332] Sequential element (P_reg[24]) is unused and will be removed from module mul16x16_signed__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'wm_rd_addr_tmp_reg[0]' (FDR) to 'c_d2_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1730.816 ; gain = 534.441 ; free physical = 4201 ; free virtual = 106310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 1730.816 ; gain = 534.441 ; free physical = 4220 ; free virtual = 106329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4218 ; free virtual = 106328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4218 ; free virtual = 106328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4218 ; free virtual = 106328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4223 ; free virtual = 106333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4223 ; free virtual = 106333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4223 ; free virtual = 106333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4223 ; free virtual = 106333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   126|
|3     |LUT1   |    58|
|4     |LUT2   |   159|
|5     |LUT3   |    33|
|6     |LUT4   |   111|
|7     |LUT5   |   276|
|8     |LUT6   |    26|
|9     |FDRE   |   497|
|10    |IBUF   |     4|
|11    |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------------+------+
|      |Instance    |Module                   |Cells |
+------+------------+-------------------------+------+
|1     |top         |                         |  1333|
|2     |  u_delay_1 |delay__1                 |     5|
|3     |  u_delay_2 |delay__parameterized0__1 |     8|
|4     |  u_delay_3 |delay__parameterized0    |     8|
|5     |  u_delay_4 |delay                    |     5|
+------+------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4223 ; free virtual = 106333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 681 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.816 ; gain = 536.441 ; free physical = 4225 ; free virtual = 106335
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1732.824 ; gain = 536.441 ; free physical = 4225 ; free virtual = 106335
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'controller_v2_b' is not ideal for floorplanning, since the cellview 'controller_v2_b' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 231 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1790.297 ; gain = 602.926 ; free physical = 4220 ; free virtual = 106330
INFO: [Common 17-1381] The checkpoint '/home/jmz8rm/tidenet/sim/caravel_mapping/caravel_mapping.runs/synth_1/controller_v2_b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controller_v2_b_utilization_synth.rpt -pb controller_v2_b_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1814.309 ; gain = 0.000 ; free physical = 4215 ; free virtual = 106324
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 15:37:54 2021...
