<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: power4.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_ee938c9b38771de4ba15b8a5e49a06fb.html">power4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">power4.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::ibm::power4{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> power4 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        PM_MRK_LSU_SRQ_INST_VALID = 0x933, <span class="comment">// Marked instruction valid in SRQ</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        PM_FPU1_SINGLE = 0x127, <span class="comment">// FPU1 executed single precision instruction</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        PM_DC_PREF_OUT_STREAMS = 0xc36, <span class="comment">// Out of prefetch streams</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        PM_FPU0_STALL3 = 0x121, <span class="comment">// FPU0 stalled in pipe3</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        PM_TB_BIT_TRANS = 0x8005, <span class="comment">// Time Base bit transition</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PM_GPR_MAP_FULL_CYC = 0x235, <span class="comment">// Cycles GPR mapper full</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        PM_MRK_ST_CMPL = 0x1003, <span class="comment">// Marked store instruction completed</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        PM_MRK_LSU_FLUSH_LRQ = 0x3910, <span class="comment">// Marked LRQ flushes</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        PM_FPU0_STF = 0x122, <span class="comment">// FPU0 executed store instruction</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        PM_FPU1_FMA = 0x105, <span class="comment">// FPU1 executed multiply-add instruction</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        PM_L2SA_MOD_TAG = 0xf06, <span class="comment">// L2 slice A transition from modified to tagged</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        PM_MRK_DATA_FROM_L275_SHR = 0x6c76, <span class="comment">// Marked data loaded from L2.75 shared</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        PM_1INST_CLB_CYC = 0x450, <span class="comment">// Cycles 1 instruction in CLB</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        PM_LSU1_FLUSH_ULD = 0xc04, <span class="comment">// LSU1 unaligned load flushes</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        PM_MRK_INST_FIN = 0x7005, <span class="comment">// Marked instruction finished</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        PM_MRK_LSU0_FLUSH_UST = 0x911, <span class="comment">// LSU0 marked unaligned store flushes</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        PM_FPU_FDIV = 0x1100, <span class="comment">// FPU executed FDIV instruction</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        PM_LSU_LRQ_S0_ALLOC = 0xc26, <span class="comment">// LRQ slot 0 allocated</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        PM_FPU0_FULL_CYC = 0x203, <span class="comment">// Cycles FPU0 issue queue full</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        PM_FPU_SINGLE = 0x5120, <span class="comment">// FPU executed single precision instruction</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        PM_FPU0_FMA = 0x101, <span class="comment">// FPU0 executed multiply-add instruction</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        PM_MRK_LSU1_FLUSH_ULD = 0x914, <span class="comment">// LSU1 marked unaligned load flushes</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        PM_LSU1_FLUSH_LRQ = 0xc06, <span class="comment">// LSU1 LRQ flushes</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        PM_L2SA_ST_HIT = 0xf11, <span class="comment">// L2 slice A store hits</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        PM_L2SB_SHR_INV = 0xf21, <span class="comment">// L2 slice B transition from shared to invalid</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        PM_DTLB_MISS = 0x904, <span class="comment">// Data TLB misses</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        PM_MRK_ST_MISS_L1 = 0x923, <span class="comment">// Marked L1 D cache store misses</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        PM_EXT_INT = 0x8002, <span class="comment">// External interrupts</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        PM_MRK_LSU1_FLUSH_LRQ = 0x916, <span class="comment">// LSU1 marked LRQ flushes</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        PM_MRK_ST_GPS = 0x6003, <span class="comment">// Marked store sent to GPS</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        PM_GRP_DISP_SUCCESS = 0x5001, <span class="comment">// Group dispatch success</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        PM_LSU1_LDF = 0x934, <span class="comment">// LSU1 executed Floating Point load instruction</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        PM_FAB_CMD_ISSUED = 0xf16, <span class="comment">// Fabric command issued</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        PM_LSU0_SRQ_STFWD = 0xc20, <span class="comment">// LSU0 SRQ store forwarded</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        PM_CR_MAP_FULL_CYC = 0x204, <span class="comment">// Cycles CR logical operation mapper full</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PM_MRK_LSU0_FLUSH_ULD = 0x910, <span class="comment">// LSU0 marked unaligned load flushes</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        PM_LSU_DERAT_MISS = 0x6900, <span class="comment">// DERAT misses</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        PM_FPU0_SINGLE = 0x123, <span class="comment">// FPU0 executed single precision instruction</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        PM_FPU1_FDIV = 0x104, <span class="comment">// FPU1 executed FDIV instruction</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        PM_FPU1_FEST = 0x116, <span class="comment">// FPU1 executed FEST instruction</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        PM_FPU0_FRSP_FCONV = 0x111, <span class="comment">// FPU0 executed FRSP or FCONV instructions</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        PM_MRK_ST_CMPL_INT = 0x3003, <span class="comment">// Marked store completed with intervention</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        PM_FXU_FIN = 0x3230, <span class="comment">// FXU produced a result</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        PM_FPU_STF = 0x6120, <span class="comment">// FPU executed store instruction</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PM_DSLB_MISS = 0x905, <span class="comment">// Data SLB misses</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PM_DATA_FROM_L275_SHR = 0x6c66, <span class="comment">// Data loaded from L2.75 shared</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PM_FXLS1_FULL_CYC = 0x214, <span class="comment">// Cycles FXU1/LS1 queue full</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PM_L3B0_DIR_MIS = 0xf01, <span class="comment">// L3 bank 0 directory misses</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PM_2INST_CLB_CYC = 0x451, <span class="comment">// Cycles 2 instructions in CLB</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        PM_MRK_STCX_FAIL = 0x925, <span class="comment">// Marked STCX failed</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        PM_LSU_LMQ_LHR_MERGE = 0x926, <span class="comment">// LMQ LHR merges</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        PM_FXU0_BUSY_FXU1_IDLE = 0x7002, <span class="comment">// FXU0 busy FXU1 idle</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        PM_L3B1_DIR_REF = 0xf02, <span class="comment">// L3 bank 1 directory references</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PM_MRK_LSU_FLUSH_UST = 0x7910, <span class="comment">// Marked unaligned store flushes</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        PM_MRK_DATA_FROM_L25_SHR = 0x5c76, <span class="comment">// Marked data loaded from L2.5 shared</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        PM_LSU_FLUSH_ULD = 0x1c00, <span class="comment">// LRQ unaligned load flushes</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        PM_MRK_BRU_FIN = 0x2005, <span class="comment">// Marked instruction BRU processing finished</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        PM_IERAT_XLATE_WR = 0x327, <span class="comment">// Translation written to ierat</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        PM_LSU0_BUSY = 0xc33, <span class="comment">// LSU0 busy</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        PM_L2SA_ST_REQ = 0xf10, <span class="comment">// L2 slice A store requests</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PM_DATA_FROM_MEM = 0x2c66, <span class="comment">// Data loaded from memory</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        PM_FPR_MAP_FULL_CYC = 0x201, <span class="comment">// Cycles FPR mapper full</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PM_FPU1_FULL_CYC = 0x207, <span class="comment">// Cycles FPU1 issue queue full</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PM_FPU0_FIN = 0x113, <span class="comment">// FPU0 produced a result</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PM_3INST_CLB_CYC = 0x452, <span class="comment">// Cycles 3 instructions in CLB</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PM_DATA_FROM_L35 = 0x3c66, <span class="comment">// Data loaded from L3.5</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PM_L2SA_SHR_INV = 0xf05, <span class="comment">// L2 slice A transition from shared to invalid</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PM_MRK_LSU_FLUSH_SRQ = 0x4910, <span class="comment">// Marked SRQ flushes</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PM_THRESH_TIMEO = 0x2003, <span class="comment">// Threshold timeout</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PM_FPU_FSQRT = 0x6100, <span class="comment">// FPU executed FSQRT instruction</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PM_MRK_LSU0_FLUSH_LRQ = 0x912, <span class="comment">// LSU0 marked LRQ flushes</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PM_FXLS0_FULL_CYC = 0x210, <span class="comment">// Cycles FXU0/LS0 queue full</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        PM_DATA_TABLEWALK_CYC = 0x936, <span class="comment">// Cycles doing data tablewalks</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        PM_FPU0_ALL = 0x103, <span class="comment">// FPU0 executed add</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        PM_FPU0_FEST = 0x112, <span class="comment">// FPU0 executed FEST instruction</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        PM_DATA_FROM_L25_MOD = 0x8c66, <span class="comment">// Data loaded from L2.5 modified</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x2002, <span class="comment">// Cycles LMQ and SRQ empty</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        PM_FPU_FEST = 0x3110, <span class="comment">// FPU executed FEST instruction</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        PM_0INST_FETCH = 0x8327, <span class="comment">// No instructions fetched</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        PM_LARX_LSU1 = 0xc77, <span class="comment">// Larx executed on LSU1</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        PM_LD_MISS_L1_LSU0 = 0xc12, <span class="comment">// LSU0 L1 D cache load misses</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        PM_L1_PREF = 0xc35, <span class="comment">// L1 cache data prefetches</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        PM_FPU1_STALL3 = 0x125, <span class="comment">// FPU1 stalled in pipe3</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        PM_BRQ_FULL_CYC = 0x205, <span class="comment">// Cycles branch queue full</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        PM_LARX = 0x4c70, <span class="comment">// Larx executed</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        PM_MRK_DATA_FROM_L35 = 0x3c76, <span class="comment">// Marked data loaded from L3.5</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        PM_WORK_HELD = 0x2001, <span class="comment">// Work held</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PM_MRK_LD_MISS_L1_LSU0 = 0x920, <span class="comment">// LSU0 L1 D cache load misses</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        PM_FXU_IDLE = 0x5002, <span class="comment">// FXU idle</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        PM_INST_CMPL = 0x8001, <span class="comment">// Instructions completed</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        PM_LSU1_FLUSH_UST = 0xc05, <span class="comment">// LSU1 unaligned store flushes</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PM_LSU0_FLUSH_ULD = 0xc00, <span class="comment">// LSU0 unaligned load flushes</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        PM_INST_FROM_L2 = 0x3327, <span class="comment">// Instructions fetched from L2</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PM_DATA_FROM_L3 = 0x1c66, <span class="comment">// Data loaded from L3</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PM_FPU0_DENORM = 0x120, <span class="comment">// FPU0 received denormalized data</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PM_FPU1_FMOV_FEST = 0x114, <span class="comment">// FPU1 executing FMOV or FEST instructions</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PM_GRP_DISP_REJECT = 0x8003, <span class="comment">// Group dispatch rejected</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PM_INST_FETCH_CYC = 0x323, <span class="comment">// Cycles at least 1 instruction fetched</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PM_LSU_LDF = 0x8930, <span class="comment">// LSU executed Floating Point load instruction</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PM_INST_DISP = 0x221, <span class="comment">// Instructions dispatched</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PM_L2SA_MOD_INV = 0xf07, <span class="comment">// L2 slice A transition from modified to invalid</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PM_DATA_FROM_L25_SHR = 0x5c66, <span class="comment">// Data loaded from L2.5 shared</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PM_FAB_CMD_RETRIED = 0xf17, <span class="comment">// Fabric command retried</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PM_L1_DCACHE_RELOAD_VALID = 0xc64, <span class="comment">// L1 reload data source valid</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        PM_MRK_GRP_ISSUED = 0x6005, <span class="comment">// Marked group issued</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        PM_FPU_FULL_CYC = 0x5200, <span class="comment">// Cycles FPU issue queue full</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        PM_FPU_FMA = 0x2100, <span class="comment">// FPU executed multiply-add instruction</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        PM_MRK_CRU_FIN = 0x4005, <span class="comment">// Marked instruction CRU processing finished</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        PM_MRK_LSU1_FLUSH_UST = 0x915, <span class="comment">// LSU1 marked unaligned store flushes</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        PM_MRK_FXU_FIN = 0x6004, <span class="comment">// Marked instruction FXU processing finished</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        PM_BR_ISSUED = 0x330, <span class="comment">// Branches issued</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PM_EE_OFF = 0x233, <span class="comment">// Cycles MSR(EE) bit off</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PM_INST_FROM_L3 = 0x5327, <span class="comment">// Instruction fetched from L3</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PM_ITLB_MISS = 0x900, <span class="comment">// Instruction TLB misses</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PM_FXLS_FULL_CYC = 0x8210, <span class="comment">// Cycles FXLS queue is full</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PM_FXU1_BUSY_FXU0_IDLE = 0x4002, <span class="comment">// FXU1 busy FXU0 idle</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PM_GRP_DISP_VALID = 0x223, <span class="comment">// Group dispatch valid</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PM_L2SC_ST_HIT = 0xf15, <span class="comment">// L2 slice C store hits</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        PM_MRK_GRP_DISP = 0x1002, <span class="comment">// Marked group dispatched</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        PM_L2SB_MOD_TAG = 0xf22, <span class="comment">// L2 slice B transition from modified to tagged</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        PM_INST_FROM_L25_L275 = 0x2327, <span class="comment">// Instruction fetched from L2.5/L2.75</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        PM_LSU_FLUSH_UST = 0x2c00, <span class="comment">// SRQ unaligned store flushes</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        PM_L2SB_ST_HIT = 0xf13, <span class="comment">// L2 slice B store hits</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        PM_FXU1_FIN = 0x236, <span class="comment">// FXU1 produced a result</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        PM_L3B1_DIR_MIS = 0xf03, <span class="comment">// L3 bank 1 directory misses</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        PM_4INST_CLB_CYC = 0x453, <span class="comment">// Cycles 4 instructions in CLB</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        PM_GRP_CMPL = 0x7003, <span class="comment">// Group completed</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        PM_DC_PREF_L2_CLONE_L3 = 0xc27, <span class="comment">// L2 prefetch cloned with L3</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        PM_FPU_FRSP_FCONV = 0x7110, <span class="comment">// FPU executed FRSP or FCONV instructions</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        PM_5INST_CLB_CYC = 0x454, <span class="comment">// Cycles 5 instructions in CLB</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        PM_MRK_LSU0_FLUSH_SRQ = 0x913, <span class="comment">// LSU0 marked SRQ flushes</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        PM_MRK_LSU_FLUSH_ULD = 0x8910, <span class="comment">// Marked unaligned load flushes</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        PM_8INST_CLB_CYC = 0x457, <span class="comment">// Cycles 8 instructions in CLB</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        PM_LSU_LMQ_FULL_CYC = 0x927, <span class="comment">// Cycles LMQ full</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        PM_ST_REF_L1_LSU0 = 0xc11, <span class="comment">// LSU0 L1 D cache store references</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        PM_LSU0_DERAT_MISS = 0x902, <span class="comment">// LSU0 DERAT misses</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        PM_LSU_SRQ_SYNC_CYC = 0x932, <span class="comment">// SRQ sync duration</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        PM_FPU_STALL3 = 0x2120, <span class="comment">// FPU stalled in pipe3</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        PM_MRK_DATA_FROM_L2 = 0x4c76, <span class="comment">// Marked data loaded from L2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        PM_FPU0_FMOV_FEST = 0x110, <span class="comment">// FPU0 executed FMOV or FEST instructions</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        PM_LSU0_FLUSH_SRQ = 0xc03, <span class="comment">// LSU0 SRQ flushes</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        PM_LD_REF_L1_LSU0 = 0xc10, <span class="comment">// LSU0 L1 D cache load references</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        PM_L2SC_SHR_INV = 0xf25, <span class="comment">// L2 slice C transition from shared to invalid</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        PM_LSU1_FLUSH_SRQ = 0xc07, <span class="comment">// LSU1 SRQ flushes</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        PM_LSU_LMQ_S0_ALLOC = 0x935, <span class="comment">// LMQ slot 0 allocated</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        PM_ST_REF_L1 = 0x7c10, <span class="comment">// L1 D cache store references</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        PM_LSU_SRQ_EMPTY_CYC = 0x4003, <span class="comment">// Cycles SRQ empty</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        PM_FPU1_STF = 0x126, <span class="comment">// FPU1 executed store instruction</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        PM_L3B0_DIR_REF = 0xf00, <span class="comment">// L3 bank 0 directory references</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        PM_RUN_CYC = 0x1005, <span class="comment">// Run cycles</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        PM_LSU_LMQ_S0_VALID = 0x931, <span class="comment">// LMQ slot 0 valid</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        PM_LSU_LRQ_S0_VALID = 0xc22, <span class="comment">// LRQ slot 0 valid</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PM_LSU0_LDF = 0x930, <span class="comment">// LSU0 executed Floating Point load instruction</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PM_MRK_IMR_RELOAD = 0x922, <span class="comment">// Marked IMR reloaded</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PM_7INST_CLB_CYC = 0x456, <span class="comment">// Cycles 7 instructions in CLB</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PM_MRK_GRP_TIMEO = 0x5005, <span class="comment">// Marked group completion timeout</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PM_FPU_FMOV_FEST = 0x8110, <span class="comment">// FPU executing FMOV or FEST instructions</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PM_GRP_DISP_BLK_SB_CYC = 0x231, <span class="comment">// Cycles group dispatch blocked by scoreboard</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PM_XER_MAP_FULL_CYC = 0x202, <span class="comment">// Cycles XER mapper full</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PM_ST_MISS_L1 = 0xc23, <span class="comment">// L1 D cache store misses</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PM_STOP_COMPLETION = 0x3001, <span class="comment">// Completion stopped</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        PM_MRK_GRP_CMPL = 0x4004, <span class="comment">// Marked group completed</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        PM_ISLB_MISS = 0x901, <span class="comment">// Instruction SLB misses</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        PM_CYC = 0x7, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        PM_LD_MISS_L1_LSU1 = 0xc16, <span class="comment">// LSU1 L1 D cache load misses</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PM_STCX_FAIL = 0x921, <span class="comment">// STCX failed</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        PM_LSU1_SRQ_STFWD = 0xc24, <span class="comment">// LSU1 SRQ store forwarded</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        PM_GRP_DISP = 0x2004, <span class="comment">// Group dispatches</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        PM_DATA_FROM_L2 = 0x4c66, <span class="comment">// Data loaded from L2</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        PM_L2_PREF = 0xc34, <span class="comment">// L2 cache prefetches</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PM_FPU0_FPSCR = 0x130, <span class="comment">// FPU0 executed FPSCR instruction</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        PM_FPU1_DENORM = 0x124, <span class="comment">// FPU1 received denormalized data</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        PM_MRK_DATA_FROM_L25_MOD = 0x8c76, <span class="comment">// Marked data loaded from L2.5 modified</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        PM_L2SB_ST_REQ = 0xf12, <span class="comment">// L2 slice B store requests</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        PM_L2SB_MOD_INV = 0xf23, <span class="comment">// L2 slice B transition from modified to invalid</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        PM_FPU0_FSQRT = 0x102, <span class="comment">// FPU0 executed FSQRT instruction</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        PM_LD_REF_L1 = 0x8c10, <span class="comment">// L1 D cache load references</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        PM_MRK_L1_RELOAD_VALID = 0xc74, <span class="comment">// Marked L1 reload data source valid</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        PM_L2SB_SHR_MOD = 0xf20, <span class="comment">// L2 slice B transition from shared to modified</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        PM_INST_FROM_L1 = 0x6327, <span class="comment">// Instruction fetched from L1</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PM_1PLUS_PPC_CMPL = 0x5003, <span class="comment">// One or more PPC instruction completed</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        PM_EE_OFF_EXT_INT = 0x237, <span class="comment">// Cycles MSR(EE) bit off and external interrupt pending</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        PM_L2SC_SHR_MOD = 0xf24, <span class="comment">// L2 slice C transition from shared to modified</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        PM_LSU_LRQ_FULL_CYC = 0x212, <span class="comment">// Cycles LRQ full</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        PM_IC_PREF_INSTALL = 0x325, <span class="comment">// Instruction prefetched installed in prefetch buffer</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        PM_MRK_LSU1_FLUSH_SRQ = 0x917, <span class="comment">// LSU1 marked SRQ flushes</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        PM_GCT_FULL_CYC = 0x200, <span class="comment">// Cycles GCT full</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        PM_INST_FROM_MEM = 0x1327, <span class="comment">// Instruction fetched from memory</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        PM_FXU_BUSY = 0x6002, <span class="comment">// FXU busy</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PM_ST_REF_L1_LSU1 = 0xc15, <span class="comment">// LSU1 L1 D cache store references</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PM_MRK_LD_MISS_L1 = 0x1920, <span class="comment">// Marked L1 D cache load misses</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        PM_MRK_LSU1_INST_FIN = 0xc32, <span class="comment">// LSU1 finished a marked instruction</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        PM_L1_WRITE_CYC = 0x333, <span class="comment">// Cycles writing to instruction L1</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        PM_BIQ_IDU_FULL_CYC = 0x324, <span class="comment">// Cycles BIQ or IDU full</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        PM_MRK_LSU0_INST_FIN = 0xc31, <span class="comment">// LSU0 finished a marked instruction</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        PM_L2SC_ST_REQ = 0xf14, <span class="comment">// L2 slice C store requests</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        PM_LSU1_BUSY = 0xc37, <span class="comment">// LSU1 busy</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        PM_FPU_ALL = 0x5100, <span class="comment">// FPU executed add</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        PM_LSU_SRQ_S0_ALLOC = 0xc25, <span class="comment">// SRQ slot 0 allocated</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        PM_GRP_MRK = 0x5004, <span class="comment">// Group marked in IDU</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        PM_FPU1_FIN = 0x117, <span class="comment">// FPU1 produced a result</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        PM_DC_PREF_STREAM_ALLOC = 0x907, <span class="comment">// D cache new prefetch stream allocated</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        PM_BR_MPRED_CR = 0x331, <span class="comment">// Branch mispredictions due CR bit setting</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        PM_BR_MPRED_TA = 0x332, <span class="comment">// Branch mispredictions due to target address</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        PM_CRQ_FULL_CYC = 0x211, <span class="comment">// Cycles CR issue queue full</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        PM_INST_FROM_PREF = 0x7327, <span class="comment">// Instructions fetched from prefetch</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        PM_LD_MISS_L1 = 0x3c10, <span class="comment">// L1 D cache load misses</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        PM_STCX_PASS = 0xc75, <span class="comment">// Stcx passes</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        PM_DC_INV_L2 = 0xc17, <span class="comment">// L1 D cache entries invalidated from L2</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        PM_LSU_SRQ_FULL_CYC = 0x213, <span class="comment">// Cycles SRQ full</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        PM_LSU0_FLUSH_LRQ = 0xc02, <span class="comment">// LSU0 LRQ flushes</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        PM_LSU_SRQ_S0_VALID = 0xc21, <span class="comment">// SRQ slot 0 valid</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        PM_LARX_LSU0 = 0xc73, <span class="comment">// Larx executed on LSU0</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        PM_GCT_EMPTY_CYC = 0x1004, <span class="comment">// Cycles GCT empty</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        PM_FPU1_ALL = 0x107, <span class="comment">// FPU1 executed add</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        PM_FPU1_FSQRT = 0x106, <span class="comment">// FPU1 executed FSQRT instruction</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        PM_FPU_FIN = 0x4110, <span class="comment">// FPU produced a result</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        PM_L2SA_SHR_MOD = 0xf04, <span class="comment">// L2 slice A transition from shared to modified</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        PM_MRK_LD_MISS_L1_LSU1 = 0x924, <span class="comment">// LSU1 L1 D cache load misses</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        PM_LSU_SRQ_STFWD = 0x1c20, <span class="comment">// SRQ store forwarded</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        PM_FXU0_FIN = 0x232, <span class="comment">// FXU0 produced a result</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        PM_MRK_FPU_FIN = 0x7004, <span class="comment">// Marked instruction FPU processing finished</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        PM_LSU_BUSY = 0x4c30, <span class="comment">// LSU busy</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        PM_INST_FROM_L35 = 0x4327, <span class="comment">// Instructions fetched from L3.5</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        PM_FPU1_FRSP_FCONV = 0x115, <span class="comment">// FPU1 executed FRSP or FCONV instructions</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        PM_SNOOP_TLBIE = 0x903, <span class="comment">// Snoop TLBIE</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        PM_FPU0_FDIV = 0x100, <span class="comment">// FPU0 executed FDIV instruction</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        PM_LD_REF_L1_LSU1 = 0xc14, <span class="comment">// LSU1 L1 D cache load references</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        PM_MRK_DATA_FROM_L275_MOD = 0x7c76, <span class="comment">// Marked data loaded from L2.75 modified</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        PM_HV_CYC = 0x3004, <span class="comment">// Hypervisor Cycles</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        PM_6INST_CLB_CYC = 0x455, <span class="comment">// Cycles 6 instructions in CLB</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        PM_LR_CTR_MAP_FULL_CYC = 0x206, <span class="comment">// Cycles LR/CTR mapper full</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        PM_L2SC_MOD_INV = 0xf27, <span class="comment">// L2 slice C transition from modified to invalid</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        PM_FPU_DENORM = 0x1120, <span class="comment">// FPU received denormalized data</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        PM_DATA_FROM_L275_MOD = 0x7c66, <span class="comment">// Data loaded from L2.75 modified</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        PM_LSU1_DERAT_MISS = 0x906, <span class="comment">// LSU1 DERAT misses</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        PM_IC_PREF_REQ = 0x326, <span class="comment">// Instruction prefetch requests</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        PM_MRK_LSU_FIN = 0x8004, <span class="comment">// Marked instruction LSU processing finished</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        PM_MRK_DATA_FROM_L3 = 0x1c76, <span class="comment">// Marked data loaded from L3</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        PM_MRK_DATA_FROM_MEM = 0x2c76, <span class="comment">// Marked data loaded from memory</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        PM_LSU0_FLUSH_UST = 0xc01, <span class="comment">// LSU0 unaligned store flushes</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        PM_LSU_FLUSH_LRQ = 0x6c00, <span class="comment">// LRQ flushes</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        PM_LSU_FLUSH_SRQ = 0x5c00, <span class="comment">// SRQ flushes</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    };</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;};</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">namespace </span>power4 = optkit::ibm::power4;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
