{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497165985592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497165985592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 15:26:25 2017 " "Processing started: Sun Jun 11 15:26:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497165985592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165985592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165985592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497165986162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497165986162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996453 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freq_meters.v(17) " "Verilog HDL information at freq_meters.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "chunklib/freq_meters.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/chunklib/freq_meters.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497165996454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chunklib/freq_meters.v 1 1 " "Found 1 design units, including 1 entities, in source file chunklib/freq_meters.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_meters " "Found entity 1: freq_meters" {  } { { "chunklib/freq_meters.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/chunklib/freq_meters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chunklib/div_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file chunklib/div_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_odd " "Found entity 1: div_odd" {  } { { "chunklib/div_odd.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/chunklib/div_odd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chunklib/div_even.v 1 1 " "Found 1 design units, including 1 entities, in source file chunklib/div_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_even " "Found entity 1: div_even" {  } { { "chunklib/div_even.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/chunklib/div_even.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chunklib/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file chunklib/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "chunklib/clk_div.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/chunklib/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996459 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_lineS.v(9) " "Verilog HDL information at shift_lineS.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "dsp/median_filter/shift_lineS.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/shift_lineS.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497165996460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp/median_filter/shift_lines.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp/median_filter/shift_lines.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_lineS " "Found entity 1: shift_lineS" {  } { { "dsp/median_filter/shift_lineS.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/shift_lineS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_src/imgbw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_src/imgbw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 imgbw_data " "Found entity 1: imgbw_data" {  } { { "img_src/imgbw_data.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/img_src/imgbw_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_src/img_src.v 1 1 " "Found 1 design units, including 1 entities, in source file img_src/img_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_src " "Found entity 1: img_src" {  } { { "img_src/img_src.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/img_src/img_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_src/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_src/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_src/img_data.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/img_src/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel " "Found entity 1: Sobel" {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGB2GREY.v(9) " "Verilog HDL Expression warning at RGB2GREY.v(9): truncated literal to match 10 bits" {  } { { "Sobel/RGB2GREY.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/RGB2GREY.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1497165996469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/rgb2grey.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/rgb2grey.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2GREY " "Found entity 1: RGB2GREY" {  } { { "Sobel/RGB2GREY.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/RGB2GREY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/pa_s.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/pa_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 PA_S " "Found entity 1: PA_S" {  } { { "Sobel/PA_S.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/PA_S.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/linebuffer_s.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/linebuffer_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer_S " "Found entity 1: LineBuffer_S" {  } { { "Sobel/LineBuffer_S.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/LineBuffer_S.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp/median_filter/medianfilterblock.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp/median_filter/medianfilterblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 medianfilterblock " "Found entity 1: medianfilterblock" {  } { { "dsp/median_filter/medianfilterblock.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/medianfilterblock.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp/median_filter/medianfilter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file dsp/median_filter/medianfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medfilter-art " "Found design unit 1: medfilter-art" {  } { { "dsp/median_filter/medianfilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/medianfilter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tri_compare-art " "Found design unit 2: tri_compare-art" {  } { { "dsp/median_filter/medianfilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/medianfilter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996955 ""} { "Info" "ISGN_ENTITY_NAME" "1 medfilter " "Found entity 1: medfilter" {  } { { "dsp/median_filter/medianfilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/medianfilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996955 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_compare " "Found entity 2: tri_compare" {  } { { "dsp/median_filter/medianfilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/medianfilter.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp/median_filter/averagefilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp/median_filter/averagefilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averagefilter-art " "Found design unit 1: averagefilter-art" {  } { { "dsp/median_filter/averagefilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/averagefilter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996956 ""} { "Info" "ISGN_ENTITY_NAME" "1 averagefilter " "Found entity 1: averagefilter" {  } { { "dsp/median_filter/averagefilter.vhd" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/median_filter/averagefilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp/img_process.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp/img_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_process " "Found entity 1: img_process" {  } { { "dsp/img_process.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/img_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1497165996963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996993 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1497165996995 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1497165996995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165996999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165996999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3/mac_3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3_0002 " "Found entity 1: MAC_3_0002" {  } { { "v/MAC_3/MAC_3_0002.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/MAC_3/MAC_3_0002.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT_S " "Found entity 1: SQRT_S" {  } { { "Sobel/SQRT_S.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/SQRT_S.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/mac_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/mac_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_C " "Found entity 1: MAC_C" {  } { { "Sobel/MAC_C.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/MAC_C.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497165997021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for \"GPIO_A\"" {  } { { "DE1_SoC_TV.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for \"GPIO_B\"" {  } { { "DE1_SoC_TV.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(345) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(345): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK_n img_src.v(73) " "Verilog HDL Implicit Net warning at img_src.v(73): created implicit net for \"VGA_CLK_n\"" {  } { { "img_src/img_src.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/img_src/img_src.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp_ydatab_a Sobel.v(264) " "Verilog HDL Implicit Net warning at Sobel.v(264): created implicit net for \"tmp_ydatab_a\"" {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp_ydatab_c Sobel.v(265) " "Verilog HDL Implicit Net warning at Sobel.v(265): created implicit net for \"tmp_ydatab_c\"" {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497165997023 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock0 Sobel.v(83) " "Verilog HDL error at Sobel.v(83): object \"clock0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(83) " "Verilog HDL error at Sobel.v(83): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(86) " "Verilog HDL error at Sobel.v(86): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock0 Sobel.v(163) " "Verilog HDL error at Sobel.v(163): object \"clock0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(163) " "Verilog HDL error at Sobel.v(163): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(166) " "Verilog HDL error at Sobel.v(166): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 166 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock0 Sobel.v(204) " "Verilog HDL error at Sobel.v(204): object \"clock0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 204 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(204) " "Verilog HDL error at Sobel.v(204): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 204 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(207) " "Verilog HDL error at Sobel.v(207): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 207 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock0 Sobel.v(244) " "Verilog HDL error at Sobel.v(244): object \"clock0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 244 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(244) " "Verilog HDL error at Sobel.v(244): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 244 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(247) " "Verilog HDL error at Sobel.v(247): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 247 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock0 Sobel.v(286) " "Verilog HDL error at Sobel.v(286): object \"clock0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 286 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(286) " "Verilog HDL error at Sobel.v(286): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 286 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aclr0 Sobel.v(289) " "Verilog HDL error at Sobel.v(289): object \"aclr0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Sobel/Sobel.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/Sobel/Sobel.v" 289 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1497165997031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "img_process.v(121) " "Verilog HDL Instantiation warning at img_process.v(121): instance has no name" {  } { { "dsp/img_process.v" "" { Text "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/dsp/img_process.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1497165997032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.map.smsg " "Generated suppressed messages file L:/2017_signal2/2017_signal2/lab3_image/lab3_stu_code/DE1_SoC_TV/DE1_SoC_TV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997133 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497165997249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 11 15:26:37 2017 " "Processing ended: Sun Jun 11 15:26:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497165997249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497165997249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497165997249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997249 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497165997922 ""}
