Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 445c04171bff4277ad120979d24676fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot multiplyXBar_tb_func_synth xil_defaultlib.multiplyXBar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.multiplyComputePynq_32
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.SingleBuffer_34
Compiling module xil_defaultlib.SingleBuffer_35
Compiling module xil_defaultlib.ParallelBuffer_33
Compiling module xil_defaultlib.integercomputeBlockPynq
Compiling module xil_defaultlib.multiplyComputePynq_28
Compiling module xil_defaultlib.SingleBuffer_30
Compiling module xil_defaultlib.SingleBuffer_31
Compiling module xil_defaultlib.ParallelBuffer_29
Compiling module xil_defaultlib.integercomputeBlockPynq_0
Compiling module xil_defaultlib.multiplyComputePynq_24
Compiling module xil_defaultlib.SingleBuffer_26
Compiling module xil_defaultlib.SingleBuffer_27
Compiling module xil_defaultlib.ParallelBuffer_25
Compiling module xil_defaultlib.integercomputeBlockPynq_1
Compiling module xil_defaultlib.multiplyComputePynq_20
Compiling module xil_defaultlib.SingleBuffer_22
Compiling module xil_defaultlib.SingleBuffer_23
Compiling module xil_defaultlib.ParallelBuffer_21
Compiling module xil_defaultlib.integercomputeBlockPynq_2
Compiling module xil_defaultlib.multiplyComputePynq_16
Compiling module xil_defaultlib.SingleBuffer_18
Compiling module xil_defaultlib.SingleBuffer_19
Compiling module xil_defaultlib.ParallelBuffer_17
Compiling module xil_defaultlib.integercomputeBlockPynq_3
Compiling module xil_defaultlib.multiplyComputePynq_12
Compiling module xil_defaultlib.SingleBuffer_14
Compiling module xil_defaultlib.SingleBuffer_15
Compiling module xil_defaultlib.ParallelBuffer_13
Compiling module xil_defaultlib.integercomputeBlockPynq_4
Compiling module xil_defaultlib.multiplyComputePynq_8
Compiling module xil_defaultlib.SingleBuffer_10
Compiling module xil_defaultlib.SingleBuffer_11
Compiling module xil_defaultlib.ParallelBuffer_9
Compiling module xil_defaultlib.integercomputeBlockPynq_5
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.SingleBuffer
Compiling module xil_defaultlib.SingleBuffer_7
Compiling module xil_defaultlib.ParallelBuffer
Compiling module xil_defaultlib.integercomputeBlockPynq_6
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.mux
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.XBar
Compiling module xil_defaultlib.multiplyXBar
Compiling module xil_defaultlib.multiplyXBar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplyXBar_tb_func_synth
