Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 10:28:45 2024
| Host         : PC-637 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.296        0.000                      0                  132        0.162        0.000                      0                  132        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.296        0.000                      0                  132        0.162        0.000                      0                  132        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 pwm1/width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/pwm_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.977ns (46.207%)  route 2.302ns (53.793%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDRE                                         r  pwm1/width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     5.657 r  pwm1/width_reg[1]/Q
                         net (fo=11, routed)          1.017     6.673    count/Q[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.295     6.968 r  count/ltOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.968    pwm1/S[0]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.500 r  pwm1/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm1/ltOp_carry_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.771 r  pwm1/ltOp_carry__0/CO[0]
                         net (fo=1, routed)           0.800     8.571    pwm1/ltOp
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.401     8.972 r  pwm1/pwm_i_2/O
                         net (fo=1, routed)           0.485     9.457    pwm1/pwm_i_2_n_0
    SLICE_X2Y33          FDSE                                         r  pwm1/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.515    14.887    pwm1/CLK
    SLICE_X2Y33          FDSE                                         r  pwm1/pwm_reg/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDSE (Setup_fdse_C_CE)      -0.371    14.753    pwm1/pwm_reg
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 pwm2/width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm2/pwm_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.756ns (39.873%)  route 2.648ns (60.127%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.625     5.177    pwm2/CLK
    SLICE_X7Y30          FDRE                                         r  pwm2/width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  pwm2/width_reg[1]/Q
                         net (fo=14, routed)          1.273     6.906    count/L[1]
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.030 r  count/ltOp_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.030    pwm2/ltOp_carry__0_1[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.562 r  pwm2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.562    pwm2/ltOp_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.833 r  pwm2/ltOp_carry__0/CO[0]
                         net (fo=1, routed)           0.760     8.592    pwm2/ltOp
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.373     8.965 r  pwm2/pwm_i_1/O
                         net (fo=1, routed)           0.616     9.581    pwm2/pwm_i_1_n_0
    SLICE_X2Y32          FDSE                                         r  pwm2/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.886    pwm2/CLK
    SLICE_X2Y32          FDSE                                         r  pwm2/pwm_reg/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X2Y32          FDSE (Setup_fdse_C_CE)      -0.169    14.940    pwm2/pwm_reg
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 pwm2/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm2/width_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.146ns (27.304%)  route 3.051ns (72.696%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.623     5.175    pwm2/CLK
    SLICE_X6Y28          FDRE                                         r  pwm2/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  pwm2/width_reg[5]/Q
                         net (fo=9, routed)           1.488     7.180    pwm2/width_reg[7]_0[5]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.152     7.332 r  pwm2/width[9]_i_6/O
                         net (fo=1, routed)           0.440     7.772    pwm2/width[9]_i_6_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.326     8.098 r  pwm2/width[9]_i_2/O
                         net (fo=10, routed)          0.742     8.840    pwm2/width[9]_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.150     8.990 r  pwm2/width[2]_i_1__0/O
                         net (fo=1, routed)           0.382     9.372    pwm2/width[2]_i_1__0_n_0
    SLICE_X9Y30          FDSE                                         r  pwm2/width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.442    14.814    pwm2/CLK
    SLICE_X9Y30          FDSE                                         r  pwm2/width_reg[2]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X9Y30          FDSE (Setup_fdse_C_D)       -0.271    14.766    pwm2/width_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.126ns (27.686%)  route 2.941ns (72.314%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.640     9.246    pwm1/width[10]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  pwm1/width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.508    14.880    pwm1/CLK
    SLICE_X4Y28          FDRE                                         r  pwm1/width_reg[4]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.898    pwm1/width_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.126ns (27.686%)  route 2.941ns (72.314%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.640     9.246    pwm1/width[10]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  pwm1/width_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.508    14.880    pwm1/CLK
    SLICE_X4Y28          FDSE                                         r  pwm1/width_reg[6]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y28          FDSE (Setup_fdse_C_CE)      -0.205    14.898    pwm1/width_reg[6]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.552     9.158    pwm1/width[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  pwm1/width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.882    pwm1/CLK
    SLICE_X3Y28          FDRE                                         r  pwm1/width_reg[3]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.914    pwm1/width_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.552     9.158    pwm1/width[10]_i_1_n_0
    SLICE_X3Y28          FDSE                                         r  pwm1/width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.882    pwm1/CLK
    SLICE_X3Y28          FDSE                                         r  pwm1/width_reg[5]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y28          FDSE (Setup_fdse_C_CE)      -0.205    14.914    pwm1/width_reg[5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.552     9.158    pwm1/width[10]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  pwm1/width_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.882    pwm1/CLK
    SLICE_X3Y28          FDRE                                         r  pwm1/width_reg[7]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.914    pwm1/width_reg[7]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.552     9.158    pwm1/width[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  pwm1/width_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.882    pwm1/CLK
    SLICE_X2Y28          FDRE                                         r  pwm1/width_reg[10]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    14.950    pwm1/width_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 pwm1/width_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.179    pwm1/CLK
    SLICE_X2Y29          FDSE                                         r  pwm1/width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.518     5.697 r  pwm1/width_reg[2]/Q
                         net (fo=10, routed)          1.165     6.862    pwm1/Q[2]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.152     7.014 f  pwm1/width[10]_i_7/O
                         net (fo=1, routed)           0.530     7.543    pwm1/width[10]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.332     7.875 r  pwm1/width[10]_i_3/O
                         net (fo=1, routed)           0.607     8.482    pwm1/width[10]_i_3_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124     8.606 r  pwm1/width[10]_i_1/O
                         net (fo=11, routed)          0.552     9.158    pwm1/width[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  pwm1/width_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.882    pwm1/CLK
    SLICE_X2Y28          FDRE                                         r  pwm1/width_reg[8]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    14.950    pwm1/width_reg[8]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fast/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/pulse_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.503    fast/CLK
    SLICE_X3Y31          FDRE                                         r  fast/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  fast/sig_count_reg[0]/Q
                         net (fo=3, routed)           0.109     1.754    fast/sig_count_reg[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  fast/pulse_fast_i_1/O
                         net (fo=1, routed)           0.000     1.799    fast/eqOp
    SLICE_X2Y31          FDRE                                         r  fast/pulse_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     2.017    fast/CLK
    SLICE_X2Y31          FDRE                                         r  fast/pulse_fast_reg/C
                         clock pessimism             -0.501     1.516    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120     1.636    fast/pulse_fast_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwm1/width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.569%)  route 0.175ns (48.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.500    pwm1/CLK
    SLICE_X3Y28          FDRE                                         r  pwm1/width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm1/width_reg[7]/Q
                         net (fo=8, routed)           0.175     1.816    pwm1/Q[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  pwm1/width[9]_i_1/O
                         net (fo=1, routed)           0.000     1.861    pwm1/p_0_in[9]
    SLICE_X2Y29          FDRE                                         r  pwm1/width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     2.015    pwm1/CLK
    SLICE_X2Y29          FDRE                                         r  pwm1/width_reg[9]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.636    pwm1/width_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pwm2/width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm2/width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.500    pwm2/CLK
    SLICE_X7Y30          FDRE                                         r  pwm2/width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm2/width_reg[1]/Q
                         net (fo=14, routed)          0.144     1.786    pwm2/width_reg[7]_0[1]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  pwm2/width[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    pwm2/width[1]_i_1__0_n_0
    SLICE_X7Y30          FDRE                                         r  pwm2/width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     2.014    pwm2/CLK
    SLICE_X7Y30          FDRE                                         r  pwm2/width_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092     1.592    pwm2/width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 count/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/sig_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.284%)  route 0.207ns (52.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.501    count/CLK
    SLICE_X3Y29          FDRE                                         r  count/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count/sig_count_reg[2]/Q
                         net (fo=10, routed)          0.207     1.850    count/sig_pos[2]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  count/sig_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    count/plusOp[5]
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     2.013    count/CLK
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[5]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     1.655    count/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 slow/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/pulse_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.501    slow/CLK
    SLICE_X5Y31          FDRE                                         r  slow/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  slow/sig_count_reg[1]/Q
                         net (fo=3, routed)           0.169     1.811    slow/sig_count_reg[1]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  slow/pulse_slow_i_1/O
                         net (fo=1, routed)           0.000     1.856    slow/eqOp
    SLICE_X4Y32          FDRE                                         r  slow/pulse_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.858     2.016    slow/CLK
    SLICE_X4Y32          FDRE                                         r  slow/pulse_slow_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091     1.607    slow/pulse_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/sig_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.499    count/CLK
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  count/sig_count_reg[6]/Q
                         net (fo=7, routed)           0.175     1.839    count/sig_pos[6]
    SLICE_X6Y29          LUT4 (Prop_lut4_I3_O)        0.043     1.882 r  count/sig_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    count/plusOp[7]
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     2.013    count/CLK
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[7]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.131     1.630    count/sig_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/sig_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.857%)  route 0.236ns (56.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.501    count/CLK
    SLICE_X3Y29          FDRE                                         r  count/sig_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count/sig_count_reg[1]/Q
                         net (fo=11, routed)          0.236     1.878    count/sig_pos[1]
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.043     1.921 r  count/sig_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.921    count/plusOp[4]
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     2.013    count/CLK
    SLICE_X6Y29          FDRE                                         r  count/sig_count_reg[4]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.133     1.667    count/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pwm1/width_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/width_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.297%)  route 0.199ns (51.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.500    pwm1/CLK
    SLICE_X3Y28          FDSE                                         r  pwm1/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDSE (Prop_fdse_C_Q)         0.141     1.641 r  pwm1/width_reg[5]/Q
                         net (fo=7, routed)           0.199     1.840    pwm1/Q[5]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  pwm1/width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    pwm1/p_0_in[6]
    SLICE_X4Y28          FDSE                                         r  pwm1/width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     2.012    pwm1/CLK
    SLICE_X4Y28          FDSE                                         r  pwm1/width_reg[6]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X4Y28          FDSE (Hold_fdse_C_D)         0.092     1.625    pwm1/width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fast/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/sig_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.593     1.506    fast/CLK
    SLICE_X3Y34          FDRE                                         r  fast/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  fast/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.765    fast/sig_count_reg[15]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  fast/sig_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    fast/sig_count_reg[12]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  fast/sig_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.862     2.020    fast/CLK
    SLICE_X3Y34          FDRE                                         r  fast/sig_count_reg[15]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    fast/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slow/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/sig_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.591     1.504    slow/CLK
    SLICE_X5Y34          FDRE                                         r  slow/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  slow/sig_count_reg[15]/Q
                         net (fo=3, routed)           0.117     1.763    slow/sig_count_reg[15]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  slow/sig_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    slow/sig_count_reg[12]_i_1__0_n_4
    SLICE_X5Y34          FDRE                                         r  slow/sig_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.860     2.018    slow/CLK
    SLICE_X5Y34          FDRE                                         r  slow/sig_count_reg[15]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.105     1.609    slow/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     count/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     count/sig_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     count/sig_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     count/sig_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     count/sig_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     count/sig_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     count/sig_count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     count/sig_count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     fast/pulse_fast_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     fast/sig_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     fast/sig_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     fast/sig_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     fast/sig_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     fast/sig_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     fast/sig_count_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     pwm2/pwm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     slow/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     slow/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34     slow/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     fast/pulse_fast_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     fast/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     fast/sig_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     fast/sig_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     fast/sig_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     pwm2/width_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     slow/pulse_slow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     slow/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     slow/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34     slow/sig_count_reg[12]/C



