var g_data = {"6":{"pr":"/\\tb_top#slave /SPI_slave_inst","ty":2,"dui":2,"dun":"work.SPI_slave_sva","asserts":[{"n":["assert_reset",3,34],"h":[0,1]},{"n":["assert_idle_to_chk_cmd",3,47],"h":[0,1]},{"n":["assert_idle_to_idle",3,56],"h":[0,0]},{"n":["assert_chk_cmd_to_idle",3,65],"h":[0,0]},{"n":["assert_chk_cmd_to_write",3,74],"h":[0,1]},{"n":["assert_chk_cmd_to_read_data",3,83],"h":[0,0]},{"n":["assert_chk_cmd_to_read_add",3,92],"h":[0,0]},{"n":["assert_read_add_to_idle",3,101],"h":[0,1]},{"n":["assert_read_add_to_read_add",3,110],"h":[0,1]},{"n":["assert_read_data_to_idle",3,119],"h":[0,1]},{"n":["assert_read_data_to_read_data",3,128],"h":[0,1]},{"n":["assert_write_to_idle",3,137],"h":[0,1]},{"n":["assert_write_to_write",3,146],"h":[0,1]},{"n":["assert_idle",3,161],"h":[0,1]},{"n":["assert_chk_cmd",3,173],"h":[0,1]},{"n":["assert_serial_to_parallel",3,201],"h":[0,1]},{"n":["assert_rx_valid",3,213],"h":[0,1]},{"n":["assert_miso",3,232],"h":[0,1]}],"ad":0},"8":{"pr":"/\\tb_top#RAM /RAM_sva_inst","ty":2,"dui":4,"dun":"work.SPI_ram_sva","asserts":[{"n":["assert_check_reset",5,33],"h":[0,1]},{"n":["assert_wr_addr_ram",5,44],"h":[0,1]},{"n":["assert_wr_data_ram",5,55],"h":[0,1]},{"n":["assert_rd_addr_ram",5,66],"h":[0,1]},{"n":["assert_rd_data_ram",5,75],"h":[0,1]},{"n":["assert_tx_valid",5,86],"h":[0,1]}],"ad":0}}
processAssertionsData(g_data);