// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv2d_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state8 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [19:0] buffer_0_reg_222;
reg   [0:0] in_d_0_reg_232;
reg   [0:0] in_d_0_reg_232_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] in_d_0_reg_232_pp0_iter2_reg;
wire   [14:0] zext_ln24_fu_245_p1;
reg   [14:0] zext_ln24_reg_579;
wire    ap_CS_fsm_state2;
wire   [13:0] add_ln24_fu_249_p2;
reg   [13:0] add_ln24_reg_584;
wire   [4:0] out_d_fu_261_p2;
reg   [4:0] out_d_reg_592;
wire  signed [19:0] sext_ln34_fu_309_p1;
reg  signed [19:0] sext_ln34_reg_597;
wire   [0:0] icmp_ln24_fu_255_p2;
wire   [0:0] icmp_ln31_fu_390_p2;
wire    ap_CS_fsm_state3;
wire   [9:0] add_ln31_fu_396_p2;
reg   [9:0] add_ln31_reg_606;
wire   [4:0] select_ln32_fu_414_p3;
reg   [4:0] select_ln32_reg_611;
wire   [4:0] select_ln31_fu_460_p3;
reg   [4:0] select_ln31_reg_616;
wire  signed [10:0] add_ln37_fu_472_p2;
reg  signed [10:0] add_ln37_reg_621;
reg   [13:0] input_addr_reg_626;
reg   [15:0] input_load_reg_631;
reg   [18:0] trunc_ln_reg_636;
wire   [19:0] buffer_fu_512_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [4:0] out_w_fu_568_p2;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_in_d_0_phi_fu_236_p4;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] out_d_0_reg_167;
reg   [13:0] phi_mul_reg_178;
reg   [9:0] indvar_flatten_reg_189;
reg   [4:0] out_h_0_reg_200;
reg   [4:0] out_w_0_reg_211;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln37_3_fu_482_p1;
wire   [63:0] zext_ln43_fu_563_p1;
reg   [31:0] kernel_buffer_0_1_fu_138;
wire  signed [31:0] kernel_buffer_0_fu_351_p1;
wire   [3:0] trunc_ln25_fu_267_p1;
wire   [15:0] tmp_1_fu_271_p18;
wire   [15:0] tmp_3_fu_313_p18;
wire   [9:0] shl_ln_fu_360_p3;
wire   [6:0] shl_ln37_1_fu_372_p3;
wire   [10:0] zext_ln37_2_fu_368_p1;
wire   [10:0] zext_ln37_4_fu_380_p1;
wire   [0:0] icmp_ln33_fu_408_p2;
wire   [4:0] out_h_fu_402_p2;
wire   [9:0] shl_ln37_mid1_fu_422_p3;
wire   [6:0] shl_ln37_1_mid1_fu_434_p3;
wire   [10:0] zext_ln37_fu_430_p1;
wire   [10:0] zext_ln37_16_fu_442_p1;
wire   [10:0] sub_ln37_5_fu_446_p2;
wire   [10:0] sub_ln37_fu_384_p2;
wire   [10:0] zext_ln35_fu_468_p1;
wire   [10:0] select_ln32_12_fu_452_p3;
wire  signed [31:0] sext_ln37_1_fu_478_p1;
wire  signed [31:0] mul_ln37_fu_493_p0;
wire  signed [15:0] mul_ln37_fu_493_p1;
wire   [31:0] mul_ln37_fu_493_p2;
wire  signed [19:0] sext_ln37_2_fu_509_p1;
wire   [0:0] tmp_fu_518_p3;
wire   [0:0] xor_ln42_fu_530_p2;
wire   [15:0] select_ln42_fu_536_p3;
wire   [15:0] trunc_ln42_fu_526_p1;
wire  signed [14:0] sext_ln43_fu_551_p1;
wire   [14:0] add_ln43_1_fu_554_p2;
wire  signed [31:0] sext_ln43_1_fu_559_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

network_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
network_mux_164_16_1_1_U19(
    .din0(16'd42),
    .din1(16'd65410),
    .din2(16'd2975),
    .din3(16'd2544),
    .din4(16'd65511),
    .din5(16'd3715),
    .din6(16'd36),
    .din7(16'd65212),
    .din8(16'd5031),
    .din9(16'd0),
    .din10(16'd907),
    .din11(16'd65466),
    .din12(16'd3224),
    .din13(16'd65314),
    .din14(16'd3299),
    .din15(16'd3923),
    .din16(trunc_ln25_fu_267_p1),
    .dout(tmp_1_fu_271_p18)
);

network_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
network_mux_164_16_1_1_U20(
    .din0(16'd1530),
    .din1(16'd62220),
    .din2(16'd63391),
    .din3(16'd63685),
    .din4(16'd4672),
    .din5(16'd3149),
    .din6(16'd3768),
    .din7(16'd61476),
    .din8(16'd2451),
    .din9(16'd3116),
    .din10(16'd4783),
    .din11(16'd61863),
    .din12(16'd63203),
    .din13(16'd25),
    .din14(16'd2437),
    .din15(16'd637),
    .din16(trunc_ln25_fu_267_p1),
    .dout(tmp_3_fu_313_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln31_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((icmp_ln31_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        buffer_0_reg_222 <= sext_ln34_reg_597;
    end else if (((in_d_0_reg_232_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buffer_0_reg_222 <= buffer_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        in_d_0_reg_232 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (in_d_0_reg_232 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        in_d_0_reg_232 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_189 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_189 <= add_ln31_reg_606;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_390_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_d_0_reg_167 <= out_d_reg_592;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_0_reg_167 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        out_h_0_reg_200 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_h_0_reg_200 <= select_ln31_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        out_w_0_reg_211 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_w_0_reg_211 <= out_w_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_390_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_178 <= add_ln24_reg_584;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_178 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln24_reg_584 <= add_ln24_fu_249_p2;
        out_d_reg_592 <= out_d_fu_261_p2;
        zext_ln24_reg_579[13 : 0] <= zext_ln24_fu_245_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln31_reg_606 <= add_ln31_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln37_reg_621 <= add_ln37_fu_472_p2;
        input_addr_reg_626 <= zext_ln37_3_fu_482_p1;
        select_ln31_reg_616 <= select_ln31_fu_460_p3;
        select_ln32_reg_611 <= select_ln32_fu_414_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_d_0_reg_232_pp0_iter1_reg <= in_d_0_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        in_d_0_reg_232_pp0_iter2_reg <= in_d_0_reg_232_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (in_d_0_reg_232 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_load_reg_631 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        kernel_buffer_0_1_fu_138 <= kernel_buffer_0_fu_351_p1;
        sext_ln34_reg_597 <= sext_ln34_fu_309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (in_d_0_reg_232_pp0_iter1_reg == 1'd0))) begin
        trunc_ln_reg_636 <= {{mul_ln37_fu_493_p2[31:13]}};
    end
end

always @ (*) begin
    if ((ap_phi_mux_in_d_0_phi_fu_236_p4 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln24_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((in_d_0_reg_232 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_in_d_0_phi_fu_236_p4 = 1'd1;
    end else begin
        ap_phi_mux_in_d_0_phi_fu_236_p4 = in_d_0_reg_232;
    end
end

always @ (*) begin
    if (((icmp_ln24_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln24_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln31_fu_390_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_phi_mux_in_d_0_phi_fu_236_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_phi_mux_in_d_0_phi_fu_236_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_249_p2 = (phi_mul_reg_178 + 14'd784);

assign add_ln31_fu_396_p2 = (indvar_flatten_reg_189 + 10'd1);

assign add_ln37_fu_472_p2 = (zext_ln35_fu_468_p1 + select_ln32_12_fu_452_p3);

assign add_ln43_1_fu_554_p2 = ($signed(zext_ln24_reg_579) + $signed(sext_ln43_fu_551_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buffer_fu_512_p2 = ($signed(sext_ln37_2_fu_509_p1) + $signed(buffer_0_reg_222));

assign icmp_ln24_fu_255_p2 = ((out_d_0_reg_167 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_390_p2 = ((indvar_flatten_reg_189 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_408_p2 = ((out_w_0_reg_211 == 5'd28) ? 1'b1 : 1'b0);

assign input_r_address0 = input_addr_reg_626;

assign kernel_buffer_0_fu_351_p1 = $signed(tmp_3_fu_313_p18);

assign mul_ln37_fu_493_p0 = kernel_buffer_0_1_fu_138;

assign mul_ln37_fu_493_p1 = input_load_reg_631;

assign mul_ln37_fu_493_p2 = ($signed(mul_ln37_fu_493_p0) * $signed(mul_ln37_fu_493_p1));

assign out_d_fu_261_p2 = (out_d_0_reg_167 + 5'd1);

assign out_h_fu_402_p2 = (out_h_0_reg_200 + 5'd1);

assign out_w_fu_568_p2 = (5'd1 + select_ln32_reg_611);

assign output_r_address0 = zext_ln43_fu_563_p1;

assign output_r_d0 = (trunc_ln42_fu_526_p1 & select_ln42_fu_536_p3);

assign select_ln31_fu_460_p3 = ((icmp_ln33_fu_408_p2[0:0] === 1'b1) ? out_h_fu_402_p2 : out_h_0_reg_200);

assign select_ln32_12_fu_452_p3 = ((icmp_ln33_fu_408_p2[0:0] === 1'b1) ? sub_ln37_5_fu_446_p2 : sub_ln37_fu_384_p2);

assign select_ln32_fu_414_p3 = ((icmp_ln33_fu_408_p2[0:0] === 1'b1) ? 5'd0 : out_w_0_reg_211);

assign select_ln42_fu_536_p3 = ((xor_ln42_fu_530_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign sext_ln34_fu_309_p1 = $signed(tmp_1_fu_271_p18);

assign sext_ln37_1_fu_478_p1 = add_ln37_fu_472_p2;

assign sext_ln37_2_fu_509_p1 = $signed(trunc_ln_reg_636);

assign sext_ln43_1_fu_559_p1 = $signed(add_ln43_1_fu_554_p2);

assign sext_ln43_fu_551_p1 = add_ln37_reg_621;

assign shl_ln37_1_fu_372_p3 = {{out_h_0_reg_200}, {2'd0}};

assign shl_ln37_1_mid1_fu_434_p3 = {{out_h_fu_402_p2}, {2'd0}};

assign shl_ln37_mid1_fu_422_p3 = {{out_h_fu_402_p2}, {5'd0}};

assign shl_ln_fu_360_p3 = {{out_h_0_reg_200}, {5'd0}};

assign sub_ln37_5_fu_446_p2 = (zext_ln37_fu_430_p1 - zext_ln37_16_fu_442_p1);

assign sub_ln37_fu_384_p2 = (zext_ln37_2_fu_368_p1 - zext_ln37_4_fu_380_p1);

assign tmp_fu_518_p3 = buffer_0_reg_222[32'd19];

assign trunc_ln25_fu_267_p1 = out_d_0_reg_167[3:0];

assign trunc_ln42_fu_526_p1 = buffer_0_reg_222[15:0];

assign xor_ln42_fu_530_p2 = (tmp_fu_518_p3 ^ 1'd1);

assign zext_ln24_fu_245_p1 = phi_mul_reg_178;

assign zext_ln35_fu_468_p1 = select_ln32_fu_414_p3;

assign zext_ln37_16_fu_442_p1 = shl_ln37_1_mid1_fu_434_p3;

assign zext_ln37_2_fu_368_p1 = shl_ln_fu_360_p3;

assign zext_ln37_3_fu_482_p1 = $unsigned(sext_ln37_1_fu_478_p1);

assign zext_ln37_4_fu_380_p1 = shl_ln37_1_fu_372_p3;

assign zext_ln37_fu_430_p1 = shl_ln37_mid1_fu_422_p3;

assign zext_ln43_fu_563_p1 = $unsigned(sext_ln43_1_fu_559_p1);

always @ (posedge ap_clk) begin
    zext_ln24_reg_579[14] <= 1'b0;
end

endmodule //pointwise_conv2d_fix
