// Seed: 4133161344
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  output wire id_43;
  output wire id_42;
  inout wire id_41;
  input wire id_40;
  input wire id_39;
  output wire id_38;
  inout wire id_37;
  input wire id_36;
  output wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_44;
  always id_5 = 1;
  module_0 modCall_1 (id_44);
  wire id_45;
  assign id_5 = 1;
  initial
    if (1) id_43 = id_41;
    else $display(1, 1);
  assign id_26 = id_17;
  assign id_3  = 1;
  wire id_46;
  tri1 id_47, id_48 = 1, id_49;
  logic [7:0][1] id_50, id_51;
  wire id_52;
  assign id_20 = id_2;
endmodule
