---
marp: true
theme: seed-slides
paginate: true
header: "Seed - Chapitre 05"
footer: "Le Processeur (CPU)"
---

<!-- _class: lead -->

# Chapitre 05 : Le Processeur (CPU)

> "Si vous ne pouvez pas le construire, vous ne le comprenez pas." â€” Feynman

---

# ğŸ¯ OÃ¹ en sommes-nous ?

<div class="figure">
<img src="assets/cpu-datapath.svg" alt="CPU Datapath">
<div class="figure-caption">Le CPU â€” point culminant du matÃ©riel</div>
</div>

Nous assemblons toutes les piÃ¨ces !

---

# Qu'est-ce qu'un CPU ?

Le CPU (Central Processing Unit) :

<div class="process-step">
<div class="step-number">1</div>
<div class="step-content">
<div class="step-title">Lit</div>
les instructions depuis la mÃ©moire
</div>
</div>

<div class="process-step">
<div class="step-number">2</div>
<div class="step-content">
<div class="step-title">DÃ©code</div>
pour comprendre quoi faire
</div>
</div>

<div class="process-step">
<div class="step-number">3</div>
<div class="step-content">
<div class="step-title">ExÃ©cute</div>
les opÃ©rations
</div>
</div>

<div class="process-step">
<div class="step-number">4</div>
<div class="step-content">
<div class="step-title">RÃ©pÃ¨te</div>
Ã  l'infini (jusqu'Ã  HALT)
</div>
</div>

---

# Ce qu'on a construit

| Chapitre | Composant | RÃ´le |
|:---------|:----------|:-----|
| 1 | Portes | Briques de base |
| 2 | ALU | Calculs |
| 3 | Registres | R0-R15 |
| 3 | PC | Adresse courante |
| 3 | RAM | Programme + donnÃ©es |
| 4 | ISA | Instructions |

---

# Ce qu'il reste Ã  construire

<div class="columns">
<div>

- **DÃ©codeur** : Analyse les bits
- **UnitÃ© de contrÃ´le** : DÃ©cide quoi activer

</div>
<div>

- **Multiplexeurs** : Routent les donnÃ©es
- **Le CPU** : L'assemblage final !

</div>
</div>

<div class="key-concept">
<div class="key-concept-title">Assemblage</div>
Connecter les composants existants avec la logique de contrÃ´le
</div>

---

# Le Cycle Fetch-Decode-Execute

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  FETCH  â”‚â”€â”€â”€â–ºâ”‚ DECODE  â”‚â”€â”€â”€â–ºâ”‚ EXECUTE â”‚
â”‚ PCâ†’Mem  â”‚    â”‚ Analyserâ”‚    â”‚  ALU    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â–²                              â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            Cycle infini
```

---

# Architecture du CPU (Datapath)

<div class="figure">
<img src="assets/cpu-datapath.svg" alt="Datapath complet">
<div class="figure-caption">Le datapath â€” chemin des donnÃ©es Ã  travers le CPU</div>
</div>

---

# Vue SchÃ©matique du Datapath

```
     PC â”€â”€â–º MÃ©m Instr â”€â”€â–º DÃ©codeur
                              â”‚
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â–¼          â–¼          â–¼
              ContrÃ´le    RegFile     Extend
                   â”‚          â”‚          â”‚
                   â–¼          â–¼          â–¼
                   â””â”€â”€â”€â”€â–º ALU â—„â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
                   â–¼               â–¼
              MÃ©m Data        Writeback
```

---

# Ã‰tage 1 : Fetch (IF)

<div class="columns">
<div>

```
PC â”€â”€â–º MÃ©moire Instructions
         â”‚
         â–¼
    instruction (32 bits)
```

**Actions :**
- PC envoie l'adresse
- MÃ©moire renvoie l'instruction
- PC prÃ©parÃ© pour PC+4

</div>
<div>

<div class="callout callout-note">
<div class="callout-title">Instruction Fetch</div>
Lecture de 32 bits Ã  l'adresse pointÃ©e par PC
</div>

</div>
</div>

---

# Ã‰tage 2 : Decode (ID)

<div class="columns">
<div>

```
instruction â”€â”€â–º DÃ©codeur
                   â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â–¼              â–¼              â–¼
  cond, class    Rn, Rd, Rm    imm
    â”‚
    â–¼
ContrÃ´le â”€â”€â–º signaux
```

</div>
<div>

**DÃ©coupe les champs :**
- Condition (4 bits)
- Classe d'instruction
- Registres sources/dest
- ImmÃ©diat Ã©tendu

</div>
</div>

---

# Le DÃ©codeur â€” DÃ©tail des Champs

<table class="encoding">
<tr><th>Signal</th><th>Bits</th><th>Description</th></tr>
<tr><td>cond</td><td>31-28</td><td>Condition (EQ, NE...)</td></tr>
<tr><td>class</td><td>27-25</td><td>Type (ALU, MEM, BRANCH)</td></tr>
<tr><td>op</td><td>24-21</td><td>OpÃ©ration ALU</td></tr>
<tr><td>S</td><td>20</td><td>Mettre Ã  jour flags ?</td></tr>
<tr><td>Rn</td><td>19-16</td><td>Source 1</td></tr>
<tr><td>Rd</td><td>15-12</td><td>Destination</td></tr>
<tr><td>Rm/Imm</td><td>11-0</td><td>Source 2 / ImmÃ©diat</td></tr>
</table>

---

# L'UnitÃ© de ContrÃ´le

<div class="columns">
<div class="figure">
<img src="assets/control-unit.svg" alt="Control Unit">
<div class="figure-caption">L'unitÃ© de contrÃ´le gÃ©nÃ¨re les signaux</div>
</div>
<div>

GÃ©nÃ¨re les **signaux de contrÃ´le** basÃ©s sur l'opcode.

</div>
</div>

---

# Signaux de ContrÃ´le

| Instruction | reg_write | mem_read | mem_write | alu_src |
|:------------|:---------:|:--------:|:---------:|:-------:|
| ADD | 1 | 0 | 0 | reg |
| ADD #imm | 1 | 0 | 0 | imm |
| LDR | 1 | 1 | 0 | imm |
| STR | 0 | 0 | 1 | imm |
| B | 0 | 0 | 0 | â€” |
| CMP | 0 | 0 | 0 | reg |

---

# Ã‰tage 3 : Register Read (ID suite)

```
Rn, Rm â”€â”€â–º Banc de Registres â”€â”€â–º Data_A, Data_B
```

<div class="callout callout-tip">
<div class="callout-title">Lecture simultanÃ©e</div>
Le banc de registres a 2 ports de lecture, on lit Rn et Rm en parallÃ¨le.
</div>

---

# Ã‰tage 4 : Execute (EX)

```
Data_A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â”œâ”€â”€â–º ALU â”€â”€â–º RÃ©sultat, Flags
Data_B ou Imm â”€â”€â”€â”˜
```

**Actions :**
- L'ALU effectue l'opÃ©ration (ADD, SUB, AND...)
- Les flags (N, Z, C, V) sont calculÃ©s
- Les flags sont mis Ã  jour si S=1

---

# Ã‰tage 5 : Memory (MEM)

<div class="columns">
<div>

**Pour LDR :**
```
MEM[adresse] â†’ valeur
```

**Pour STR :**
```
valeur â†’ MEM[adresse]
```

**Sinon :** (rien)

</div>
<div>

<div class="callout callout-note">
<div class="callout-title">AccÃ¨s mÃ©moire</div>
Uniquement pour les instructions Load/Store
</div>

</div>
</div>

---

# Ã‰tage 6 : Writeback (WB)

```
RÃ©sultat â”€â”€â–º MUX â”€â”€â–º Banc de Registres â”€â”€â–º Rd
                â”‚
            ALU_out ou MEM_out ?
```

Si `reg_write = 1` ET `cond_ok = 1`, on Ã©crit dans Rd.

---

# Le CondCheck â€” ExÃ©cution Conditionnelle

```
cond (4 bits) â”€â”€â”€â”
                 â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                 â””â”€â”€â”€â–ºâ”‚             â”‚â”€â”€â–º ok=1 â”€â”€â–º ExÃ©cuter
                      â”‚  CondCheck  â”‚
                 â”Œâ”€â”€â”€â–ºâ”‚             â”‚â”€â”€â–º ok=0 â”€â”€â–º Annuler
                 â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
N,Z,C,V (flags)â”€â”€â”˜
```

Si la condition n'est pas satisfaite, l'instruction est **annulÃ©e**.

---

# Logique CondCheck

```vhdl
case cond is
  when "0000" => ok := Z;           -- EQ
  when "0001" => ok := not Z;       -- NE
  when "1010" => ok := (N = V);     -- GE
  when "1011" => ok := (N /= V);    -- LT
  when "1100" => ok := (Z='0') and (N=V); -- GT
  when "1110" => ok := '1';         -- AL
  when others => ok := '0';
end case;
```

---

# Les Multiplexeurs du CPU

| Mux | Choix 0 | Choix 1 | ContrÃ´le |
|:----|:--------|:--------|:---------|
| ALU_src | Rm | Imm | imm_src |
| Writeback | ALU_out | MEM_out | mem_to_reg |
| PC_src | PC+4 | Branch_target | branch_taken |

---

# Exemple Complet : ADD R1, R2, R3

```
1110 000 0100 0 0010 0001 00000000 0011
â”‚    â”‚   â”‚    â”‚ â”‚    â”‚              â”‚
â”‚    â”‚   â”‚    â”‚ â”‚    â”‚              â””â”€â”€ Rm = R3
â”‚    â”‚   â”‚    â”‚ â”‚    â””â”€â”€ Rd = R1
â”‚    â”‚   â”‚    â”‚ â””â”€â”€ Rn = R2
â”‚    â”‚   â”‚    â””â”€â”€ S = 0
â”‚    â”‚   â””â”€â”€ op = ADD
â”‚    â””â”€â”€ class = ALU
â””â”€â”€ cond = AL (toujours)
```

---

# Parcours de ADD R1, R2, R3

<div class="process-step">
<div class="step-number">IF</div>
<div class="step-content">Lire l'instruction Ã  PC</div>
</div>

<div class="process-step">
<div class="step-number">ID</div>
<div class="step-content">DÃ©coder : class=ALU, reg_write=1, lire R2 et R3</div>
</div>

<div class="process-step">
<div class="step-number">EX</div>
<div class="step-content">ALU calcule R2 + R3</div>
</div>

<div class="process-step">
<div class="step-number">MEM</div>
<div class="step-content">(rien)</div>
</div>

<div class="process-step">
<div class="step-number">WB</div>
<div class="step-content">Ã‰crire rÃ©sultat dans R1</div>
</div>

---

# Exemple : LDR R0, [R1, #8]

<div class="process-step">
<div class="step-number">ID</div>
<div class="step-content">class=MEM, mem_read=1</div>
</div>

<div class="process-step">
<div class="step-number">EX</div>
<div class="step-content">ALU calcule R1 + 8</div>
</div>

<div class="process-step">
<div class="step-number">MEM</div>
<div class="step-content">Lire MEM[R1+8]</div>
</div>

<div class="process-step">
<div class="step-number">WB</div>
<div class="step-content">Ã‰crire dans R0</div>
</div>

---

# Exemple : B.EQ label

<div class="process-step">
<div class="step-number">ID</div>
<div class="step-content">class=BRANCH, calcul adresse cible</div>
</div>

<div class="process-step">
<div class="step-number">EX</div>
<div class="step-content">CondCheck vÃ©rifie Z = 1 ?</div>
</div>

<div class="process-step">
<div class="step-number">PC</div>
<div class="step-content">Si ok : PC â† cible, sinon PC â† PC+4</div>
</div>

---

# CPU Mono-cycle vs Pipeline

| Mono-cycle | Pipeline |
|:-----------|:---------|
| 1 instruction Ã  la fois | 5 en parallÃ¨le |
| Cycle long (toutes les phases) | Cycles courts (1 phase) |
| Simple Ã  concevoir | Plus complexe |
| Notre implÃ©mentation | Processeurs rÃ©els |

---

# Analogie du Pipeline : La Laverie

<div class="figure">
<img src="assets/laundry-analogy.svg" alt="Analogie laverie">
<div class="figure-caption">Pipeline = plusieurs charges en parallÃ¨le</div>
</div>

---

# Pipeline 5 Ã‰tages

<div class="figure">
<img src="assets/pipeline-5-stages.svg" alt="Pipeline 5 Ã©tages">
<div class="figure-caption">IF â†’ ID â†’ EX â†’ MEM â†’ WB</div>
</div>

---

# Vue Temporelle du Pipeline

```
Cycle:     1     2     3     4     5     6     7
         â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
Instr 1  â”‚ IF  â”‚ ID  â”‚ EX  â”‚ MEM â”‚ WB  â”‚     â”‚     â”‚
         â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
Instr 2  â”‚     â”‚ IF  â”‚ ID  â”‚ EX  â”‚ MEM â”‚ WB  â”‚     â”‚
         â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
Instr 3  â”‚     â”‚     â”‚ IF  â”‚ ID  â”‚ EX  â”‚ MEM â”‚ WB  â”‚
         â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜
```

DÃ©bit = 1 instruction/cycle (aprÃ¨s remplissage)

---

# Hazards (ProblÃ¨mes Pipeline)

<div class="columns">
<div>

**Data Hazard :**
```asm
ADD R1, R2, R3    ; Ã‰crit R1
SUB R4, R1, R5    ; Lit R1 â†’ ProblÃ¨me !
```

R1 n'est pas encore Ã©crit quand SUB le lit !

</div>
<div class="figure">
<img src="assets/data-hazard.svg" alt="Data Hazard">
<div class="figure-caption">DÃ©pendance de donnÃ©es</div>
</div>
</div>

---

# Solutions aux Hazards

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ Data Hazard dÃ©tectÃ© â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â–¼
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚  Forwarding   â”‚
          â”‚   possible?   â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
           Oui    â”‚    Non
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
          â–¼               â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Bypass   â”‚   â”‚   Stall   â”‚
    â”‚  direct   â”‚   â”‚  pipeline â”‚
    â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
          â”‚               â–¼
          â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚         â”‚ Attendre  â”‚
          â”‚         â”‚  1 cycle  â”‚
          â”‚         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
          â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ Continuer  â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

# Forwarding (Bypass)

<div class="columns">
<div>

```asm
ADD R1, R2, R3
SUB R4, R1, R5
```

Le rÃ©sultat de ADD est disponible Ã  la sortie de l'ALU **avant** d'Ãªtre Ã©crit dans R1.

</div>
<div>

**Forwarding** : Envoyer le rÃ©sultat directement Ã  l'entrÃ©e de l'ALU pour l'instruction suivante.

</div>
</div>

---

# CPU Visualizer

ğŸ‘‰ [Ouvrir le CPU Visualizer](https://seed.music-music.fr/visualizer.html)

<div class="columns">
<div>

**FonctionnalitÃ©s :**
- Vue pipeline (5 Ã©tapes)
- Registres R0-R15
- Flags NZCV

</div>
<div>

- Code source avec surlignage
- Mode pas-Ã -pas
- 7 dÃ©mos interactives

</div>
</div>

---

# Questions de RÃ©flexion

<div class="columns">
<div>

1. Combien de MUX minimum faut-il dans un CPU simple ?

2. Pourquoi le PC est-il incrÃ©mentÃ© de 4 et pas de 1 ?

3. Que se passe-t-il si on charge une instruction invalide ?

</div>
<div>

4. Pourquoi le forwarding ne rÃ©sout-il pas tous les hazards ?

5. Comment le pipeline gÃ¨re-t-il un branchement ?

</div>
</div>

---

<!-- _class: summary -->

# Ce qu'il faut retenir

1. **Fetch â†’ Decode â†’ Execute â†’ Mem â†’ WB**
2. **DÃ©codeur** analyse les bits de l'instruction
3. **ContrÃ´le** gÃ©nÃ¨re les signaux d'activation
4. **MUX** routent les donnÃ©es selon le contexte
5. **CondCheck** permet l'exÃ©cution conditionnelle
6. **Pipeline** = performances (5Ã— potentiel)

---

<!-- _class: question -->

# Questions ?

ğŸ“š **RÃ©fÃ©rence :** Livre Seed, Chapitre 05 - CPU

ğŸ‘‰ **Exercices :** TD et TP + CPU Visualizer

**Prochain chapitre :** Assembleur
