#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 19 10:47:43 2024
# Process ID: 23348
# Current directory: E:/CCDC/KNU_Git/foodbug/KNU_CCDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16604 E:\CCDC\KNU_Git\foodbug\KNU_CCDC\KNU_CNN.xpr
# Log file: E:/CCDC/KNU_Git/foodbug/KNU_CCDC/vivado.log
# Journal file: E:/CCDC/KNU_Git/foodbug/KNU_CCDC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 718.070 ; gain = 94.984
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'shift_en' on this module [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:124]
ERROR: [VRFC 10-3180] cannot find port 'FIFO_valid' on this module [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:123]
ERROR: [VRFC 10-3180] cannot find port 'acc_rd_en' on this module [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:122]
ERROR: [VRFC 10-2063] Module <shiftBuffer> not found while processing module instance <shiftBuffer1> [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:246]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <shiftBuffer> not found while processing module instance <shiftBuffer1> [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:246]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v w ]
add_files E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01010100000...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 19 10:49:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/done was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/done was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/done was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/0_01.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 85 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv1_weight_1.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 98 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv1_weight_2.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 99 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv1_weight_3.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 100 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv1_bias.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 101 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_11.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_12.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 105 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_13.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 106 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_21.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 107 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_22.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 108 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_23.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 109 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_31.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 110 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_32.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 111 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_weight_33.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 112 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/CNN_MNIST/conv2_bias.txt referenced on E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv at line 113 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 961.621 ; gain = 156.820
run 3 us
run 3 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01010100000...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 968.793 ; gain = 2.086
run 3 us
run 3 us
save_wave_config {E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01010100000...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.875 ; gain = 0.000
run 3 us
run 3 us
save_wave_config {E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg}
save_wave_config {E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg}
save_wave_config {E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-25/E.0/1.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-50/B.0/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty/C.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod-s7-25/B.0/1.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-15t/B.0/1.1/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-35t/B.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4/B.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4_ddr/C.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Avnet/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_1i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_1I/1.0/1.0/board.xml as part xc7a100tfgg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/1.0/1.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/2.0/2.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_1i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_1I/1.0/1.0/board.xml as part xc7a200tfbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2C/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2I/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_35_2i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_35_2I/1.0/1.0/board.xml as part xc7a35tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_100_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_100_2C/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_100_2i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_100_2I/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_15_1c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_15_1C/1.0/1.0/board.xml as part xc7a15tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_35_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_35_2C/1.0/1.0/board.xml as part xc7a35tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725lp_100:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725LP/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1E/1.0/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1E/2.0/2.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1I/1.0/1.0/board.xml as part xczu5ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1i_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1I/2.0/2.0/board.xml as part xczu5ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:3.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/3.0/3.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:4.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/4.0/4.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i:part0:3.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/3.0/3.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i_tebf0808:part0:4.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/4.0/4.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2CG_1E/1.0/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2EG_1E/1.0/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2eg_1e:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2EG_1E/2.0/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_3cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_3CG_1E/1.0/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_3eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_3EG_1E/1.0/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_4cg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_4CG_1E/1.0/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_4ev_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_4EV_1E/1.0/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:teb0911_9eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEB0911_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:tec0850_15eg_1e:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEC0850_15EG_1E/1.0/1.0/board.xml as part xczu15eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au200/1.2/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au250/1.2/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/production/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu118/2.0/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-25/E.0/1.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-50/B.0/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty/C.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod-s7-25/B.0/1.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-15t/B.0/1.1/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-35t/B.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4/B.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4_ddr/C.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Avnet/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_1i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_1I/1.0/1.0/board.xml as part xc7a100tfgg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/1.0/1.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:2.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/2.0/2.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_1i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_1I/1.0/1.0/board.xml as part xc7a200tfbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2c:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2C/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2I/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_35_2i:part0:1.0 available at C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_35_2I/1.0/1.0/board.xml as part xc7a35tfgg484-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property BOARD_PART_REPO_PATHS {C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part digilentinc.com:zybo-z7-20:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010iclg225-1l' does not match with the device on the 'DIGILENTINC.COM:ZYBO-Z7-20:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:ZYBO-Z7-20:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
set_property BOARD_PART_REPO_PATHS {C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
launch_runs synth_1 -jobs 12
[Sat Oct 19 12:11:55 2024] Launched synth_1...
Run output will be captured here: E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01010100000...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.801 ; gain = 0.000
run 3 us
run 3 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1

launch_runs synth_1 -jobs 12
[Sat Oct 19 12:36:31 2024] Launched synth_1...
Run output will be captured here: E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1/runme.log
relaunch_sim
boost::filesystem::remove:           : "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01010100000...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.801 ; gain = 0.000
run 3 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1

launch_runs synth_1 -jobs 12
[Sat Oct 19 13:05:28 2024] Launched synth_1...
Run output will be captured here: E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sat Oct 19 13:10:20 2024] Launched impl_1...
Run output will be captured here: E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1502.621 ; gain = 0.270
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1502.621 ; gain = 0.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1666.055 ; gain = 481.254
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
save_project_as MNIST_CNN E:/CCDC/KNU_Git/foodbug/KNU_CCDC/MNIST_CNN -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 13:11:54 2024...
