/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:19 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_RX_MISC_H__
#define __ADI_APOLLO_BF_RX_MISC_H__

/*============= D E F I N E S ==============*/
#define RX_MISC_RX_DIGITAL0                    0x60000000
#define RX_MISC_RX_DIGITAL1                    0x60800000

#define REG_LOW_SAMP_RX_MISC_ADDR(inst)        ((inst) + 0x0000001A)
#define BF_LOW_SAMP_RX_MISC_INFO(inst)         ((inst) + 0x0000001A), 0x00000100

#define REG_DATAPATH_CTRL_ADDR(inst)           ((inst) + 0x0000001B)
#ifdef USE_PRIVATE_BF
#define BF_RXEN_CDDC_INFO(inst)                ((inst) + 0x0000001B), 0x00000200
#endif /* USE_PRIVATE_BF */
#ifdef USE_PRIVATE_BF
#define BF_RXEN_FDDC_INFO(inst)                ((inst) + 0x0000001B), 0x00000402
#endif /* USE_PRIVATE_BF */
#define BF_DATAPATH_CLK_EN_INFO(inst)          ((inst) + 0x0000001B), 0x00000206

#define REG_CB_SEL0_ADDR(inst)                 ((inst) + 0x0000001C)
#define BF_CB_SEL_F0_INFO(inst)                ((inst) + 0x0000001C), 0x00000300
#define BF_CB_SEL_F1_INFO(inst)                ((inst) + 0x0000001C), 0x00000303

#define REG_CB_SEL1_ADDR(inst)                 ((inst) + 0x0000001D)
#define BF_CB_SEL_F2_INFO(inst)                ((inst) + 0x0000001D), 0x00000300
#define BF_CB_SEL_F3_INFO(inst)                ((inst) + 0x0000001D), 0x00000303

#ifdef USE_PRIVATE_BF
#define REG_HSDIN_DBG_CNT_EN_ADDR(inst)        ((inst) + 0x0000033D)
#define BF_HSDIN_DBG_CNT_EN_INFO(inst)         ((inst) + 0x0000033D), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_LINX_DBG_CNT_EN_RX_MISC_ADDR(inst) ((inst) + 0x0000033E)
#define BF_LINX_DBG_CNT_EN_INFO(inst)          ((inst) + 0x0000033E), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_PFILT_DBG_CNT_EN_ADDR(inst)        ((inst) + 0x0000033F)
#define BF_PFILT_DBG_CNT_EN_INFO(inst)         ((inst) + 0x0000033F), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CDDC0_DBG_CNT_EN_ADDR(inst)        ((inst) + 0x00000340)
#define BF_CDDC0_DBG_CNT_EN_INFO(inst)         ((inst) + 0x00000340), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CDDC1_DBG_CNT_EN_ADDR(inst)        ((inst) + 0x00000341)
#define BF_CDDC1_DBG_CNT_EN_INFO(inst)         ((inst) + 0x00000341), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FDDC_DBG_CNT_EN_ADDR(inst)         ((inst) + 0x00000342)
#define BF_FDDC_DBG_CNT_EN_INFO(inst)          ((inst) + 0x00000342), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CFIR_DBG_CNT_EN_ADDR(inst)         ((inst) + 0x00000343)
#define BF_CFIR_DBG_CNT_EN_INFO(inst)          ((inst) + 0x00000343), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_DBG_CNT_EN_ADDR(inst)          ((inst) + 0x00000344)
#define BF_JTX_DBG_CNT_EN_INFO(inst)           ((inst) + 0x00000344), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_HSDIN_DBG_MUX_SEL_ADDR(inst)       ((inst) + 0x00000345)
#define BF_HSDIN_DBG_MUX_SEL_INFO(inst)        ((inst) + 0x00000345), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_LINX_DBG_MUX_SEL_ADDR(inst)        ((inst) + 0x00000346)
#define BF_LINX_DBG_MUX_SEL_INFO(inst)         ((inst) + 0x00000346), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_PFILT_DBG_MUX_SEL_ADDR(inst)       ((inst) + 0x00000347)
#define BF_PFILT_DBG_MUX_SEL_INFO(inst)        ((inst) + 0x00000347), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CDDC0_DBG_MUX_SEL_ADDR(inst)       ((inst) + 0x00000348)
#define BF_CDDC0_DBG_MUX_SEL_INFO(inst)        ((inst) + 0x00000348), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CDDC1_DBG_MUX_SEL_ADDR(inst)       ((inst) + 0x00000349)
#define BF_CDDC1_DBG_MUX_SEL_INFO(inst)        ((inst) + 0x00000349), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FDDC_DBG_MUX_SEL_ADDR(inst)        ((inst) + 0x0000034A)
#define BF_FDDC_DBG_MUX_SEL_INFO(inst)         ((inst) + 0x0000034A), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CFIR_DBG_MUX_SEL_ADDR(inst)        ((inst) + 0x0000034B)
#define BF_CFIR_DBG_MUX_SEL_INFO(inst)         ((inst) + 0x0000034B), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_DBG_MUX_SEL_ADDR(inst)         ((inst) + 0x0000034C)
#define BF_JTX_DBG_MUX_SEL_INFO(inst)          ((inst) + 0x0000034C), 0x00000400
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_ADC_BIST_CTRL_STATUS_ADDR(inst, n) ((inst) + 0x00000400 + 2 * (n))
#define BF_ADC_BIST_ENABLE_INFO(inst, n)       ((inst) + 0x00000400 + 2 * (n)), 0x00000100
#define BF_ADC_BIST_START_INFO(inst, n)        ((inst) + 0x00000400 + 2 * (n)), 0x00000101
#define BF_ADC_BIST_MODE_SEL_INFO(inst, n)     ((inst) + 0x00000400 + 2 * (n)), 0x00000102
#define BF_ADC_BIST_INVERT_INFO(inst, n)       ((inst) + 0x00000400 + 2 * (n)), 0x00000103
#define BF_ADC_BIST_PASS_INFO(inst, n)         ((inst) + 0x00000400 + 2 * (n)), 0x00000104
#define BF_ADC_BIST_FAIL_INFO(inst, n)         ((inst) + 0x00000400 + 2 * (n)), 0x00000105
#define BF_ADC_BIST_DONE_INFO(inst, n)         ((inst) + 0x00000400 + 2 * (n)), 0x00000106
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_ADC_BIST_ERRORS_ADDR(inst, n)      ((inst) + 0x00000401 + 2 * (n))
#define BF_ADC_BIST_ERRORS_INFO(inst, n)       ((inst) + 0x00000401 + 2 * (n)), 0x00000800
#endif /* USE_PRIVATE_BF */

#endif /* __ADI_APOLLO_BF_RX_MISC_H__ */
/*! @} */
