//Design module

module half_adder(a,b,sum,carry);
  input a,b;
  output sum,carry;
  assign sum = a ^ b;
  assign carry = a & b;
endmodule

//Testbench module

module tb_half_adder();
  reg a,b;
  wire sum,carry;
  half_adder i_ha(a,b,sum,carry);   //Design module instantiation
  initial begin
      a = 0;b = 0;
      #10
      a = 0;b = 1;
      #10
      a = 1;b = 0;
      #10  
      a = 1;b = 1;
      #100 $finish();
   end
endmodule
