/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_IDE_H
#define TRACE_TRACE_HW_IDE_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_AHCI_CHECK_IRQ 0
#define TRACE_AHCI_CHECK_IRQ_ENABLED 0
#define TRACE_AHCI_CHECK_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ahci_check_irq(void *s, uint32_t old, uint32_t new) {
    (void)s;
    (void)old;
    (void)new;
}
#define TRACE_AHCI_CMD_DONE 0
#define TRACE_AHCI_CMD_DONE_ENABLED 0
#define TRACE_AHCI_CMD_DONE_BACKEND_DSTATE() (0)
static inline void trace_ahci_cmd_done(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_DMA_PREPARE_BUF 0
#define TRACE_AHCI_DMA_PREPARE_BUF_ENABLED 0
#define TRACE_AHCI_DMA_PREPARE_BUF_BACKEND_DSTATE() (0)
static inline void trace_ahci_dma_prepare_buf(void *s, int port, int32_t io_buffer_size, int32_t limit) {
    (void)s;
    (void)port;
    (void)io_buffer_size;
    (void)limit;
}
#define TRACE_AHCI_DMA_PREPARE_BUF_FAIL 0
#define TRACE_AHCI_DMA_PREPARE_BUF_FAIL_ENABLED 0
#define TRACE_AHCI_DMA_PREPARE_BUF_FAIL_BACKEND_DSTATE() (0)
static inline void trace_ahci_dma_prepare_buf_fail(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_DMA_RW_BUF 0
#define TRACE_AHCI_DMA_RW_BUF_ENABLED 0
#define TRACE_AHCI_DMA_RW_BUF_BACKEND_DSTATE() (0)
static inline void trace_ahci_dma_rw_buf(void *s, int port, int l) {
    (void)s;
    (void)port;
    (void)l;
}
#define TRACE_AHCI_IRQ_LOWER 0
#define TRACE_AHCI_IRQ_LOWER_ENABLED 0
#define TRACE_AHCI_IRQ_LOWER_BACKEND_DSTATE() (0)
static inline void trace_ahci_irq_lower(void *s) {
    (void)s;
}
#define TRACE_AHCI_IRQ_RAISE 0
#define TRACE_AHCI_IRQ_RAISE_ENABLED 0
#define TRACE_AHCI_IRQ_RAISE_BACKEND_DSTATE() (0)
static inline void trace_ahci_irq_raise(void *s) {
    (void)s;
}
#define TRACE_AHCI_MEM_READ 0
#define TRACE_AHCI_MEM_READ_ENABLED 0
#define TRACE_AHCI_MEM_READ_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_read(void *s, unsigned size, uint64_t addr, uint64_t val) {
    (void)s;
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_READ_32 0
#define TRACE_AHCI_MEM_READ_32_ENABLED 0
#define TRACE_AHCI_MEM_READ_32_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_read_32(void *s, uint64_t addr, uint32_t val) {
    (void)s;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_READ_32_DEFAULT 0
#define TRACE_AHCI_MEM_READ_32_DEFAULT_ENABLED 0
#define TRACE_AHCI_MEM_READ_32_DEFAULT_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_read_32_default(void *s, uint64_t addr, uint32_t val) {
    (void)s;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_READ_32_HOST 0
#define TRACE_AHCI_MEM_READ_32_HOST_ENABLED 0
#define TRACE_AHCI_MEM_READ_32_HOST_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_read_32_host(void *s, const char *reg, uint64_t addr, uint32_t val) {
    (void)s;
    (void)reg;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_READ_32_HOST_DEFAULT 0
#define TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_ENABLED 0
#define TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_read_32_host_default(void *s, const char *reg, uint64_t addr) {
    (void)s;
    (void)reg;
    (void)addr;
}
#define TRACE_AHCI_MEM_WRITE 0
#define TRACE_AHCI_MEM_WRITE_ENABLED 0
#define TRACE_AHCI_MEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_write(void *s, unsigned size, uint64_t addr, uint64_t val) {
    (void)s;
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_WRITE_HOST 0
#define TRACE_AHCI_MEM_WRITE_HOST_ENABLED 0
#define TRACE_AHCI_MEM_WRITE_HOST_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_write_host(void *s, unsigned size, const char *reg, uint64_t addr, uint64_t val) {
    (void)s;
    (void)size;
    (void)reg;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_MEM_WRITE_HOST_UNIMPL 0
#define TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_ENABLED 0
#define TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_write_host_unimpl(void *s, unsigned size, const char *reg, uint64_t addr) {
    (void)s;
    (void)size;
    (void)reg;
    (void)addr;
}
#define TRACE_AHCI_MEM_WRITE_UNIMPL 0
#define TRACE_AHCI_MEM_WRITE_UNIMPL_ENABLED 0
#define TRACE_AHCI_MEM_WRITE_UNIMPL_BACKEND_DSTATE() (0)
static inline void trace_ahci_mem_write_unimpl(void *s, unsigned size, uint64_t addr, uint64_t val) {
    (void)s;
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_AHCI_PIO_TRANSFER 0
#define TRACE_AHCI_PIO_TRANSFER_ENABLED 0
#define TRACE_AHCI_PIO_TRANSFER_BACKEND_DSTATE() (0)
static inline void trace_ahci_pio_transfer(void *s, int port, const char *rw, uint32_t size, const char *tgt, const char *sgl) {
    (void)s;
    (void)port;
    (void)rw;
    (void)size;
    (void)tgt;
    (void)sgl;
}
#define TRACE_AHCI_POPULATE_SGLIST 0
#define TRACE_AHCI_POPULATE_SGLIST_ENABLED 0
#define TRACE_AHCI_POPULATE_SGLIST_BACKEND_DSTATE() (0)
static inline void trace_ahci_populate_sglist(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET 0
#define TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_ENABLED 0
#define TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_BACKEND_DSTATE() (0)
static inline void trace_ahci_populate_sglist_bad_offset(void *s, int port, int off_idx, int64_t off_pos) {
    (void)s;
    (void)port;
    (void)off_idx;
    (void)off_pos;
}
#define TRACE_AHCI_POPULATE_SGLIST_NO_MAP 0
#define TRACE_AHCI_POPULATE_SGLIST_NO_MAP_ENABLED 0
#define TRACE_AHCI_POPULATE_SGLIST_NO_MAP_BACKEND_DSTATE() (0)
static inline void trace_ahci_populate_sglist_no_map(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL 0
#define TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_ENABLED 0
#define TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_BACKEND_DSTATE() (0)
static inline void trace_ahci_populate_sglist_no_prdtl(void *s, int port, uint16_t opts) {
    (void)s;
    (void)port;
    (void)opts;
}
#define TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP 0
#define TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_ENABLED 0
#define TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_BACKEND_DSTATE() (0)
static inline void trace_ahci_populate_sglist_short_map(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_PORT_READ 0
#define TRACE_AHCI_PORT_READ_ENABLED 0
#define TRACE_AHCI_PORT_READ_BACKEND_DSTATE() (0)
static inline void trace_ahci_port_read(void *s, int port, const char *reg, int offset, uint32_t ret) {
    (void)s;
    (void)port;
    (void)reg;
    (void)offset;
    (void)ret;
}
#define TRACE_AHCI_PORT_READ_DEFAULT 0
#define TRACE_AHCI_PORT_READ_DEFAULT_ENABLED 0
#define TRACE_AHCI_PORT_READ_DEFAULT_BACKEND_DSTATE() (0)
static inline void trace_ahci_port_read_default(void *s, int port, const char *reg, int offset) {
    (void)s;
    (void)port;
    (void)reg;
    (void)offset;
}
#define TRACE_AHCI_PORT_WRITE 0
#define TRACE_AHCI_PORT_WRITE_ENABLED 0
#define TRACE_AHCI_PORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ahci_port_write(void *s, int port, const char *reg, int offset, uint32_t val) {
    (void)s;
    (void)port;
    (void)reg;
    (void)offset;
    (void)val;
}
#define TRACE_AHCI_PORT_WRITE_UNIMPL 0
#define TRACE_AHCI_PORT_WRITE_UNIMPL_ENABLED 0
#define TRACE_AHCI_PORT_WRITE_UNIMPL_BACKEND_DSTATE() (0)
static inline void trace_ahci_port_write_unimpl(void *s, int port, const char *reg, int offset, uint32_t val) {
    (void)s;
    (void)port;
    (void)reg;
    (void)offset;
    (void)val;
}
#define TRACE_AHCI_RESET 0
#define TRACE_AHCI_RESET_ENABLED 0
#define TRACE_AHCI_RESET_BACKEND_DSTATE() (0)
static inline void trace_ahci_reset(void *s) {
    (void)s;
}
#define TRACE_AHCI_RESET_PORT 0
#define TRACE_AHCI_RESET_PORT_ENABLED 0
#define TRACE_AHCI_RESET_PORT_BACKEND_DSTATE() (0)
static inline void trace_ahci_reset_port(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_SET_SIGNATURE 0
#define TRACE_AHCI_SET_SIGNATURE_ENABLED 0
#define TRACE_AHCI_SET_SIGNATURE_BACKEND_DSTATE() (0)
static inline void trace_ahci_set_signature(void *s, int port, uint8_t nsector, uint8_t sector, uint8_t lcyl, uint8_t hcyl, uint32_t sig) {
    (void)s;
    (void)port;
    (void)nsector;
    (void)sector;
    (void)lcyl;
    (void)hcyl;
    (void)sig;
}
#define TRACE_AHCI_START_DMA 0
#define TRACE_AHCI_START_DMA_ENABLED 0
#define TRACE_AHCI_START_DMA_BACKEND_DSTATE() (0)
static inline void trace_ahci_start_dma(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_TRIGGER_IRQ 0
#define TRACE_AHCI_TRIGGER_IRQ_ENABLED 0
#define TRACE_AHCI_TRIGGER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ahci_trigger_irq(void *s, int port, const char *name, uint32_t val, uint32_t old, uint32_t new, uint32_t effective) {
    (void)s;
    (void)port;
    (void)name;
    (void)val;
    (void)old;
    (void)new;
    (void)effective;
}
#define TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL 0
#define TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_ENABLED 0
#define TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_BACKEND_DSTATE() (0)
static inline void trace_ahci_unmap_clb_address_null(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL 0
#define TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_ENABLED 0
#define TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_BACKEND_DSTATE() (0)
static inline void trace_ahci_unmap_fis_address_null(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_ALLWINNER_AHCI_MEM_READ 0
#define TRACE_ALLWINNER_AHCI_MEM_READ_ENABLED 0
#define TRACE_ALLWINNER_AHCI_MEM_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_ahci_mem_read(void *s, void *a, uint64_t addr, uint64_t val, unsigned size) {
    (void)s;
    (void)a;
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_ALLWINNER_AHCI_MEM_WRITE 0
#define TRACE_ALLWINNER_AHCI_MEM_WRITE_ENABLED 0
#define TRACE_ALLWINNER_AHCI_MEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_ahci_mem_write(void *s, void *a, uint64_t addr, uint64_t val, unsigned size) {
    (void)s;
    (void)a;
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_BMDMA_ADDR_READ 0
#define TRACE_BMDMA_ADDR_READ_ENABLED 0
#define TRACE_BMDMA_ADDR_READ_BACKEND_DSTATE() (0)
static inline void trace_bmdma_addr_read(uint64_t data) {
    (void)data;
}
#define TRACE_BMDMA_ADDR_WRITE 0
#define TRACE_BMDMA_ADDR_WRITE_ENABLED 0
#define TRACE_BMDMA_ADDR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_bmdma_addr_write(uint64_t data) {
    (void)data;
}
#define TRACE_BMDMA_CMD_WRITEB 0
#define TRACE_BMDMA_CMD_WRITEB_ENABLED 0
#define TRACE_BMDMA_CMD_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_bmdma_cmd_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_BMDMA_READ 0
#define TRACE_BMDMA_READ_ENABLED 0
#define TRACE_BMDMA_READ_BACKEND_DSTATE() (0)
static inline void trace_bmdma_read(uint64_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_BMDMA_READ_CMD646 0
#define TRACE_BMDMA_READ_CMD646_ENABLED 0
#define TRACE_BMDMA_READ_CMD646_BACKEND_DSTATE() (0)
static inline void trace_bmdma_read_cmd646(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_BMDMA_READ_VIA 0
#define TRACE_BMDMA_READ_VIA_ENABLED 0
#define TRACE_BMDMA_READ_VIA_BACKEND_DSTATE() (0)
static inline void trace_bmdma_read_via(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_BMDMA_RESET 0
#define TRACE_BMDMA_RESET_ENABLED 0
#define TRACE_BMDMA_RESET_BACKEND_DSTATE() (0)
static inline void trace_bmdma_reset(void) {
}
#define TRACE_BMDMA_WRITE 0
#define TRACE_BMDMA_WRITE_ENABLED 0
#define TRACE_BMDMA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_bmdma_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_BMDMA_WRITE_CMD646 0
#define TRACE_BMDMA_WRITE_CMD646_ENABLED 0
#define TRACE_BMDMA_WRITE_CMD646_BACKEND_DSTATE() (0)
static inline void trace_bmdma_write_cmd646(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_BMDMA_WRITE_VIA 0
#define TRACE_BMDMA_WRITE_VIA_ENABLED 0
#define TRACE_BMDMA_WRITE_VIA_BACKEND_DSTATE() (0)
static inline void trace_bmdma_write_via(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_CD_READ_SECTOR 0
#define TRACE_CD_READ_SECTOR_ENABLED 0
#define TRACE_CD_READ_SECTOR_BACKEND_DSTATE() (0)
static inline void trace_cd_read_sector(int lba) {
    (void)lba;
}
#define TRACE_CD_READ_SECTOR_CB 0
#define TRACE_CD_READ_SECTOR_CB_ENABLED 0
#define TRACE_CD_READ_SECTOR_CB_BACKEND_DSTATE() (0)
static inline void trace_cd_read_sector_cb(int lba, int ret) {
    (void)lba;
    (void)ret;
}
#define TRACE_CD_READ_SECTOR_SYNC 0
#define TRACE_CD_READ_SECTOR_SYNC_ENABLED 0
#define TRACE_CD_READ_SECTOR_SYNC_BACKEND_DSTATE() (0)
static inline void trace_cd_read_sector_sync(int lba) {
    (void)lba;
}
#define TRACE_EXECUTE_NCQ_COMMAND_READ 0
#define TRACE_EXECUTE_NCQ_COMMAND_READ_ENABLED 0
#define TRACE_EXECUTE_NCQ_COMMAND_READ_BACKEND_DSTATE() (0)
static inline void trace_execute_ncq_command_read(void *s, int port, uint8_t tag, int count, int64_t lba) {
    (void)s;
    (void)port;
    (void)tag;
    (void)count;
    (void)lba;
}
#define TRACE_EXECUTE_NCQ_COMMAND_UNSUP 0
#define TRACE_EXECUTE_NCQ_COMMAND_UNSUP_ENABLED 0
#define TRACE_EXECUTE_NCQ_COMMAND_UNSUP_BACKEND_DSTATE() (0)
static inline void trace_execute_ncq_command_unsup(void *s, int port, uint8_t tag, uint8_t cmd) {
    (void)s;
    (void)port;
    (void)tag;
    (void)cmd;
}
#define TRACE_EXECUTE_NCQ_COMMAND_WRITE 0
#define TRACE_EXECUTE_NCQ_COMMAND_WRITE_ENABLED 0
#define TRACE_EXECUTE_NCQ_COMMAND_WRITE_BACKEND_DSTATE() (0)
static inline void trace_execute_ncq_command_write(void *s, int port, uint8_t tag, int count, int64_t lba) {
    (void)s;
    (void)port;
    (void)tag;
    (void)count;
    (void)lba;
}
#define TRACE_HANDLE_CMD_BADFIS 0
#define TRACE_HANDLE_CMD_BADFIS_ENABLED 0
#define TRACE_HANDLE_CMD_BADFIS_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_badfis(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_HANDLE_CMD_BADMAP 0
#define TRACE_HANDLE_CMD_BADMAP_ENABLED 0
#define TRACE_HANDLE_CMD_BADMAP_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_badmap(void *s, int port, uint64_t len) {
    (void)s;
    (void)port;
    (void)len;
}
#define TRACE_HANDLE_CMD_BADPORT 0
#define TRACE_HANDLE_CMD_BADPORT_ENABLED 0
#define TRACE_HANDLE_CMD_BADPORT_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_badport(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_HANDLE_CMD_BUSY 0
#define TRACE_HANDLE_CMD_BUSY_ENABLED 0
#define TRACE_HANDLE_CMD_BUSY_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_busy(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_HANDLE_CMD_FIS_DUMP 0
#define TRACE_HANDLE_CMD_FIS_DUMP_ENABLED 0
#define TRACE_HANDLE_CMD_FIS_DUMP_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_fis_dump(void *s, int port, const char *fis) {
    (void)s;
    (void)port;
    (void)fis;
}
#define TRACE_HANDLE_CMD_NOLIST 0
#define TRACE_HANDLE_CMD_NOLIST_ENABLED 0
#define TRACE_HANDLE_CMD_NOLIST_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_nolist(void *s, int port) {
    (void)s;
    (void)port;
}
#define TRACE_HANDLE_CMD_UNHANDLED_FIS 0
#define TRACE_HANDLE_CMD_UNHANDLED_FIS_ENABLED 0
#define TRACE_HANDLE_CMD_UNHANDLED_FIS_BACKEND_DSTATE() (0)
static inline void trace_handle_cmd_unhandled_fis(void *s, int port, uint8_t b0, uint8_t b1, uint8_t b2) {
    (void)s;
    (void)port;
    (void)b0;
    (void)b1;
    (void)b2;
}
#define TRACE_HANDLE_REG_H2D_FIS_DUMP 0
#define TRACE_HANDLE_REG_H2D_FIS_DUMP_ENABLED 0
#define TRACE_HANDLE_REG_H2D_FIS_DUMP_BACKEND_DSTATE() (0)
static inline void trace_handle_reg_h2d_fis_dump(void *s, int port, const char *fis) {
    (void)s;
    (void)port;
    (void)fis;
}
#define TRACE_HANDLE_REG_H2D_FIS_PMP 0
#define TRACE_HANDLE_REG_H2D_FIS_PMP_ENABLED 0
#define TRACE_HANDLE_REG_H2D_FIS_PMP_BACKEND_DSTATE() (0)
static inline void trace_handle_reg_h2d_fis_pmp(void *s, int port, char b0, char b1, char b2) {
    (void)s;
    (void)port;
    (void)b0;
    (void)b1;
    (void)b2;
}
#define TRACE_HANDLE_REG_H2D_FIS_RES 0
#define TRACE_HANDLE_REG_H2D_FIS_RES_ENABLED 0
#define TRACE_HANDLE_REG_H2D_FIS_RES_BACKEND_DSTATE() (0)
static inline void trace_handle_reg_h2d_fis_res(void *s, int port, char b0, char b1, char b2) {
    (void)s;
    (void)port;
    (void)b0;
    (void)b1;
    (void)b2;
}
#define TRACE_IDE_ATAPI_CMD 0
#define TRACE_IDE_ATAPI_CMD_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd(void *s, uint8_t cmd) {
    (void)s;
    (void)cmd;
}
#define TRACE_IDE_ATAPI_CMD_CHECK_STATUS 0
#define TRACE_IDE_ATAPI_CMD_CHECK_STATUS_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_CHECK_STATUS_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_check_status(void *s) {
    (void)s;
}
#define TRACE_IDE_ATAPI_CMD_ERROR 0
#define TRACE_IDE_ATAPI_CMD_ERROR_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_ERROR_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_error(void *s, int sense_key, int asc) {
    (void)s;
    (void)sense_key;
    (void)asc;
}
#define TRACE_IDE_ATAPI_CMD_PACKET 0
#define TRACE_IDE_ATAPI_CMD_PACKET_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_PACKET_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_packet(void *s, uint16_t limit, const char *packet) {
    (void)s;
    (void)limit;
    (void)packet;
}
#define TRACE_IDE_ATAPI_CMD_READ 0
#define TRACE_IDE_ATAPI_CMD_READ_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_READ_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_read(void *s, const char *method, int lba, int nb_sectors) {
    (void)s;
    (void)method;
    (void)lba;
    (void)nb_sectors;
}
#define TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO 0
#define TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_read_dma_cb_aio(void *s, int lba, int n) {
    (void)s;
    (void)lba;
    (void)n;
}
#define TRACE_IDE_ATAPI_CMD_REPLY_END 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_reply_end(void *s, int tx_size, int elem_tx_size, int32_t index) {
    (void)s;
    (void)tx_size;
    (void)elem_tx_size;
    (void)index;
}
#define TRACE_IDE_ATAPI_CMD_REPLY_END_BCL 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_reply_end_bcl(void *s, int bcl) {
    (void)s;
    (void)bcl;
}
#define TRACE_IDE_ATAPI_CMD_REPLY_END_EOT 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_reply_end_eot(void *s, int status) {
    (void)s;
    (void)status;
}
#define TRACE_IDE_ATAPI_CMD_REPLY_END_NEW 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_ENABLED 0
#define TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_BACKEND_DSTATE() (0)
static inline void trace_ide_atapi_cmd_reply_end_new(void *s, int status) {
    (void)s;
    (void)status;
}
#define TRACE_IDE_BUS_EXEC_CMD 0
#define TRACE_IDE_BUS_EXEC_CMD_ENABLED 0
#define TRACE_IDE_BUS_EXEC_CMD_BACKEND_DSTATE() (0)
static inline void trace_ide_bus_exec_cmd(void *bus, void *state, uint32_t cmd) {
    (void)bus;
    (void)state;
    (void)cmd;
}
#define TRACE_IDE_BUS_RESET_AIO 0
#define TRACE_IDE_BUS_RESET_AIO_ENABLED 0
#define TRACE_IDE_BUS_RESET_AIO_BACKEND_DSTATE() (0)
static inline void trace_ide_bus_reset_aio(void) {
}
#define TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED 0
#define TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_ENABLED 0
#define TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_BACKEND_DSTATE() (0)
static inline void trace_ide_cancel_dma_sync_buffered(void *fn, void *req) {
    (void)fn;
    (void)req;
}
#define TRACE_IDE_CANCEL_DMA_SYNC_REMAINING 0
#define TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_ENABLED 0
#define TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_BACKEND_DSTATE() (0)
static inline void trace_ide_cancel_dma_sync_remaining(void) {
}
#define TRACE_IDE_CTRL_WRITE 0
#define TRACE_IDE_CTRL_WRITE_ENABLED 0
#define TRACE_IDE_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ide_ctrl_write(uint32_t addr, uint32_t val, void *bus) {
    (void)addr;
    (void)val;
    (void)bus;
}
#define TRACE_IDE_DATA_READL 0
#define TRACE_IDE_DATA_READL_ENABLED 0
#define TRACE_IDE_DATA_READL_BACKEND_DSTATE() (0)
static inline void trace_ide_data_readl(uint32_t addr, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_DATA_READW 0
#define TRACE_IDE_DATA_READW_ENABLED 0
#define TRACE_IDE_DATA_READW_BACKEND_DSTATE() (0)
static inline void trace_ide_data_readw(uint32_t addr, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_DATA_WRITEL 0
#define TRACE_IDE_DATA_WRITEL_ENABLED 0
#define TRACE_IDE_DATA_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_ide_data_writel(uint32_t addr, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_DATA_WRITEW 0
#define TRACE_IDE_DATA_WRITEW_ENABLED 0
#define TRACE_IDE_DATA_WRITEW_BACKEND_DSTATE() (0)
static inline void trace_ide_data_writew(uint32_t addr, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_DMA_CB 0
#define TRACE_IDE_DMA_CB_ENABLED 0
#define TRACE_IDE_DMA_CB_BACKEND_DSTATE() (0)
static inline void trace_ide_dma_cb(void *s, int64_t sector_num, int n, const char *dma) {
    (void)s;
    (void)sector_num;
    (void)n;
    (void)dma;
}
#define TRACE_IDE_IOPORT_READ 0
#define TRACE_IDE_IOPORT_READ_ENABLED 0
#define TRACE_IDE_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_ide_ioport_read(uint32_t addr, const char *reg, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)reg;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_IOPORT_WRITE 0
#define TRACE_IDE_IOPORT_WRITE_ENABLED 0
#define TRACE_IDE_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ide_ioport_write(uint32_t addr, const char *reg, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)reg;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_IDE_RESET 0
#define TRACE_IDE_RESET_ENABLED 0
#define TRACE_IDE_RESET_BACKEND_DSTATE() (0)
static inline void trace_ide_reset(void *s) {
    (void)s;
}
#define TRACE_IDE_SECTOR_READ 0
#define TRACE_IDE_SECTOR_READ_ENABLED 0
#define TRACE_IDE_SECTOR_READ_BACKEND_DSTATE() (0)
static inline void trace_ide_sector_read(int64_t sector_num, int nsectors) {
    (void)sector_num;
    (void)nsectors;
}
#define TRACE_IDE_SECTOR_WRITE 0
#define TRACE_IDE_SECTOR_WRITE_ENABLED 0
#define TRACE_IDE_SECTOR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ide_sector_write(int64_t sector_num, int nsectors) {
    (void)sector_num;
    (void)nsectors;
}
#define TRACE_IDE_STATUS_READ 0
#define TRACE_IDE_STATUS_READ_ENABLED 0
#define TRACE_IDE_STATUS_READ_BACKEND_DSTATE() (0)
static inline void trace_ide_status_read(uint32_t addr, uint32_t val, void *bus, void *s) {
    (void)addr;
    (void)val;
    (void)bus;
    (void)s;
}
#define TRACE_NCQ_FINISH 0
#define TRACE_NCQ_FINISH_ENABLED 0
#define TRACE_NCQ_FINISH_BACKEND_DSTATE() (0)
static inline void trace_ncq_finish(void *s, int port, uint8_t tag) {
    (void)s;
    (void)port;
    (void)tag;
}
#define TRACE_PROCESS_NCQ_COMMAND 0
#define TRACE_PROCESS_NCQ_COMMAND_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command(void *s, int port, uint8_t tag, uint8_t cmd, uint64_t lba, uint64_t end) {
    (void)s;
    (void)port;
    (void)tag;
    (void)cmd;
    (void)lba;
    (void)end;
}
#define TRACE_PROCESS_NCQ_COMMAND_AUX 0
#define TRACE_PROCESS_NCQ_COMMAND_AUX_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_AUX_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_aux(void *s, int port, uint8_t tag) {
    (void)s;
    (void)port;
    (void)tag;
}
#define TRACE_PROCESS_NCQ_COMMAND_FUA 0
#define TRACE_PROCESS_NCQ_COMMAND_FUA_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_FUA_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_fua(void *s, int port, uint8_t tag) {
    (void)s;
    (void)port;
    (void)tag;
}
#define TRACE_PROCESS_NCQ_COMMAND_LARGE 0
#define TRACE_PROCESS_NCQ_COMMAND_LARGE_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_LARGE_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_large(void *s, int port, uint8_t tag, size_t prdtl, size_t size) {
    (void)s;
    (void)port;
    (void)tag;
    (void)prdtl;
    (void)size;
}
#define TRACE_PROCESS_NCQ_COMMAND_MISMATCH 0
#define TRACE_PROCESS_NCQ_COMMAND_MISMATCH_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_MISMATCH_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_mismatch(void *s, int port, uint8_t tag, uint8_t slot) {
    (void)s;
    (void)port;
    (void)tag;
    (void)slot;
}
#define TRACE_PROCESS_NCQ_COMMAND_PRIOICC 0
#define TRACE_PROCESS_NCQ_COMMAND_PRIOICC_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_PRIOICC_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_prioicc(void *s, int port, uint8_t tag) {
    (void)s;
    (void)port;
    (void)tag;
}
#define TRACE_PROCESS_NCQ_COMMAND_RARC 0
#define TRACE_PROCESS_NCQ_COMMAND_RARC_ENABLED 0
#define TRACE_PROCESS_NCQ_COMMAND_RARC_BACKEND_DSTATE() (0)
static inline void trace_process_ncq_command_rarc(void *s, int port, uint8_t tag) {
    (void)s;
    (void)port;
    (void)tag;
}
#define TRACE_SII3112_READ 0
#define TRACE_SII3112_READ_ENABLED 0
#define TRACE_SII3112_READ_BACKEND_DSTATE() (0)
static inline void trace_sii3112_read(int size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_SII3112_SET_IRQ 0
#define TRACE_SII3112_SET_IRQ_ENABLED 0
#define TRACE_SII3112_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sii3112_set_irq(int channel, int level) {
    (void)channel;
    (void)level;
}
#define TRACE_SII3112_WRITE 0
#define TRACE_SII3112_WRITE_ENABLED 0
#define TRACE_SII3112_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sii3112_write(int size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}

#endif