# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project asyn_fifo
# Compile of asyn_fifo.sv failed with 1 errors.
# Compile of asyn_fifo.sv failed with 4 errors.
# Compile of asyn_fifo.sv failed with 12 errors.
# Compile of asyn_fifo.sv failed with 4 errors.
# Compile of asyn_fifo.sv failed with 8 errors.
# Compile of asyn_fifo.sv was successful.
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv failed with 1 errors.
# Compile of tb.sv was successful.
vsim work.tb -voptargs=+acc
# vsim work.tb -voptargs="+acc" 
# Start time: 13:33:32 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(31)
#    Time: 443 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv line 31
# Compile of tb.sv was successful with warnings.
# Compile of tb.sv was successful with warnings.
vsim -voptargs=+acc work.tb
# End time: 14:05:53 on Nov 08,2024, Elapsed time: 0:32:21
# Errors: 0, Warnings: 17
# vsim -voptargs="+acc" work.tb 
# Start time: 14:05:53 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv Line: 28
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(53)
#    Time: 35 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv line 53
vsim -voptargs=+acc work.tb
# End time: 14:08:31 on Nov 08,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.tb 
# Start time: 14:08:31 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv Line: 28
vsim -voptargs=+acc +test_full
# No design specified
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv(53)
#    Time: 35 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/async_fifo/tb.sv line 53
# Load canceled
# Load canceled

vlog tbvlog vl
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:14:10 on Nov 08,2024
# vlog -reportprogress 300 tbvlog vl 
# ** Error: (vlog-7) Failed to open design unit file "tbvlog" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:14:10 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/vlog failed.
quit -sim
# End time: 14:14:16 on Nov 08,2024, Elapsed time: 0:05:45
# Errors: 0, Warnings: 2




vvv
# invalid command name "vvv"
vlog tb.sv
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:14:42 on Nov 08,2024
# vlog -reportprogress 300 tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module tb
# ** Warning: tb.sv(28): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:14:42 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -novopt -suppress 12110 tb +testname=test_full
# vsim -novopt -suppress 12110 tb "+testname=test_full" 
# Start time: 14:15:59 on Nov 08,2024
# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Refreshing /u/koushik/system_verilog/System-verilog/fifo/async_fifo/work.tb
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading sv_std.std
# Loading work.tb
# Refreshing /u/koushik/system_verilog/System-verilog/fifo/async_fifo/work.asyn_fifo
# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Loading work.asyn_fifo
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 28
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# ** Note: $stop    : tb.sv(53)
#    Time: 35 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 53
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:09:09 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(28): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 18:09:09 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:09:11 on Nov 08,2024, Elapsed time: 3:53:12
# Errors: 0, Warnings: 3
# vsim -L work tb "+testname=test_overflow" 
# Start time: 18:09:11 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(28): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# ** Note: $stop    : tb.sv(53)
#    Time: 35 ns  Iteration: 0  Instance: /tb
# Break at tb.sv line 53
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:53:50 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	asyn_fifo
# 	tb
# End time: 21:53:51 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 21:53:52 on Nov 08,2024, Elapsed time: 3:44:41
# Errors: 0, Warnings: 6
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 21:53:52 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: tb.sv(14): Module 'syn_fifo' is not defined.
#  For instance 'dut' at path 'tb'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:54:53 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 21:54:53 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 21:53:52 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 11, found 10.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'wr_en'. The port definition is at: asyn_fifo.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'w_data'. The port definition is at: asyn_fifo.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'rd_en'. The port definition is at: asyn_fifo.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'r_data'. The port definition is at: asyn_fifo.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3722) tb.sv(14): [TFMPC] - Missing connection for port 'underflow'.
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 102
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 99
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 75
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:57:02 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 21:57:03 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 21:53:52 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=14.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 11, found 10.
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'wr_en'. The port definition is at: asyn_fifo.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'w_data'. The port definition is at: asyn_fifo.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'rd_en'. The port definition is at: asyn_fifo.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'r_data'. The port definition is at: asyn_fifo.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 14
# ** Warning: (vsim-3722) tb.sv(14): [TFMPC] - Missing connection for port 'underflow'.
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 102
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 99
# ** Error (suppressible): (vsim-3839) Variable '/tb/rd_en', driven via a port connection, is multiply driven. See tb.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 75
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:59:15 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 21:59:15 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 21:53:52 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=24.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 285 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:00:29 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:00:29 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:00:31 on Nov 08,2024, Elapsed time: 0:06:39
# Errors: 7, Warnings: 27
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 22:00:31 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                 165,data_in = 00001001, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# time:                 235,data_in = 01100011, data_out =00000000
# time:                 245,data_in = 00000000, data_out =00000000
# time:                 285,data_in = 00001101, data_out =00000000
# time:                 295,data_in = 00000000, data_out =00000000
# time:                 405,data_in = 10001101, data_out =00000000
# time:                 415,data_in = 00000000, data_out =00000000
# time:                 455,data_in = 01100101, data_out =00000000
# time:                 465,data_in = 00000000, data_out =00000000
# time:                 535,data_in = 00010010, data_out =00000000
# time:                 545,data_in = 00000000, data_out =00000000
# time:                 565,data_in = 00000001, data_out =00000000
# time:                 575,data_in = 00000000, data_out =00000000
# time:                 675,data_in = 00001101, data_out =00000000
# time:                 685,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 1185 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:07:47 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:07:48 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 22:07:49 on Nov 08,2024, Elapsed time: 0:07:18
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_underflow" 
# Start time: 22:07:49 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 527 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:19:38 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:19:38 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:19:40 on Nov 08,2024, Elapsed time: 0:11:51
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_underflow" 
# Start time: 22:19:40 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 527 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:22:23 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:22:23 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:22:25 on Nov 08,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_underflow" 
# Start time: 22:22:25 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 527 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:29:31 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:29:31 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:29:33 on Nov 08,2024, Elapsed time: 0:07:08
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_underflow" 
# Start time: 22:29:33 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 415 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:32:34 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:32:34 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:32:35 on Nov 08,2024, Elapsed time: 0:03:02
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_underflow" 
# Start time: 22:32:35 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 10101010, data_out =00000000
# time:                 195,data_in = 11100101, data_out =00000000
# time:                 205,data_in = 01110111, data_out =00000000
# time:                 215,data_in = 00010010, data_out =00000000
# time:                 225,data_in = 10001111, data_out =00000000
# time:                 235,data_in = 11110010, data_out =00000000
# time:                 245,data_in = 11001110, data_out =00000000
# time:                 255,data_in = 11101000, data_out =00000000
# time:                 265,data_in = 11000101, data_out =00000000
# time:                 275,data_in = 01011100, data_out =00000000
# time:                 285,data_in = 10111101, data_out =00000000
# time:                 295,data_in = 00101101, data_out =00000000
# time:                 305,data_in = 01100101, data_out =00000000
# time:                 315,data_in = 01100011, data_out =00000000
# time:                 325,data_in = 00001010, data_out =00000000
# time:                 335,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 835 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:33:48 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:33:49 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 22:33:50 on Nov 08,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 22:33:50 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                  85,data_in = 00001001, data_out =00000000
# time:                  95,data_in = 00000000, data_out =00000000
# time:                 115,data_in = 01100011, data_out =00000000
# time:                 125,data_in = 00000000, data_out =00000000
# time:                 145,data_in = 00001101, data_out =00000000
# time:                 155,data_in = 00000000, data_out =00000000
# time:                 185,data_in = 10001101, data_out =00000000
# time:                 195,data_in = 00000000, data_out =00000000
# time:                 215,data_in = 01100101, data_out =00000000
# time:                 225,data_in = 00000000, data_out =00000000
# time:                 255,data_in = 00010010, data_out =00000000
# time:                 265,data_in = 00000000, data_out =00000000
# time:                 285,data_in = 00000001, data_out =00000000
# time:                 295,data_in = 00000000, data_out =00000000
# time:                 315,data_in = 00001101, data_out =00000000
# time:                 325,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 5539 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Compile of tb.sv was successful with warnings.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:34:58 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 22:34:58 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:34:59 on Nov 08,2024, Elapsed time: 0:01:09
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 22:34:59 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                  85,data_in = 00001001, data_out =00000000
# time:                  95,data_in = 00000000, data_out =00000000
# time:                 115,data_in = 01100011, data_out =00000000
# time:                 125,data_in = 00000000, data_out =00000000
# time:                 145,data_in = 00001101, data_out =00000000
# time:                 155,data_in = 00000000, data_out =00000000
# time:                 185,data_in = 10001101, data_out =00000000
# time:                 195,data_in = 00000000, data_out =00000000
# time:                 215,data_in = 01100101, data_out =00000000
# time:                 225,data_in = 00000000, data_out =00000000
# time:                 255,data_in = 00010010, data_out =00000000
# time:                 265,data_in = 00000000, data_out =00000000
# time:                 285,data_in = 00000001, data_out =00000000
# time:                 295,data_in = 00000000, data_out =00000000
# time:                 315,data_in = 00001101, data_out =00000000
# time:                 325,data_in = 00000000, data_out =00000000
# time:                 355,data_in = 01110110, data_out =00000000
# time:                 365,data_in = 00000000, data_out =00000000
# time:                 395,data_in = 00111101, data_out =00000000
# time:                 405,data_in = 00000000, data_out =00000000
# time:                 425,data_in = 11101101, data_out =00000000
# time:                 435,data_in = 00000000, data_out =00000000
# time:                 465,data_in = 10001100, data_out =00000000
# time:                 475,data_in = 00000000, data_out =00000000
# time:                 495,data_in = 11111001, data_out =00000000
# time:                 505,data_in = 00000000, data_out =00000000
# time:                 535,data_in = 11000110, data_out =00000000
# time:                 545,data_in = 00000000, data_out =00000000
# time:                 565,data_in = 11000101, data_out =00000000
# time:                 575,data_in = 00000000, data_out =00000000
# time:                 605,data_in = 10101010, data_out =00000000
# time:                 615,data_in = 00000000, data_out =00000000
# time:                 635,data_in = 11100101, data_out =00000000
# time:                 645,data_in = 00000000, data_out =00000000
# time:                 675,data_in = 01110111, data_out =00000000
# time:                 685,data_in = 00000000, data_out =00000000
# time:                 715,data_in = 00010010, data_out =00000000
# time:                 725,data_in = 00000000, data_out =00000000
# time:                 745,data_in = 10001111, data_out =00000000
# time:                 755,data_in = 00000000, data_out =00000000
# time:                 785,data_in = 11110010, data_out =00000000
# time:                 795,data_in = 00000000, data_out =00000000
# time:                 815,data_in = 11001110, data_out =00000000
# time:                 825,data_in = 00000000, data_out =00000000
# time:                 845,data_in = 11101000, data_out =00000000
# time:                 855,data_in = 00000000, data_out =00000000
# time:                 885,data_in = 11000101, data_out =00000000
# time:                 895,data_in = 00000000, data_out =00000000
# time:                 915,data_in = 01011100, data_out =00000000
# time:                 925,data_in = 00000000, data_out =00000000
# time:                 955,data_in = 10111101, data_out =00000000
# time:                 965,data_in = 00000000, data_out =00000000
# time:                 985,data_in = 00101101, data_out =00000000
# time:                 995,data_in = 00000000, data_out =00000000
# time:                1015,data_in = 01100101, data_out =00000000
# time:                1025,data_in = 00000000, data_out =00000000
# time:                1055,data_in = 01100011, data_out =00000000
# time:                1065,data_in = 00000000, data_out =00000000
# time:                1085,data_in = 00001010, data_out =00000000
# time:                1095,data_in = 00000000, data_out =00000000
# time:                1115,data_in = 10000000, data_out =00000000
# time:                1125,data_in = 00000000, data_out =00000000
# time:                1145,data_in = 00100000, data_out =00000000
# time:                1155,data_in = 00000000, data_out =00000000
# time:                1175,data_in = 10101010, data_out =00000000
# time:                1185,data_in = 00000000, data_out =00000000
# time:                1215,data_in = 10011101, data_out =00000000
# time:                1225,data_in = 00000000, data_out =00000000
# time:                1255,data_in = 10010110, data_out =00000000
# time:                1265,data_in = 00000000, data_out =00000000
# time:                1285,data_in = 00010011, data_out =00000000
# time:                1295,data_in = 00000000, data_out =00000000
# time:                1315,data_in = 00001101, data_out =00000000
# time:                1325,data_in = 00000000, data_out =00000000
# time:                1355,data_in = 01010011, data_out =00000000
# time:                1365,data_in = 00000000, data_out =00000000
# time:                1385,data_in = 01101011, data_out =00000000
# time:                1395,data_in = 00000000, data_out =00000000
# time:                1425,data_in = 11010101, data_out =00000000
# time:                1435,data_in = 00000000, data_out =00000000
# time:                1465,data_in = 00000010, data_out =00000000
# time:                1475,data_in = 00000000, data_out =00000000
# time:                1495,data_in = 10101110, data_out =00000000
# time:                1505,data_in = 00000000, data_out =00000000
# time:                1525,data_in = 00011101, data_out =00000000
# time:                1535,data_in = 00000000, data_out =00000000
# time:                1565,data_in = 11001111, data_out =00000000
# time:                1575,data_in = 00000000, data_out =00000000
# time:                1605,data_in = 00100011, data_out =00000000
# time:                1615,data_in = 00000000, data_out =00000000
# time:                1645,data_in = 00001010, data_out =00000000
# time:                1655,data_in = 00000000, data_out =00000000
# time:                1685,data_in = 11001010, data_out =00000000
# time:                1695,data_in = 00000000, data_out =00000000
# time:                1725,data_in = 00111100, data_out =00000000
# time:                1735,data_in = 00000000, data_out =00000000
# time:                1755,data_in = 11110010, data_out =00000000
# time:                1765,data_in = 00000000, data_out =00000000
# time:                1785,data_in = 10001010, data_out =00000000
# time:                1795,data_in = 00000000, data_out =00000000
# time:                1815,data_in = 01000001, data_out =00000000
# time:                1825,data_in = 00000000, data_out =00000000
# time:                1855,data_in = 11011000, data_out =00000000
# time:                1865,data_in = 00000000, data_out =00000000
# time:                1895,data_in = 01111000, data_out =00000000
# time:                1905,data_in = 00000000, data_out =00000000
# time:                1925,data_in = 10001001, data_out =00000000
# time:                1935,data_in = 00000000, data_out =00000000
# time:                1955,data_in = 11101011, data_out =00000000
# time:                1965,data_in = 00000000, data_out =00000000
# time:                1985,data_in = 10110110, data_out =00000000
# time:                1995,data_in = 00000000, data_out =00000000
# time:                2015,data_in = 11000110, data_out =00000000
# time:                2025,data_in = 00000000, data_out =00000000
# time:                2045,data_in = 10101110, data_out =00000000
# time:                2055,data_in = 00000000, data_out =00000000
# time:                2085,data_in = 10111100, data_out =00000000
# time:                2095,data_in = 00000000, data_out =00000000
# time:                2115,data_in = 00101010, data_out =00000000
# time:                2125,data_in = 00000000, data_out =00000000
# time:                2155,data_in = 00001011, data_out =00000000
# time:                2165,data_in = 00000000, data_out =00000000
# time:                2195,data_in = 01110001, data_out =00000000
# time:                2205,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 35051 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 23:54:19 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 23:54:19 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 23:54:21 on Nov 08,2024, Elapsed time: 1:19:22
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_empty" 
# Start time: 23:54:21 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(68)
#    Time: 443 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Compile of tb.sv was successful with warnings.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:02:55 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 00:02:56 on Nov 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 00:02:57 on Nov 09,2024, Elapsed time: 0:08:36
# Errors: 0, Warnings: 6
# vsim -L work tb -voptargs="+acc" "+testname=test_empty" 
# Start time: 00:02:57 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# time:                 203,data_in = 00000000, data_out =00100100
# time:                 217,data_in = 00000000, data_out =10000001
# time:                 231,data_in = 00000000, data_out =00001001
# time:                 245,data_in = 00000000, data_out =01100011
# time:                 259,data_in = 00000000, data_out =00001101
# time:                 273,data_in = 00000000, data_out =10001101
# time:                 287,data_in = 00000000, data_out =01100101
# time:                 301,data_in = 00000000, data_out =00010010
# time:                 315,data_in = 00000000, data_out =00000001
# time:                 329,data_in = 00000000, data_out =00001101
# time:                 343,data_in = 00000000, data_out =01110110
# time:                 357,data_in = 00000000, data_out =00111101
# time:                 371,data_in = 00000000, data_out =11101101
# time:                 385,data_in = 00000000, data_out =10001100
# time:                 399,data_in = 00000000, data_out =11111001
# time:                 413,data_in = 00000000, data_out =11000110
# ** Note: $stop    : tb.sv(68)
#    Time: 443 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:04:03 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 00:04:04 on Nov 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 00:04:05 on Nov 09,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 00:04:05 on Nov 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                 165,data_in = 00001001, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# time:                 235,data_in = 01100011, data_out =00000000
# time:                 245,data_in = 00000000, data_out =00000000
# time:                 259,data_in = 00000000, data_out =00100100
# time:                 285,data_in = 00001101, data_out =00100100
# time:                 295,data_in = 00000000, data_out =00100100
# time:                 405,data_in = 10001101, data_out =00100100
# time:                 415,data_in = 00000000, data_out =00100100
# time:                 441,data_in = 00000000, data_out =10000001
# time:                 455,data_in = 01100101, data_out =10000001
# time:                 465,data_in = 00000000, data_out =10000001
# time:                 497,data_in = 00000000, data_out =00001001
# time:                 535,data_in = 00010010, data_out =00001001
# time:                 545,data_in = 00000000, data_out =00001001
# time:                 565,data_in = 00000001, data_out =00001001
# time:                 575,data_in = 00000000, data_out =00001001
# time:                 623,data_in = 00000000, data_out =01100011
# time:                 675,data_in = 00001101, data_out =01100011
# time:                 685,data_in = 00000000, data_out =01100011
# time:                 763,data_in = 00000000, data_out =00001101
# time:                 903,data_in = 00000000, data_out =10001101
# time:                1029,data_in = 00000000, data_out =01100101
# ** Note: $stop    : tb.sv(68)
#    Time: 1115 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Error Undo Start called while in Redo capture mode
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:03:21 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:03:21 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:03:23 on Nov 09,2024, Elapsed time: 0:59:18
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:03:23 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# wr_ptr_rd_clk=x,rd_ptr= 0,wr_toggle_f_rd_clk=x, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 1,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=1,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=1,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 4,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 5,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 6,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# wr_ptr_rd_clk=0,rd_ptr= 7,wr_toggle_f_rd_clk=0, rd_toggle_f=0
# ** Note: $stop    : tb.sv(68)
#    Time: 1255 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:05:04 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:05:04 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:05:06 on Nov 09,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:05:06 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time=                   5,wr_ptr_rd_clk=x,rd_ptr= 0,wr_toggle_f_rd_clk=x, rd_toggle_f=0,empty=0
# time=                   7,wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                  35,wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 119,wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 217,wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 287,wr_ptr_rd_clk=0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 343,wr_ptr_rd_clk=1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 427,wr_ptr_rd_clk=0,rd_ptr= 1,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 511,wr_ptr_rd_clk=0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 553,wr_ptr_rd_clk=1,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 581,wr_ptr_rd_clk=0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 651,wr_ptr_rd_clk=0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 679,wr_ptr_rd_clk=1,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 721,wr_ptr_rd_clk=0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 819,wr_ptr_rd_clk=0,rd_ptr= 4,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 931,wr_ptr_rd_clk=0,rd_ptr= 5,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1071,wr_ptr_rd_clk=0,rd_ptr= 6,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1127,wr_ptr_rd_clk=0,rd_ptr= 7,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# ** Note: $stop    : tb.sv(68)
#    Time: 1255 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:13:36 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:13:36 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:13:38 on Nov 09,2024, Elapsed time: 0:08:32
# Errors: 0, Warnings: 3
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:13:38 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time=                   0,wr_ptr_rd_clk=x,rd_en =0,rd_ptr= x,wr_toggle_f_rd_clk=x, rd_toggle_f=x,empty=0
# time=                   5,wr_ptr_rd_clk=x,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=x, rd_toggle_f=0,empty=0
# time=                   7,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                  21,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                  35,wr_ptr_rd_clk=1,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 119,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 133,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 217,wr_ptr_rd_clk=1,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 287,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 301,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=1
# time=                 343,wr_ptr_rd_clk=1,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 413,wr_ptr_rd_clk=1,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 427,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 1,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 497,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 1,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 511,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 553,wr_ptr_rd_clk=1,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 581,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 637,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 2,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 651,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 679,wr_ptr_rd_clk=1,rd_en =0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 721,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 805,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 3,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 819,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 4,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 917,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 4,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                 931,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1057,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 5,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1071,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 6,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1113,wr_ptr_rd_clk=0,rd_en =1,rd_ptr= 6,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# time=                1127,wr_ptr_rd_clk=0,rd_en =0,rd_ptr= 7,wr_toggle_f_rd_clk=0, rd_toggle_f=0,empty=0
# ** Note: $stop    : tb.sv(68)
#    Time: 1255 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:17:16 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:17:17 on Nov 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 01:17:18 on Nov 09,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 4
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:17:18 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(29): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time=                   0,wr_ptr_rd_clk= x,rd_en =0,rd_ptr= x,wr_toggle_f_rd_clk= x, rd_toggle_f=x,empty=0
# time=                   5,wr_ptr_rd_clk= x,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= x, rd_toggle_f=0,empty=0
# time=                   7,wr_ptr_rd_clk= 0,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=1
# time=                  21,wr_ptr_rd_clk= 0,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=1
# time=                  35,wr_ptr_rd_clk= 1,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                  77,wr_ptr_rd_clk= 2,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                  91,wr_ptr_rd_clk= 2,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 105,wr_ptr_rd_clk= 2,rd_en =0,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 189,wr_ptr_rd_clk= 3,rd_en =0,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 245,wr_ptr_rd_clk= 3,rd_en =1,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 259,wr_ptr_rd_clk= 4,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 301,wr_ptr_rd_clk= 5,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 343,wr_ptr_rd_clk= 5,rd_en =1,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 357,wr_ptr_rd_clk= 5,rd_en =0,rd_ptr= 3,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 427,wr_ptr_rd_clk= 6,rd_en =1,rd_ptr= 3,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 441,wr_ptr_rd_clk= 6,rd_en =0,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 469,wr_ptr_rd_clk= 7,rd_en =0,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 483,wr_ptr_rd_clk= 7,rd_en =1,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 497,wr_ptr_rd_clk= 7,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 553,wr_ptr_rd_clk= 8,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 581,wr_ptr_rd_clk= 9,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 609,wr_ptr_rd_clk= 9,rd_en =1,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 623,wr_ptr_rd_clk= 9,rd_en =0,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 693,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 749,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 763,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 7,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 889,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 7,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 903,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 8,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                1015,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 8,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                1029,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 9,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# ** Note: $stop    : tb.sv(68)
#    Time: 1115 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:18:19 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:18:20 on Nov 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 01:18:21 on Nov 09,2024, Elapsed time: 0:01:03
# Errors: 0, Warnings: 6
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:18:21 on Nov 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time=                   0,wr_ptr_rd_clk= x,rd_en =0,rd_ptr= x,wr_toggle_f_rd_clk= x, rd_toggle_f=x,empty=0
# time=                   5,wr_ptr_rd_clk= x,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= x, rd_toggle_f=0,empty=0
# time=                   7,wr_ptr_rd_clk= 0,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=1
# time=                  21,wr_ptr_rd_clk= 0,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=1
# time=                  35,wr_ptr_rd_clk= 1,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                  77,wr_ptr_rd_clk= 2,rd_en =0,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                  91,wr_ptr_rd_clk= 2,rd_en =1,rd_ptr= 0,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 105,wr_ptr_rd_clk= 2,rd_en =0,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 189,wr_ptr_rd_clk= 3,rd_en =0,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 245,wr_ptr_rd_clk= 3,rd_en =1,rd_ptr= 1,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 259,wr_ptr_rd_clk= 4,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 301,wr_ptr_rd_clk= 5,rd_en =0,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 343,wr_ptr_rd_clk= 5,rd_en =1,rd_ptr= 2,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 357,wr_ptr_rd_clk= 5,rd_en =0,rd_ptr= 3,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 427,wr_ptr_rd_clk= 6,rd_en =1,rd_ptr= 3,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 441,wr_ptr_rd_clk= 6,rd_en =0,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 469,wr_ptr_rd_clk= 7,rd_en =0,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 483,wr_ptr_rd_clk= 7,rd_en =1,rd_ptr= 4,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 497,wr_ptr_rd_clk= 7,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 553,wr_ptr_rd_clk= 8,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 581,wr_ptr_rd_clk= 9,rd_en =0,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 609,wr_ptr_rd_clk= 9,rd_en =1,rd_ptr= 5,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 623,wr_ptr_rd_clk= 9,rd_en =0,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 693,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 749,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 6,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 763,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 7,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 889,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 7,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                 903,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 8,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                1015,wr_ptr_rd_clk=10,rd_en =1,rd_ptr= 8,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# time=                1029,wr_ptr_rd_clk=10,rd_en =0,rd_ptr= 9,wr_toggle_f_rd_clk= 0, rd_toggle_f=0,empty=0
# ** Note: $stop    : tb.sv(68)
#    Time: 1115 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
clear
# [H[2J[3J
quit -sim
# End time: 01:19:38 on Nov 09,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 2
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:20:27 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:20:27 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:20:27 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                 105,data_in = 00000000, data_out =00100100
# time:                 165,data_in = 00001001, data_out =00100100
# time:                 175,data_in = 00000000, data_out =00100100
# time:                 235,data_in = 01100011, data_out =00100100
# time:                 245,data_in = 00000000, data_out =00100100
# time:                 259,data_in = 00000000, data_out =10000001
# time:                 285,data_in = 00001101, data_out =10000001
# time:                 295,data_in = 00000000, data_out =10000001
# time:                 357,data_in = 00000000, data_out =00001001
# time:                 405,data_in = 10001101, data_out =00001001
# time:                 415,data_in = 00000000, data_out =00001001
# time:                 441,data_in = 00000000, data_out =01100011
# time:                 455,data_in = 01100101, data_out =01100011
# time:                 465,data_in = 00000000, data_out =01100011
# time:                 497,data_in = 00000000, data_out =00001101
# time:                 535,data_in = 00010010, data_out =00001101
# time:                 545,data_in = 00000000, data_out =00001101
# time:                 565,data_in = 00000001, data_out =00001101
# time:                 575,data_in = 00000000, data_out =00001101
# time:                 623,data_in = 00000000, data_out =10001101
# time:                 675,data_in = 00001101, data_out =10001101
# time:                 685,data_in = 00000000, data_out =10001101
# time:                 763,data_in = 00000000, data_out =01100101
# time:                 903,data_in = 00000000, data_out =00010010
# time:                1029,data_in = 00000000, data_out =00000001
# ** Note: $stop    : tb.sv(68)
#    Time: 1115 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
# Compile of asyn_fifo.sv was successful.
# Compile of tb.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:23:26 on Nov 09,2024
# vlog -reportprogress 300 "+define+DEBUG" asyn_fifo.sv tb.sv 
# -- Compiling module asyn_fifo
# -- Compiling module asyn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at asyn_fifo.sv(1): (vlog-2275) Existing module 'asyn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(29): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 01:23:26 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:23:28 on Nov 09,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 01:23:28 on Nov 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.asyn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 29
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  55,data_in = 10000001, data_out =00000000
# time:                  65,data_in = 00000000, data_out =00000000
# time:                 105,data_in = 00000000, data_out =00100100
# time:                 165,data_in = 00001001, data_out =00100100
# time:                 175,data_in = 00000000, data_out =00100100
# time:                 235,data_in = 01100011, data_out =00100100
# time:                 245,data_in = 00000000, data_out =00100100
# time:                 259,data_in = 00000000, data_out =10000001
# time:                 285,data_in = 00001101, data_out =10000001
# time:                 295,data_in = 00000000, data_out =10000001
# time:                 357,data_in = 00000000, data_out =00001001
# time:                 405,data_in = 10001101, data_out =00001001
# time:                 415,data_in = 00000000, data_out =00001001
# time:                 441,data_in = 00000000, data_out =01100011
# time:                 455,data_in = 01100101, data_out =01100011
# time:                 465,data_in = 00000000, data_out =01100011
# time:                 497,data_in = 00000000, data_out =00001101
# time:                 535,data_in = 00010010, data_out =00001101
# time:                 545,data_in = 00000000, data_out =00001101
# time:                 565,data_in = 00000001, data_out =00001101
# time:                 575,data_in = 00000000, data_out =00001101
# time:                 623,data_in = 00000000, data_out =10001101
# time:                 675,data_in = 00001101, data_out =10001101
# time:                 685,data_in = 00000000, data_out =10001101
# time:                 763,data_in = 00000000, data_out =01100101
# time:                 903,data_in = 00000000, data_out =00010010
# time:                1029,data_in = 00000000, data_out =00000001
# ** Note: $stop    : tb.sv(68)
#    Time: 1115 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 68
