{'aidx': {'CDeps': [[[], [], ['addr', 'sel']], [[], [], ['addr', 'sel']]],
          'CLines': [[None, None, '39:C'], [None, None, '39:C']],
          'Clocked': True,
          'DDeps': [['addr'], ['addr']],
          'DLines': ['40:D', '40:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f174d3e9590>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f174d3e9590>]},
 'datao': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['dout']],
           'DLines': ['25:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f174d7f2750>]},
 'dout': {'CDeps': [[[], [], ['addr', 'sel'], ['sel']],
                    [[], [], ['addr', 'sel'], [], ['w_n']]],
          'CLines': [[None, None, '39:C', '46:C'],
                     [None, None, '39:C', None, '41:C']],
          'Clocked': True,
          'DDeps': [[], ['mem', 'aidx']],
          'DLines': ['47:D', '42:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d3e9fd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d3e9950>]},
 'mem': {'CDeps': [[[], [], ['addr', 'sel'], [], ['w_n'], ['w_n']]],
         'CLines': [[None, None, '39:C', None, '41:C', '43:C']],
         'Clocked': True,
         'DDeps': [['datai']],
         'DLines': ['44:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d3e9d50>]}}
