<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>mg-stm32l_acquisition_supervisor: D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/inc/core_cm3.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">mg-stm32l_acquisition_supervisor
   &#160;<span id="projectnumber">0.1.0-120906</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/inc/core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#endif</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00029"></a>00029 <span class="preprocessor">#endif</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_GENERIC</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00074"></a>00074 <span class="comment">/*  CMSIS CM3 definitions */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x10)                                                       </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span>
<a name="l00082"></a>00082 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00084"></a>00084 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00086"></a>00086 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM           __asm                                       </span>
<a name="l00088"></a>00088 <span class="preprocessor">  #define __INLINE        inline                                      </span>
<a name="l00090"></a>00090 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00098"></a>00098 <span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a>00117 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>    <span class="comment">/* add preprocessor checks */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      
<a name="l00122"></a>00122 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&quot;</span>                
<a name="l00123"></a>00123 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&quot;</span>                 
<a name="l00125"></a>00125 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span>
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a>00132 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM3_REV</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #define __CM3_REV               0x0200</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM3_REV not defined in device header file; using default!&quot;</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00158"></a>00158 <span class="preprocessor">#else</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00160"></a>00160 <span class="preprocessor">#endif</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00162"></a>00162 <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00169"></a>00169 <span class="comment"> *                 Register Abstraction</span>
<a name="l00170"></a>00170 <span class="comment"> ******************************************************************************/</span>
<a name="l00171"></a>00171 
<a name="l00189"></a>00189 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191   <span class="keyword">struct</span>
<a name="l00192"></a>00192   {
<a name="l00193"></a>00193 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00197"></a>00197     uint32_t GE:4;                       
<a name="l00198"></a>00198     uint32_t _reserved1:7;               
<a name="l00199"></a>00199 <span class="preprocessor">#endif</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00201"></a>00201     uint32_t V:1;                        
<a name="l00202"></a>00202     uint32_t C:1;                        
<a name="l00203"></a>00203     uint32_t Z:1;                        
<a name="l00204"></a>00204     uint32_t N:1;                        
<a name="l00205"></a>00205   } b;                                   
<a name="l00206"></a>00206   uint32_t w;                            
<a name="l00207"></a>00207 } APSR_Type;
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 
<a name="l00212"></a>00212 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214   <span class="keyword">struct</span>
<a name="l00215"></a>00215   {
<a name="l00216"></a>00216     uint32_t ISR:9;                      
<a name="l00217"></a>00217     uint32_t _reserved0:23;              
<a name="l00218"></a>00218   } b;                                   
<a name="l00219"></a>00219   uint32_t w;                            
<a name="l00220"></a>00220 } IPSR_Type;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 
<a name="l00225"></a>00225 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227   <span class="keyword">struct</span>
<a name="l00228"></a>00228   {
<a name="l00229"></a>00229     uint32_t ISR:9;                      
<a name="l00230"></a>00230 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00234"></a>00234     uint32_t GE:4;                       
<a name="l00235"></a>00235     uint32_t _reserved1:4;               
<a name="l00236"></a>00236 <span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00238"></a>00238     uint32_t IT:2;                       
<a name="l00239"></a>00239     uint32_t Q:1;                        
<a name="l00240"></a>00240     uint32_t V:1;                        
<a name="l00241"></a>00241     uint32_t C:1;                        
<a name="l00242"></a>00242     uint32_t Z:1;                        
<a name="l00243"></a>00243     uint32_t N:1;                        
<a name="l00244"></a>00244   } b;                                   
<a name="l00245"></a>00245   uint32_t w;                            
<a name="l00246"></a>00246 } xPSR_Type;
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 
<a name="l00251"></a>00251 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253   <span class="keyword">struct</span>
<a name="l00254"></a>00254   {
<a name="l00255"></a>00255     uint32_t nPRIV:1;                    
<a name="l00256"></a>00256     uint32_t SPSEL:1;                    
<a name="l00257"></a>00257     uint32_t FPCA:1;                     
<a name="l00258"></a>00258     uint32_t _reserved0:29;              
<a name="l00259"></a>00259   } b;                                   
<a name="l00260"></a>00260   uint32_t w;                            
<a name="l00261"></a>00261 } CONTROL_Type;
<a name="l00262"></a>00262 
<a name="l00274"></a>00274 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00275"></a>00275 {
<a name="l00276"></a>00276   __IO uint32_t ISER[8];                 
<a name="l00277"></a>00277        uint32_t RESERVED0[24];
<a name="l00278"></a>00278   __IO uint32_t ICER[8];                 
<a name="l00279"></a>00279        uint32_t RSERVED1[24];
<a name="l00280"></a>00280   __IO uint32_t ISPR[8];                 
<a name="l00281"></a>00281        uint32_t RESERVED2[24];
<a name="l00282"></a>00282   __IO uint32_t ICPR[8];                 
<a name="l00283"></a>00283        uint32_t RESERVED3[24];
<a name="l00284"></a>00284   __IO uint32_t IABR[8];                 
<a name="l00285"></a>00285        uint32_t RESERVED4[56];
<a name="l00286"></a>00286   __IO uint8_t  IP[240];                 
<a name="l00287"></a>00287        uint32_t RESERVED5[644];
<a name="l00288"></a>00288   __O  uint32_t STIR;                    
<a name="l00289"></a>00289 }  NVIC_Type;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 <span class="comment">/* Software Triggered Interrupt Register Definitions */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span>
<a name="l00293"></a>00293 <span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="preprocessor">typedef struct</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span>{
<a name="l00308"></a>00308   __I  uint32_t CPUID;                   
<a name="l00309"></a>00309   __IO uint32_t ICSR;                    
<a name="l00310"></a>00310   __IO uint32_t VTOR;                    
<a name="l00311"></a>00311   __IO uint32_t AIRCR;                   
<a name="l00312"></a>00312   __IO uint32_t SCR;                     
<a name="l00313"></a>00313   __IO uint32_t CCR;                     
<a name="l00314"></a>00314   __IO uint8_t  SHP[12];                 
<a name="l00315"></a>00315   __IO uint32_t SHCSR;                   
<a name="l00316"></a>00316   __IO uint32_t CFSR;                    
<a name="l00317"></a>00317   __IO uint32_t HFSR;                    
<a name="l00318"></a>00318   __IO uint32_t DFSR;                    
<a name="l00319"></a>00319   __IO uint32_t MMFAR;                   
<a name="l00320"></a>00320   __IO uint32_t BFAR;                    
<a name="l00321"></a>00321   __IO uint32_t AFSR;                    
<a name="l00322"></a>00322   __I  uint32_t PFR[2];                  
<a name="l00323"></a>00323   __I  uint32_t DFR;                     
<a name="l00324"></a>00324   __I  uint32_t ADR;                     
<a name="l00325"></a>00325   __I  uint32_t MMFR[4];                 
<a name="l00326"></a>00326   __I  uint32_t ISAR[5];                 
<a name="l00327"></a>00327        uint32_t RESERVED0[5];
<a name="l00328"></a>00328   __IO uint32_t CPACR;                   
<a name="l00329"></a>00329 } SCB_Type;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00333"></a>00333 <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00335"></a>00335 <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00336"></a>00336 <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00338"></a>00338 <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00339"></a>00339 <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00341"></a>00341 <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00342"></a>00342 <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00344"></a>00344 <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00345"></a>00345 <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00349"></a>00349 <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00351"></a>00351 <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00352"></a>00352 <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00354"></a>00354 <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00355"></a>00355 <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00357"></a>00357 <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00358"></a>00358 <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00360"></a>00360 <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00361"></a>00361 <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00363"></a>00363 <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00364"></a>00364 <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00366"></a>00366 <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00367"></a>00367 <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00369"></a>00369 <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00370"></a>00370 <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00372"></a>00372 <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00373"></a>00373 <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00375"></a>00375 <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00376"></a>00376 <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00380"></a>00380 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00384"></a>00384 <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00387"></a>00387 <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00389"></a>00389 <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00390"></a>00390 <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00392"></a>00392 <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00393"></a>00393 <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00395"></a>00395 <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00396"></a>00396 <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00398"></a>00398 <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00399"></a>00399 <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00401"></a>00401 <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00402"></a>00402 <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00406"></a>00406 <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00408"></a>00408 <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00409"></a>00409 <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00411"></a>00411 <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00412"></a>00412 <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00416"></a>00416 <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00418"></a>00418 <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00419"></a>00419 <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00421"></a>00421 <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00422"></a>00422 <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00424"></a>00424 <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00425"></a>00425 <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00427"></a>00427 <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00428"></a>00428 <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00430"></a>00430 <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00431"></a>00431 <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00434"></a>00434 <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00435"></a>00435 <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00437"></a>00437 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00438"></a>00438 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00440"></a>00440 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00441"></a>00441 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00443"></a>00443 <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00444"></a>00444 <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00446"></a>00446 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00447"></a>00447 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00449"></a>00449 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00450"></a>00450 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00452"></a>00452 <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00453"></a>00453 <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00455"></a>00455 <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00456"></a>00456 <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00458"></a>00458 <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00459"></a>00459 <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00461"></a>00461 <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00462"></a>00462 <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00464"></a>00464 <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00465"></a>00465 <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00467"></a>00467 <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00468"></a>00468 <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00470"></a>00470 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00471"></a>00471 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00473"></a>00473 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00474"></a>00474 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00477"></a>00477 <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00478"></a>00478 <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00480"></a>00480 <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00481"></a>00481 <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00483"></a>00483 <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00484"></a>00484 <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00488"></a>00488 <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00490"></a>00490 <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00491"></a>00491 <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00493"></a>00493 <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00494"></a>00494 <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00498"></a>00498 <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00500"></a>00500 <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00501"></a>00501 <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00503"></a>00503 <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00504"></a>00504 <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00506"></a>00506 <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00507"></a>00507 <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00509"></a>00509 <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00510"></a>00510 <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>
<a name="l00523"></a>00523 <span class="preprocessor">typedef struct</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span>{
<a name="l00525"></a>00525        uint32_t RESERVED0[1];
<a name="l00526"></a>00526   __I  uint32_t ICTR;                    
<a name="l00527"></a>00527 <span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span>  __IO uint32_t ACTLR;                   
<a name="l00529"></a>00529 <span class="preprocessor">#else</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>       uint32_t RESERVED1[1];
<a name="l00531"></a>00531 <span class="preprocessor">#endif</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>} SCnSCB_Type;
<a name="l00533"></a>00533 
<a name="l00534"></a>00534 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span>
<a name="l00536"></a>00536 <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00539"></a>00539 
<a name="l00540"></a>00540 <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span>
<a name="l00541"></a>00541 <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span>
<a name="l00543"></a>00543 <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span>
<a name="l00544"></a>00544 <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span>
<a name="l00546"></a>00546 <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span>
<a name="l00547"></a>00547 <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>
<a name="l00560"></a>00560 <span class="preprocessor">typedef struct</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span>{
<a name="l00562"></a>00562   __IO uint32_t CTRL;                    
<a name="l00563"></a>00563   __IO uint32_t LOAD;                    
<a name="l00564"></a>00564   __IO uint32_t VAL;                     
<a name="l00565"></a>00565   __I  uint32_t CALIB;                   
<a name="l00566"></a>00566 } SysTick_Type;
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00569"></a>00569 <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00570"></a>00570 <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00572"></a>00572 <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00573"></a>00573 <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00575"></a>00575 <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00576"></a>00576 <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00578"></a>00578 <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00579"></a>00579 <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00583"></a>00583 <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00587"></a>00587 <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00590"></a>00590 <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00591"></a>00591 <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00593"></a>00593 <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00594"></a>00594 <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00596"></a>00596 <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00597"></a>00597 <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00599"></a>00599 <span class="preprocessor"></span>
<a name="l00610"></a>00610 <span class="preprocessor">typedef struct</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>{
<a name="l00612"></a>00612   __O  <span class="keyword">union</span>
<a name="l00613"></a>00613   {
<a name="l00614"></a>00614     __O  uint8_t    u8;                  
<a name="l00615"></a>00615     __O  uint16_t   u16;                 
<a name="l00616"></a>00616     __O  uint32_t   u32;                 
<a name="l00617"></a>00617   }  PORT [32];                          
<a name="l00618"></a>00618        uint32_t RESERVED0[864];
<a name="l00619"></a>00619   __IO uint32_t TER;                     
<a name="l00620"></a>00620        uint32_t RESERVED1[15];
<a name="l00621"></a>00621   __IO uint32_t TPR;                     
<a name="l00622"></a>00622        uint32_t RESERVED2[15];
<a name="l00623"></a>00623   __IO uint32_t TCR;                     
<a name="l00624"></a>00624 } ITM_Type;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00627"></a>00627 <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                          </span>
<a name="l00628"></a>00628 <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)             </span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00631"></a>00631 <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                          </span>
<a name="l00632"></a>00632 <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                   </span>
<a name="l00634"></a>00634 <span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                          </span>
<a name="l00635"></a>00635 <span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)          </span>
<a name="l00637"></a>00637 <span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                          </span>
<a name="l00638"></a>00638 <span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                </span>
<a name="l00640"></a>00640 <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                          </span>
<a name="l00641"></a>00641 <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)             </span>
<a name="l00643"></a>00643 <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                          </span>
<a name="l00644"></a>00644 <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                 </span>
<a name="l00646"></a>00646 <span class="preprocessor">#define ITM_TCR_TXENA_Pos                   3                                          </span>
<a name="l00647"></a>00647 <span class="preprocessor">#define ITM_TCR_TXENA_Msk                  (1UL &lt;&lt; ITM_TCR_TXENA_Pos)                  </span>
<a name="l00649"></a>00649 <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                          </span>
<a name="l00650"></a>00650 <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                </span>
<a name="l00652"></a>00652 <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                          </span>
<a name="l00653"></a>00653 <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                  </span>
<a name="l00655"></a>00655 <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                          </span>
<a name="l00656"></a>00656 <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                 </span>
<a name="l00658"></a>00658 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00659"></a>00659 
<a name="l00660"></a>00660 
<a name="l00661"></a>00661 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>
<a name="l00670"></a>00670 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00671"></a>00671 {
<a name="l00672"></a>00672   __I  uint32_t TYPE;                    
<a name="l00673"></a>00673   __IO uint32_t CTRL;                    
<a name="l00674"></a>00674   __IO uint32_t RNR;                     
<a name="l00675"></a>00675   __IO uint32_t RBAR;                    
<a name="l00676"></a>00676   __IO uint32_t RASR;                    
<a name="l00677"></a>00677   __IO uint32_t RBAR_A1;                 
<a name="l00678"></a>00678   __IO uint32_t RASR_A1;                 
<a name="l00679"></a>00679   __IO uint32_t RBAR_A2;                 
<a name="l00680"></a>00680   __IO uint32_t RASR_A2;                 
<a name="l00681"></a>00681   __IO uint32_t RBAR_A3;                 
<a name="l00682"></a>00682   __IO uint32_t RASR_A3;                 
<a name="l00683"></a>00683 } MPU_Type;
<a name="l00684"></a>00684 
<a name="l00685"></a>00685 <span class="comment">/* MPU Type Register */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00687"></a>00687 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00689"></a>00689 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00690"></a>00690 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00692"></a>00692 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00693"></a>00693 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l00696"></a>00696 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00697"></a>00697 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00699"></a>00699 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00700"></a>00700 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00702"></a>00702 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00703"></a>00703 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l00706"></a>00706 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00707"></a>00707 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00710"></a>00710 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l00711"></a>00711 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l00713"></a>00713 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00714"></a>00714 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00716"></a>00716 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00717"></a>00717 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00720"></a>00720 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l00721"></a>00721 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l00723"></a>00723 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00724"></a>00724 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00726"></a>00726 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00727"></a>00727 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00729"></a>00729 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l00730"></a>00730 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733 <span class="preprocessor">#endif</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>
<a name="l00735"></a>00735 
<a name="l00744"></a>00744 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00745"></a>00745 {
<a name="l00746"></a>00746   __IO uint32_t DHCSR;                   
<a name="l00747"></a>00747   __O  uint32_t DCRSR;                   
<a name="l00748"></a>00748   __IO uint32_t DCRDR;                   
<a name="l00749"></a>00749   __IO uint32_t DEMCR;                   
<a name="l00750"></a>00750 } CoreDebug_Type;
<a name="l00751"></a>00751 
<a name="l00752"></a>00752 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l00753"></a>00753 <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l00754"></a>00754 <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l00756"></a>00756 <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l00757"></a>00757 <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l00759"></a>00759 <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l00760"></a>00760 <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l00762"></a>00762 <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l00763"></a>00763 <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l00765"></a>00765 <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l00766"></a>00766 <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l00768"></a>00768 <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l00769"></a>00769 <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l00771"></a>00771 <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l00772"></a>00772 <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l00774"></a>00774 <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l00775"></a>00775 <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l00777"></a>00777 <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l00778"></a>00778 <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l00780"></a>00780 <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l00781"></a>00781 <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l00783"></a>00783 <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l00784"></a>00784 <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l00786"></a>00786 <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l00787"></a>00787 <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l00790"></a>00790 <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l00791"></a>00791 <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l00793"></a>00793 <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l00794"></a>00794 <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l00797"></a>00797 <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l00798"></a>00798 <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l00800"></a>00800 <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l00801"></a>00801 <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l00803"></a>00803 <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l00804"></a>00804 <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l00806"></a>00806 <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l00807"></a>00807 <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l00809"></a>00809 <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l00810"></a>00810 <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l00812"></a>00812 <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l00813"></a>00813 <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l00815"></a>00815 <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l00816"></a>00816 <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l00818"></a>00818 <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l00819"></a>00819 <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l00821"></a>00821 <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l00822"></a>00822 <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l00824"></a>00824 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l00825"></a>00825 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l00827"></a>00827 <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l00828"></a>00828 <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l00830"></a>00830 <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l00831"></a>00831 <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l00833"></a>00833 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l00834"></a>00834 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span>
<a name="l00844"></a>00844 <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00845"></a>00845 <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l00846"></a>00846 <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l00847"></a>00847 <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00848"></a>00848 <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00849"></a>00849 <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00851"></a>00851 <span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span>
<a name="l00852"></a>00852 <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l00853"></a>00853 <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l00854"></a>00854 <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l00855"></a>00855 <span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span>
<a name="l00856"></a>00856 <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l00858"></a>00858 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00860"></a>00860 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l00861"></a>00861 <span class="preprocessor">#endif</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span>
<a name="l00867"></a>00867 <span class="comment">/*******************************************************************************</span>
<a name="l00868"></a>00868 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00869"></a>00869 <span class="comment"> ******************************************************************************/</span>
<a name="l00880"></a>00880 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00896"></a>00896 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
<a name="l00897"></a>00897 {
<a name="l00898"></a>00898   uint32_t reg_value;
<a name="l00899"></a>00899   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07);               <span class="comment">/* only values 0..7 are used          */</span>
<a name="l00900"></a>00900 
<a name="l00901"></a>00901   reg_value  =  SCB-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l00902"></a>00902   reg_value &amp;= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             <span class="comment">/* clear bits to change               */</span>
<a name="l00903"></a>00903   reg_value  =  (reg_value                                 |
<a name="l00904"></a>00904                 ((uint32_t)0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos) |
<a name="l00905"></a>00905                 (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span>
<a name="l00906"></a>00906   SCB-&gt;AIRCR =  reg_value;
<a name="l00907"></a>00907 }
<a name="l00908"></a>00908 
<a name="l00909"></a>00909 
<a name="l00917"></a>00917 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)
<a name="l00918"></a>00918 {
<a name="l00919"></a>00919   <span class="keywordflow">return</span> ((SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) &gt;&gt; SCB_AIRCR_PRIGROUP_Pos);   <span class="comment">/* read priority grouping field */</span>
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 
<a name="l00922"></a>00922 
<a name="l00930"></a>00930 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(IRQn_Type <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00931"></a>00931 {
<a name="l00932"></a>00932   NVIC-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span>
<a name="l00933"></a>00933 }
<a name="l00934"></a>00934 
<a name="l00935"></a>00935 
<a name="l00943"></a>00943 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(IRQn_Type IRQn)
<a name="l00944"></a>00944 {
<a name="l00945"></a>00945   NVIC-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span>
<a name="l00946"></a>00946 }
<a name="l00947"></a>00947 
<a name="l00948"></a>00948 
<a name="l00958"></a>00958 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
<a name="l00959"></a>00959 {
<a name="l00960"></a>00960   <span class="keywordflow">return</span>((uint32_t) ((NVIC-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span>
<a name="l00961"></a>00961 }
<a name="l00962"></a>00962 
<a name="l00963"></a>00963 
<a name="l00971"></a>00971 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(IRQn_Type IRQn)
<a name="l00972"></a>00972 {
<a name="l00973"></a>00973   NVIC-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span>
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 
<a name="l00976"></a>00976 
<a name="l00984"></a>00984 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(IRQn_Type IRQn)
<a name="l00985"></a>00985 {
<a name="l00986"></a>00986   NVIC-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00987"></a>00987 }
<a name="l00988"></a>00988 
<a name="l00989"></a>00989 
<a name="l00997"></a>00997 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
<a name="l00998"></a>00998 {
<a name="l00999"></a>00999   <span class="keywordflow">return</span>((uint32_t)((NVIC-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span>
<a name="l01000"></a>01000 }
<a name="l01001"></a>01001 
<a name="l01002"></a>01002 
<a name="l01014"></a>01014 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
<a name="l01015"></a>01015 {
<a name="l01016"></a>01016   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01017"></a>01017     SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span>
<a name="l01018"></a>01018   <span class="keywordflow">else</span> {
<a name="l01019"></a>01019     NVIC-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span>
<a name="l01020"></a>01020 }
<a name="l01021"></a>01021 
<a name="l01022"></a>01022 
<a name="l01035"></a>01035 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037 
<a name="l01038"></a>01038   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01039"></a>01039     <span class="keywordflow">return</span>((uint32_t)(SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span>
<a name="l01040"></a>01040   <span class="keywordflow">else</span> {
<a name="l01041"></a>01041     <span class="keywordflow">return</span>((uint32_t)(NVIC-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l01042"></a>01042 }
<a name="l01043"></a>01043 
<a name="l01044"></a>01044 
<a name="l01059"></a>01059 <span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01060"></a>01060 {
<a name="l01061"></a>01061   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01062"></a>01062   uint32_t PreemptPriorityBits;
<a name="l01063"></a>01063   uint32_t SubPriorityBits;
<a name="l01064"></a>01064 
<a name="l01065"></a>01065   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;
<a name="l01066"></a>01066   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01067"></a>01067 
<a name="l01068"></a>01068   <span class="keywordflow">return</span> (
<a name="l01069"></a>01069            ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |
<a name="l01070"></a>01070            ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))
<a name="l01071"></a>01071          );
<a name="l01072"></a>01072 }
<a name="l01073"></a>01073 
<a name="l01074"></a>01074 
<a name="l01089"></a>01089 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01090"></a>01090 {
<a name="l01091"></a>01091   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01092"></a>01092   uint32_t PreemptPriorityBits;
<a name="l01093"></a>01093   uint32_t SubPriorityBits;
<a name="l01094"></a>01094 
<a name="l01095"></a>01095   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
<a name="l01096"></a>01096   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01097"></a>01097 
<a name="l01098"></a>01098   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);
<a name="l01099"></a>01099   *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);
<a name="l01100"></a>01100 }
<a name="l01101"></a>01101 
<a name="l01102"></a>01102 
<a name="l01107"></a>01107 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)
<a name="l01108"></a>01108 {
<a name="l01109"></a>01109   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01110"></a>01110 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l01111"></a>01111   SCB-&gt;AIRCR  = ((0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos)      |
<a name="l01112"></a>01112                  (SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) |
<a name="l01113"></a>01113                  SCB_AIRCR_SYSRESETREQ_Msk);                   <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01114"></a>01114   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01115"></a>01115   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l01116"></a>01116 }
<a name="l01117"></a>01117 
<a name="l01122"></a>01122 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01128"></a>01128 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>
<a name="l01139"></a>01139 <span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)
<a name="l01140"></a>01140 {
<a name="l01141"></a>01141   <span class="keywordflow">if</span> (ticks &gt; SysTick_LOAD_RELOAD_Msk)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span>
<a name="l01142"></a>01142 
<a name="l01143"></a>01143   SysTick-&gt;LOAD  = (ticks &amp; SysTick_LOAD_RELOAD_Msk) - 1;      <span class="comment">/* set reload register */</span>
<a name="l01144"></a>01144   NVIC_SetPriority (<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span>
<a name="l01145"></a>01145   SysTick-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01146"></a>01146   SysTick-&gt;CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
<a name="l01147"></a>01147                    SysTick_CTRL_TICKINT_Msk   |
<a name="l01148"></a>01148                    SysTick_CTRL_ENABLE_Msk;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01149"></a>01149   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l01150"></a>01150 }
<a name="l01151"></a>01151 
<a name="l01152"></a>01152 <span class="preprocessor">#endif</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>
<a name="l01158"></a>01158 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01164"></a>01164 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t ITM_RxBuffer;                    
<a name="l01165"></a>01165 <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01177"></a>01177 <span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span>{
<a name="l01179"></a>01179   <span class="keywordflow">if</span> ((CoreDebug-&gt;DEMCR &amp; CoreDebug_DEMCR_TRCENA_Msk)  &amp;&amp;      <span class="comment">/* Trace enabled */</span>
<a name="l01180"></a>01180       (ITM-&gt;TCR &amp; ITM_TCR_ITMENA_Msk)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01181"></a>01181       (ITM-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01182"></a>01182   {
<a name="l01183"></a>01183     <span class="keywordflow">while</span> (ITM-&gt;PORT[0].u32 == 0);
<a name="l01184"></a>01184     ITM-&gt;PORT[0].u8 = (uint8_t) ch;
<a name="l01185"></a>01185   }
<a name="l01186"></a>01186   <span class="keywordflow">return</span> (ch);
<a name="l01187"></a>01187 }
<a name="l01188"></a>01188 
<a name="l01189"></a>01189 
<a name="l01199"></a>01199 <span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {
<a name="l01200"></a>01200   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01201"></a>01201 
<a name="l01202"></a>01202   <span class="keywordflow">if</span> (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
<a name="l01203"></a>01203     ch = ITM_RxBuffer;
<a name="l01204"></a>01204     ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       <span class="comment">/* ready for next character */</span>
<a name="l01205"></a>01205   }
<a name="l01206"></a>01206 
<a name="l01207"></a>01207   <span class="keywordflow">return</span> (ch);
<a name="l01208"></a>01208 }
<a name="l01209"></a>01209 
<a name="l01210"></a>01210 
<a name="l01219"></a>01219 <span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {
<a name="l01220"></a>01220 
<a name="l01221"></a>01221   <span class="keywordflow">if</span> (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
<a name="l01222"></a>01222     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01223"></a>01223   } <span class="keywordflow">else</span> {
<a name="l01224"></a>01224     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01225"></a>01225   }
<a name="l01226"></a>01226 }
<a name="l01227"></a>01227 
<a name="l01230"></a>01230 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span>
<a name="l01231"></a>01231 
<a name="l01232"></a>01232 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l01233"></a>01233 
<a name="l01234"></a>01234 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span>}
<a name="l01236"></a>01236 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 6 2012 21:45:07 for mg-stm32l_acquisition_supervisor by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
