Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul  5 09:35:46 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                Logical Path                                                | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive |  End Point Pin Primitive |        Start Point Pin        |                           End Point Pin                          |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
| Path #1   | 10.000      | 9.832      | 0.718(8%)   | 9.114(92%) | -0.129     | 0.033 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[95]/D                                            |
| Path #2   | 10.000      | 9.814      | 0.718(8%)   | 9.096(92%) | -0.123     | 0.057 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[101]/D                                           |
| Path #3   | 10.000      | 9.428      | 0.456(5%)   | 8.972(95%) | 0.090      | 0.061 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[6]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[6]  | i_intcap.CAP_ADDR_O_reg[3]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]  |
| Path #4   | 10.000      | 9.794      | 0.718(8%)   | 9.076(92%) | -0.128     | 0.074 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[15]/D                                            |
| Path #5   | 10.000      | 9.792      | 0.718(8%)   | 9.074(92%) | -0.128     | 0.074 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[79]/D                                            |
| Path #6   | 10.000      | 9.840      | 0.744(8%)   | 9.096(92%) | -0.123     | 0.077 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[102]/D                                           |
| Path #7   | 10.000      | 9.790      | 0.718(8%)   | 9.072(92%) | -0.128     | 0.078 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[1]/D                                             |
| Path #8   | 10.000      | 9.787      | 2.322(24%)  | 7.465(76%) | -0.018     | 0.079 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT4-(3)-LUT5-(2)-LUT6-(6)-LUT4-(25)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[0]/C           | r_cache_value_reg[2]/D                                           |
| Path #9   | 10.000      | 9.826      | 0.712(8%)   | 9.114(92%) | -0.129     | 0.085 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[96]/D                                            |
| Path #10  | 10.000      | 9.890      | 2.322(24%)  | 7.568(76%) | -0.018     | 0.085 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT4-(3)-LUT5-(2)-LUT6-(6)-LUT4-(25)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[0]/C           | r_cache_value_reg[0]/D                                           |
| Path #11  | 10.000      | 9.769      | 2.455(26%)  | 7.314(74%) | -0.041     | 0.088 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(3)-LUT3-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[3]/D                                           |
| Path #12  | 10.000      | 9.822      | 0.746(8%)   | 9.076(92%) | -0.128     | 0.090 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[16]/D                                            |
| Path #13  | 10.000      | 9.820      | 0.748(8%)   | 9.072(92%) | -0.128     | 0.092 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[2]/D                                             |
| Path #14  | 10.000      | 9.820      | 0.746(8%)   | 9.074(92%) | -0.128     | 0.092 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[80]/D                                            |
| Path #15  | 10.000      | 9.381      | 0.456(5%)   | 8.925(95%) | 0.081      | 0.099 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[4]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[4]  | read_addr_reg[1]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| Path #16  | 10.000      | 9.357      | 0.456(5%)   | 8.901(95%) | 0.093      | 0.135 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[7]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[7]  | i_intcap.CAP_ADDR_O_reg[4]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]  |
| Path #17  | 10.000      | 9.842      | 2.579(27%)  | 7.263(73%) | -0.031     | 0.169 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(3)-LUT3-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[1]/D                                           |
| Path #18  | 10.000      | 9.635      | 0.718(8%)   | 8.917(92%) | -0.128     | 0.231 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[19]/D                                            |
| Path #19  | 10.000      | 9.714      | 2.555(27%)  | 7.159(73%) | -0.041     | 0.241 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT4-(3)-LUT5-(2)-LUT6-(6)-LUT4-(25)-LUT3-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[0]/C           | r_cache_value_reg[4]/D                                           |
| Path #20  | 10.000      | 9.625      | 0.718(8%)   | 8.907(92%) | -0.128     | 0.241 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[11]/D                                            |
| Path #21  | 10.000      | 9.624      | 0.718(8%)   | 8.906(92%) | -0.130     | 0.242 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[105]/D                                           |
| Path #22  | 10.000      | 9.624      | 0.718(8%)   | 8.906(92%) | -0.128     | 0.244 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[3]/D                                             |
| Path #23  | 10.000      | 9.231      | 0.456(5%)   | 8.775(95%) | 0.081      | 0.249 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #24  | 10.000      | 9.663      | 0.746(8%)   | 8.917(92%) | -0.128     | 0.249 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[20]/D                                            |
| Path #25  | 10.000      | 9.652      | 0.746(8%)   | 8.906(92%) | -0.130     | 0.258 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[106]/D                                           |
| Path #26  | 10.000      | 9.653      | 0.746(8%)   | 8.907(92%) | -0.128     | 0.259 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[12]/D                                            |
| Path #27  | 10.000      | 9.652      | 0.746(8%)   | 8.906(92%) | -0.128     | 0.260 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[4]/D                                             |
| Path #28  | 10.000      | 9.212      | 0.456(5%)   | 8.756(95%) | 0.086      | 0.273 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[7]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[7]  | read_addr_reg[4]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]  |
| Path #29  | 10.000      | 9.197      | 0.456(5%)   | 8.741(95%) | 0.092      | 0.294 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[4]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[4]  | read_addr_reg[1]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| Path #30  | 10.000      | 9.572      | 2.579(27%)  | 6.993(73%) | -0.037     | 0.309 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(3)-LUT3-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[5]/D                                           |
| Path #31  | 10.000      | 9.354      | 0.456(5%)   | 8.898(95%) | 0.141      | 0.309 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                               | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #32  | 10.000      | 9.557      | 0.718(8%)   | 8.839(92%) | -0.128     | 0.311 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[13]/D                                            |
| Path #33  | 10.000      | 9.169      | 0.456(5%)   | 8.713(95%) | 0.090      | 0.320 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #34  | 10.000      | 9.586      | 0.747(8%)   | 8.839(92%) | -0.128     | 0.326 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[14]/D                                            |
| Path #35  | 10.000      | 9.140      | 0.456(5%)   | 8.684(95%) | 0.079      | 0.337 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[14] | i_intcap.CAP_ADDR_O_reg[11]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] |
| Path #36  | 10.000      | 9.139      | 0.456(5%)   | 8.683(95%) | 0.087      | 0.347 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #37  | 10.000      | 9.134      | 0.456(5%)   | 8.678(95%) | 0.088      | 0.352 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[7]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[7]  | i_intcap.CAP_ADDR_O_reg[4]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]  |
| Path #38  | 10.000      | 9.141      | 0.456(5%)   | 8.685(95%) | 0.101      | 0.359 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[14] | read_addr_reg[11]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] |
| Path #39  | 10.000      | 9.120      | 0.456(5%)   | 8.664(95%) | 0.098      | 0.377 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #40  | 10.000      | 9.149      | 0.456(5%)   | 8.693(95%) | 0.132      | 0.382 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #41  | 10.000      | 9.150      | 0.456(5%)   | 8.694(95%) | 0.141      | 0.390 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[6]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[6]  | i_intcap.CAP_ADDR_O_reg[3]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]  |
| Path #42  | 10.000      | 9.090      | 0.456(6%)   | 8.634(94%) | 0.088      | 0.397 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[6]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[6]  | i_intcap.CAP_ADDR_O_reg[3]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]  |
| Path #43  | 10.000      | 9.102      | 0.456(6%)   | 8.646(94%) | 0.104      | 0.401 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[14] | i_intcap.CAP_ADDR_O_reg[11]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] |
| Path #44  | 10.000      | 9.466      | 0.718(8%)   | 8.748(92%) | -0.127     | 0.401 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[10]/D                                            |
| Path #45  | 10.000      | 9.072      | 0.456(6%)   | 8.616(94%) | 0.086      | 0.412 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #46  | 10.000      | 9.070      | 0.456(6%)   | 8.614(94%) | 0.086      | 0.415 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[14] | read_addr_reg[11]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] |
| Path #47  | 10.000      | 9.052      | 0.456(6%)   | 8.596(94%) | 0.071      | 0.417 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[9]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[9]  | i_intcap.CAP_ADDR_O_reg[6]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]  |
| Path #48  | 10.000      | 9.067      | 0.456(6%)   | 8.611(94%) | 0.087      | 0.419 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #49  | 10.000      | 9.494      | 0.746(8%)   | 8.748(92%) | -0.127     | 0.419 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[9]/D                                             |
| Path #50  | 10.000      | 9.081      | 0.456(6%)   | 8.625(94%) | 0.105      | 0.423 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #51  | 10.000      | 9.090      | 0.456(6%)   | 8.634(94%) | 0.121      | 0.430 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[5]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[5]  | read_addr_reg[2]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]  |
| Path #52  | 10.000      | 9.043      | 0.456(6%)   | 8.587(94%) | 0.076      | 0.432 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[4]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[4]  | read_addr_reg[1]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| Path #53  | 10.000      | 9.061      | 0.456(6%)   | 8.605(94%) | 0.102      | 0.440 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #54  | 10.000      | 9.089      | 0.456(6%)   | 8.633(94%) | 0.141      | 0.451 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[14] | i_intcap.CAP_ADDR_O_reg[11]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] |
| Path #55  | 10.000      | 9.034      | 0.456(6%)   | 8.578(94%) | 0.087      | 0.452 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #56  | 10.000      | 9.498      | 2.455(26%)  | 7.043(74%) | -0.034     | 0.462 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(3)-LUT3-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[13]/D                                          |
| Path #57  | 10.000      | 9.006      | 0.456(6%)   | 8.550(94%) | 0.070      | 0.463 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[12] | i_intcap.CAP_ADDR_O_reg[9]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] |
| Path #58  | 10.000      | 9.495      | 2.579(28%)  | 6.916(72%) | -0.037     | 0.464 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(3)-LUT3-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT2-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[3]/C           | r_cache_value_reg[6]/D                                           |
| Path #59  | 10.000      | 9.032      | 0.456(6%)   | 8.576(94%) | 0.103      | 0.470 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #60  | 10.000      | 9.065      | 0.456(6%)   | 8.609(94%) | 0.138      | 0.472 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[12] | i_intcap.CAP_ADDR_O_reg[9]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] |
| Path #61  | 10.000      | 9.020      | 0.456(6%)   | 8.564(94%) | 0.095      | 0.474 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[14] | i_intcap.CAP_ADDR_O_reg[11]/C | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] |
| Path #62  | 10.000      | 9.011      | 0.456(6%)   | 8.555(94%) | 0.087      | 0.475 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[4]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[4]  | read_addr_reg[1]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]  |
| Path #63  | 10.000      | 9.007      | 0.456(6%)   | 8.551(94%) | 0.088      | 0.480 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[9]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[9]  | i_intcap.CAP_ADDR_O_reg[6]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]  |
| Path #64  | 10.000      | 9.014      | 0.456(6%)   | 8.558(94%) | 0.098      | 0.483 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #65  | 10.000      | 9.426      | 1.857(20%)  | 7.569(80%) | -0.085     | 0.485 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(259)-LUT6-(1)-CARRY4-LUT2-(4)-LUT2-(3)-LUT6-(1)-LUT6-(2)-LUT6-(2)-LUT5-(1)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[17]/C          | state_reg[6]/D                                                   |
| Path #66  | 10.000      | 9.049      | 0.456(6%)   | 8.593(94%) | 0.139      | 0.489 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #67  | 10.000      | 9.374      | 0.718(8%)   | 8.656(92%) | -0.129     | 0.491 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[115]/D                                           |
| Path #68  | 10.000      | 9.002      | 0.456(6%)   | 8.546(94%) | 0.095      | 0.492 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[6]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[6]  | i_intcap.CAP_ADDR_O_reg[3]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]  |
| Path #69  | 10.000      | 9.009      | 0.456(6%)   | 8.553(94%) | 0.108      | 0.498 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[8]  | i_intcap.CAP_ADDR_O_reg[5]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]  |
| Path #70  | 10.000      | 8.987      | 0.456(6%)   | 8.531(94%) | 0.088      | 0.500 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[14]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[14] | read_addr_reg[11]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] |
| Path #71  | 10.000      | 9.002      | 0.456(6%)   | 8.546(94%) | 0.104      | 0.501 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[6]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[6]  | i_intcap.CAP_ADDR_O_reg[3]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]  |
| Path #72  | 10.000      | 8.976      | 0.456(6%)   | 8.520(94%) | 0.082      | 0.505 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[12] | i_intcap.CAP_ADDR_O_reg[9]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] |
| Path #73  | 10.000      | 8.978      | 0.456(6%)   | 8.522(94%) | 0.088      | 0.509 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #74  | 10.000      | 8.988      | 0.456(6%)   | 8.532(94%) | 0.100      | 0.510 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #75  | 10.000      | 9.400      | 0.744(8%)   | 8.656(92%) | -0.129     | 0.511 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[116]/D                                           |
| Path #76  | 10.000      | 9.153      | 0.456(5%)   | 8.697(95%) | 0.143      | 0.512 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                               | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN         | CAP_WR_EN_O_reg/C             | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN         |
| Path #77  | 10.000      | 8.974      | 0.456(6%)   | 8.518(94%) | 0.087      | 0.512 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #78  | 10.000      | 8.978      | 0.456(6%)   | 8.522(94%) | 0.092      | 0.513 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #79  | 10.000      | 8.988      | 0.456(6%)   | 8.532(94%) | 0.103      | 0.514 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[13]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[13] | read_addr_reg[10]/C           | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] |
| Path #80  | 10.000      | 8.970      | 0.456(6%)   | 8.514(94%) | 0.086      | 0.515 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #81  | 10.000      | 9.441      | 2.198(24%)  | 7.243(76%) | -0.034     | 0.518 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT4-(3)-LUT5-(2)-LUT6-(6)-LUT4-(25)-LUT6-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[0]/C           | r_cache_value_reg[16]/D                                          |
| Path #82  | 10.000      | 9.014      | 0.456(6%)   | 8.558(94%) | 0.139      | 0.524 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[7]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[7]  | i_intcap.CAP_ADDR_O_reg[4]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]  |
| Path #83  | 10.000      | 8.977      | 0.456(6%)   | 8.521(94%) | 0.103      | 0.525 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #84  | 10.000      | 9.533      | 1.823(20%)  | 7.710(80%) | 0.070      | 0.533 | 0.035             | Safely Timed       | Same Clock        | 6            | 3      | FDRE/C-(4099)-LUT6-(1)-MUXF7-MUXF8-LUT6-(1)-MUXF7-LUT5-(1)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 4099        | 0          | 1          | FDRE/C                    | FDRE/D                   | r_cache_value_reg[1]/C        | o_mem_read_data_reg[39]/D                                        |
| Path #85  | 10.000      | 8.998      | 0.456(6%)   | 8.542(94%) | 0.141      | 0.542 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #86  | 10.000      | 8.990      | 0.456(6%)   | 8.534(94%) | 0.139      | 0.548 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #87  | 10.000      | 8.978      | 0.456(6%)   | 8.522(94%) | 0.127      | 0.548 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #88  | 10.000      | 8.940      | 0.456(6%)   | 8.484(94%) | 0.097      | 0.556 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #89  | 10.000      | 8.929      | 0.456(6%)   | 8.473(94%) | 0.087      | 0.557 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[12] | i_intcap.CAP_ADDR_O_reg[9]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] |
| Path #90  | 10.000      | 8.934      | 0.456(6%)   | 8.478(94%) | 0.093      | 0.558 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[8]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[8]  | read_addr_reg[5]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]  |
| Path #91  | 10.000      | 8.939      | 0.456(6%)   | 8.483(94%) | 0.101      | 0.561 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
| Path #92  | 10.000      | 8.940      | 0.456(6%)   | 8.484(94%) | 0.104      | 0.563 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #93  | 10.000      | 9.306      | 0.718(8%)   | 8.588(92%) | -0.125     | 0.563 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[17]/D                                            |
| Path #94  | 10.000      | 9.304      | 3.077(34%)  | 6.227(66%) | -0.021     | 0.573 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 33          | 0          | 0          | FDRE/C                    | FDRE/D                   | r_register_reg[11][5]/C       | r_register_reg[12][15]/D                                         |
| Path #95  | 10.000      | 8.927      | 0.456(6%)   | 8.471(94%) | 0.101      | 0.573 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #96  | 10.000      | 8.908      | 0.456(6%)   | 8.452(94%) | 0.087      | 0.578 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[10]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[10] | read_addr_reg[7]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] |
| Path #97  | 10.000      | 9.484      | 1.816(20%)  | 7.668(80%) | 0.070      | 0.580 | 0.035             | Safely Timed       | Same Clock        | 6            | 3      | FDRE/C-(4099)-LUT6-(1)-MUXF7-MUXF8-LUT6-(1)-MUXF7-LUT5-(1)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 4099        | 0          | 1          | FDRE/C                    | FDRE/D                   | r_cache_value_reg[1]/C        | o_mem_read_data_reg[3]/D                                         |
| Path #98  | 10.000      | 8.911      | 0.456(6%)   | 8.455(94%) | 0.092      | 0.580 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #99  | 10.000      | 9.334      | 0.746(8%)   | 8.588(92%) | -0.125     | 0.581 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[18]/D                                            |
| Path #100 | 10.000      | 8.893      | 0.456(6%)   | 8.437(94%) | 0.076      | 0.582 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[11]                                                                       | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[11] | read_addr_reg[8]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+-----+----+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  3 |  4  |  5 |  6 | 8 |  9 | 10 | 11 | 12 | 13 | 14 |
+-----------------+-------------+-----+-----+---+----+-----+----+----+---+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 285 | 112 | 2 | 12 | 273 | 30 | 56 | 3 | 20 | 54 | 39 | 33 | 47 | 34 |
+-----------------+-------------+-----+-----+---+----+-----+----+----+---+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


