// Seed: 883667726
module module_0 ();
  wire id_1;
  assign module_2.id_0  = 0;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input uwire id_12
);
  assign id_10 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input tri1  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
