
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036047                       # Number of seconds simulated
sim_ticks                                 36047116725                       # Number of ticks simulated
final_tick                               563013479910                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133824                       # Simulator instruction rate (inst/s)
host_op_rate                                   168823                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2192251                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901540                       # Number of bytes of host memory used
host_seconds                                 16442.97                       # Real time elapsed on the host
sim_insts                                  2200459123                       # Number of instructions simulated
sim_ops                                    2775956383                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1560576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       431360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1995392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       867456                       # Number of bytes written to this memory
system.physmem.bytes_written::total            867456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3370                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15589                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6777                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6777                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43292672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11966560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55355107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              95875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24064504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24064504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24064504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43292672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11966560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79419611                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86443926                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085586                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263090                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120796                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13034126                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12133903                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279846                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90101                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31200458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172407562                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085586                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413749                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37917731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11390110                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6493979                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15278792                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84834294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.510621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.304820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46916563     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335282      3.93%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687007      3.17%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547111      7.72%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770780      2.09%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2280673      2.69%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1649679      1.94%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926046      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721153     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84834294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359604                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994444                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32637929                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6303111                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467655                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245404                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9180193                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311010                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42257                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206133383                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82192                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9180193                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35024031                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1351693                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1432572                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34270568                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3575235                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198877386                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29352                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482076                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          903                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278449202                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928455151                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928455151                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107753653                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40839                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22996                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9802874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18534611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148581                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2980936                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188069880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149400284                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290821                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64969222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198450609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84834294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29488160     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18271497     21.54%     56.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11911254     14.04%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8848796     10.43%     80.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7632593      9.00%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942770      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382231      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633661      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723332      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84834294                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873820     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            10      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177362     14.43%     85.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177664     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124476263     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126163      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829292      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7952032      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149400284                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728291                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228856                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008225                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385154537                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253079030                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145591230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150629140                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       557850                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7300643                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423729                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9180193                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         558305                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81630                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188109164                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18534611                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449505                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22750                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460498                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147020438                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914851                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379844                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655131                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741695                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7740280                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700761                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145688069                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145591230                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94869980                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267854461                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684227                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354185                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65300472                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125645                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75654101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623302                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29419014     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962028     27.71%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532772     11.28%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4797249      6.34%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3916492      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1588547      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887160      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948259      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3602580      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75654101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3602580                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260161428                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385405812                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1609632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864439                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864439                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156819                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661392029                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201219099                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190205372                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86443926                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31771654                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25858362                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2121952                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13557916                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12527398                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3272532                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93757                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35123460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173512575                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31771654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15799930                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36464443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10889419                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5132357                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17168073                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       850638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85451556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48987113     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1966575      2.30%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2567162      3.00%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3862588      4.52%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3753575      4.39%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2854288      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1700337      1.99%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2537104      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17222814     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85451556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367541                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007227                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36282225                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5011505                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35151665                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       275146                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8731013                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5378875                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207600502                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8731013                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38206063                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1017230                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1194232                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33457989                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2845022                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201560786                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          678                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1229747                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       892726                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    280825004                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    938733055                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    938733055                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174697110                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106127890                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42766                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24127                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8029616                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18687947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9907255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       192392                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3289878                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187352285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150939587                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281471                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60887642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185181974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85451556                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29382734     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18890695     22.11%     56.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12208067     14.29%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8310469      9.73%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7774052      9.10%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4151492      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3054201      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       916291      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       763555      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85451556                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         741458     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152835     14.26%     83.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177770     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125596654     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2132295      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17054      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14904219      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8289365      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150939587                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746098                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1072066                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388684267                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248281376                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146706184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152011653                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       512450                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7159383                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          892                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2517773                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          343                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8731013                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         586490                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99784                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187392889                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1283145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18687947                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9907255                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23545                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          892                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1299173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1195227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2494400                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148054231                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14030264                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2885356                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22137073                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20738929                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8106809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712720                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146745244                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146706184                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94267721                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264721848                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697125                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102312461                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125746534                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61646540                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2156974                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76720542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29283129     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22183118     28.91%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8170555     10.65%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4678086      6.10%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3907015      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1933808      2.52%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1904728      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       818244      1.07%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3841859      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76720542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102312461                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125746534                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18918046                       # Number of memory references committed
system.switch_cpus1.commit.loads             11528564                       # Number of loads committed
system.switch_cpus1.commit.membars              17054                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18034983                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113343498                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2565770                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3841859                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260271757                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383521889                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 992370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102312461                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125746534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102312461                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844901                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844901                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183570                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183570                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666262921                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202618479                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191735739                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34108                       # number of misc regfile writes
system.l20.replacements                         12206                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911110                       # Total number of references to valid blocks.
system.l20.sampled_refs                         44974                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.258594                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6854.048178                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.051337                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5102.344561                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            73.826733                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20724.729191                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.209169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.155711                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.632469                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60437                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60437                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23941                       # number of Writeback hits
system.l20.Writeback_hits::total                23941                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60437                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60437                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60437                       # number of overall hits
system.l20.overall_hits::total                  60437                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12192                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12206                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12192                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12206                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12192                       # number of overall misses
system.l20.overall_misses::total                12206                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1401320                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1169959176                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1171360496                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1401320                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1169959176                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1171360496                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1401320                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1169959176                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1171360496                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72629                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72643                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23941                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23941                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72629                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72643                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72629                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72643                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.167867                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168027                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167867                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.168027                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167867                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.168027                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 95961.218504                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 95965.959037                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 95961.218504                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 95965.959037                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 95961.218504                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 95965.959037                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4022                       # number of writebacks
system.l20.writebacks::total                     4022                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12192                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12206                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12192                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12206                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12192                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12206                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1296382                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1078957908                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1080254290                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1296382                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1078957908                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1080254290                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1296382                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1078957908                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1080254290                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167867                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168027                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167867                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.168027                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167867                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.168027                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92598.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88497.203740                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88501.908078                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92598.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 88497.203740                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88501.908078                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92598.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 88497.203740                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88501.908078                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3383                       # number of replacements
system.l21.tagsinuse                     32767.978441                       # Cycle average of tags in use
system.l21.total_refs                          743586                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36151                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.568892                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13040.637286                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996589                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1693.868810                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             5.655559                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18014.820197                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.397969                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.051693                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000173                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.549769                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        50111                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50111                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28546                       # number of Writeback hits
system.l21.Writeback_hits::total                28546                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        50111                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50111                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        50111                       # number of overall hits
system.l21.overall_hits::total                  50111                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3365                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3378                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3370                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3383                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3370                       # number of overall misses
system.l21.overall_misses::total                 3383                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1095645                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    301025357                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      302121002                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       608114                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       608114                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1095645                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    301633471                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       302729116                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1095645                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    301633471                       # number of overall miss cycles
system.l21.overall_miss_latency::total      302729116                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53489                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28546                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28546                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53481                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53494                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53481                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53494                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.062925                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.063153                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.063013                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.063241                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.063013                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.063241                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 84280.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89457.758395                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89437.833629                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 121622.800000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 121622.800000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 84280.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89505.481009                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89485.402306                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 84280.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89505.481009                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89485.402306                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2755                       # number of writebacks
system.l21.writebacks::total                     2755                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3365                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3378                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3370                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3383                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3370                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3383                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       994301                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    274852849                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    275847150                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       568725                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       568725                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       994301                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    275421574                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    276415875                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       994301                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    275421574                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    276415875                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.062925                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.063153                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.063013                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.063241                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.063013                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.063241                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76484.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81679.895691                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81659.902309                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       113745                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       113745                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 76484.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81727.470030                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81707.323382                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 76484.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81727.470030                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81707.323382                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995302                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286392                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042829.762575                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995302                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15278775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15278775                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15278775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15278775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15278775                       # number of overall hits
system.cpu0.icache.overall_hits::total       15278775                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1855442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1855442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15278792                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15278792                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15278792                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15278792                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15278792                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15278792                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72629                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564587                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72885                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.390231                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572440                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22424                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565145                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565145                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155026                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155026                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155026                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155026                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155026                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5794771388                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5794771388                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5794771388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5794771388                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5794771388                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5794771388                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014451                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008749                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008749                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008749                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008749                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37379.351773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37379.351773                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37379.351773                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37379.351773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37379.351773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37379.351773                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23941                       # number of writebacks
system.cpu0.dcache.writebacks::total            23941                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82397                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82397                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82397                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72629                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72629                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72629                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1650391254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1650391254                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1650391254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1650391254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1650391254                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1650391254                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22723.584987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22723.584987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22723.584987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22723.584987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22723.584987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22723.584987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996586                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015322333                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047020.832661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996586                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17168057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17168057                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17168057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17168057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17168057                       # number of overall hits
system.cpu1.icache.overall_hits::total       17168057                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1306222                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1306222                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1306222                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1306222                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1306222                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1306222                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17168073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17168073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17168073                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17168073                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17168073                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17168073                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 81638.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81638.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 81638.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81638.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 81638.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81638.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1108895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1108895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1108895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1108895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1108895                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1108895                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85299.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85299.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 85299.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85299.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 85299.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85299.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53481                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173746521                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53737                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3233.275415                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.203746                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.796254                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910952                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089048                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10674703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10674703                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7350153                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7350153                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18009                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18009                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17054                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18024856                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18024856                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18024856                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18024856                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135137                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4188                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139325                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139325                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139325                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139325                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3703792045                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3703792045                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    347075592                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    347075592                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4050867637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4050867637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4050867637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4050867637                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10809840                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10809840                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7354341                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7354341                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18164181                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18164181                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18164181                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18164181                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000569                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000569                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007670                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007670                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007670                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007670                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27407.682907                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27407.682907                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82873.828080                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82873.828080                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29074.951638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29074.951638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29074.951638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29074.951638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1450586                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 55791.769231                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28546                       # number of writebacks
system.cpu1.dcache.writebacks::total            28546                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81661                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4183                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85844                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53476                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53481                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    717751831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    717751831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       613114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       613114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    718364945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    718364945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    718364945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    718364945                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13421.943133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13421.943133                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 122622.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122622.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13432.152447                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13432.152447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13432.152447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13432.152447                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
