/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [19:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  reg [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_10z[5] ? celloutsig_0_18z : celloutsig_0_12z[1];
  assign celloutsig_0_16z = celloutsig_0_8z ? celloutsig_0_15z : celloutsig_0_9z;
  assign celloutsig_0_18z = celloutsig_0_4z[2] ? celloutsig_0_17z : celloutsig_0_2z;
  assign celloutsig_1_0z = ~(in_data[96] & in_data[182]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[1] & celloutsig_0_1z[2]);
  assign celloutsig_0_2z = !(in_data[74] ? celloutsig_0_1z[3] : celloutsig_0_1z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z[5] | celloutsig_0_11z);
  assign celloutsig_1_4z = ~in_data[104];
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_5z);
  assign celloutsig_0_52z = ~(celloutsig_0_46z[4] ^ celloutsig_0_24z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z ^ celloutsig_0_5z[6]);
  assign celloutsig_0_12z = { in_data[34:33], celloutsig_0_6z, celloutsig_0_10z } & { celloutsig_0_5z[5:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_5z[3:1], celloutsig_0_22z } & celloutsig_0_0z[8:5];
  assign celloutsig_0_19z = in_data[74:46] / { 1'h1, in_data[37:11], celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_6z } / { 1'h1, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_5z[8:1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z } === { celloutsig_0_0z[8], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_9z[20:11], celloutsig_1_5z, celloutsig_1_0z } >= { in_data[108:107], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z[5:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_5z[8:4], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_1z > { in_data[84:81], celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_7z[2], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z } > in_data[131:116];
  assign celloutsig_0_35z = ! { celloutsig_0_0z[2:1], celloutsig_0_15z };
  assign celloutsig_0_6z = ! { in_data[1:0], celloutsig_0_0z };
  assign celloutsig_0_28z = ! { celloutsig_0_20z[6:5], celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_19z[16:12], celloutsig_0_6z, celloutsig_0_22z } % { 1'h1, celloutsig_0_46z[14:13], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_35z };
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[4:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_8z[10:9], celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, in_data[133:131], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_27z = { celloutsig_0_4z[2], celloutsig_0_26z, celloutsig_0_16z } % { 1'h1, in_data[47:36], celloutsig_0_22z };
  assign celloutsig_0_1z = - celloutsig_0_0z[6:2];
  assign celloutsig_1_1z = in_data[171:160] !== in_data[176:165];
  assign celloutsig_1_18z = { celloutsig_1_9z[21:20], celloutsig_1_2z } !== { celloutsig_1_7z[2:1], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_22z = { celloutsig_0_19z[19:18], celloutsig_0_3z } !== in_data[26:24];
  assign celloutsig_0_32z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z } !== { celloutsig_0_10z[5:1], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_1_5z = ~^ celloutsig_1_3z[8:0];
  assign celloutsig_0_31z = ~^ { celloutsig_0_10z[5:3], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_1_3z = in_data[120:111] >> { in_data[167:159], celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[56:53] >> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_46z = { celloutsig_0_0z[7:3], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_4z } >> in_data[75:56];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[133:130];
  assign celloutsig_0_20z = celloutsig_0_12z[10:2] >> celloutsig_0_0z[8:0];
  assign celloutsig_0_21z = celloutsig_0_0z[8:5] >> { celloutsig_0_0z[4:2], celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_3z[8:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z } <<< in_data[178:164];
  assign celloutsig_1_9z = in_data[153:131] <<< in_data[180:158];
  assign celloutsig_0_7z = { in_data[93:89], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z } <<< { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = in_data[41:34] <<< in_data[54:47];
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[18:9];
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_1z[3:0], celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_10z[2], celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_10z[5:2], celloutsig_0_17z };
  assign { out_data[128], out_data[110:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
