From ecc4bbc88984274c4a546bc25b60be33620cbc9e Mon Sep 17 00:00:00 2001
From: Orel Eliyahu <EliyahuOrelM@gmail.com>
Date: Sun, 16 Jun 2024 00:24:38 +0300
Subject: [PATCH] add uart 4

---
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index cff83dbe1d8d..ebe68171fa02 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -883,6 +883,14 @@ &uart3 {
 	status = "okay";
 };
 
+&uart4 {
+       pinctrl-names = "default";
+       pinctrl-0 = <&pinctrl_uart4>;
+       assigned-clocks = <&clk IMX8MP_CLK_UART4>;
+       assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+       status = "okay";
+};
+
 &usdhc2 {
 	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
 	assigned-clock-rates = <400000000>;
@@ -1172,6 +1180,13 @@ MX8MP_IOMUXC_ECSPI1_SS0__UART3_DCE_RTS		0x140
 			MX8MP_IOMUXC_ECSPI1_MISO__UART3_DCE_CTS		0x140
 		>;
 	};
+	
+      pinctrl_uart4: uart4grp {
+               fsl,pins = <
+                       MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX    0x140
+                       MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX    0x140
+               >;
+       };
 
 	pinctrl_usdhc2: usdhc2grp {
 		fsl,pins = <
