# âš¡ï¸ Gate-Level Simulation (GLS)

Gate-Level Simulation (**GLS**) is a **critical verification step** in the VLSI design flow where the **synthesized gate-level netlist** of a digital circuit is simulated.  
It ensures that what you designed at RTL truly works at the gate level, **with real delays and test structures** âœ…  

---

## â“ What is GLS?
GLS is the process of simulating a **post-synthesis netlist** (a circuit represented as logic gates) instead of high-level RTL.  
It helps to validate the following aspects:

- ðŸ§© **Functional correctness** â€“ Does the netlist behave exactly like the RTL?  
- â± **Timing behavior** â€“ Does it meet timing constraints (setup/hold)?  
- ðŸ”‹ **Power estimates** â€“ Switching activity and power can be observed.  
- ðŸ§ª **DFT structures** â€“ Scan chains and test logic work correctly.  

> âš ï¸ GLS is slower than RTL simulation but much more **realistic** and **trustworthy**.

---

## ðŸ’¡ Why Perform GLS?
- âœ… **Synthesis Validation** â†’ Ensures synthesis tools correctly map RTL â†’ gates.  
- â³ **Timing Verification** â†’ Detects violations using **SDF (Standard Delay Format)** back-annotation.  
- ðŸ§¬ **Testability Checks** â†’ Verifies scan chains and DFT features.  
- ðŸš€ **Confidence before tape-out** â†’ Reduces risk of silicon failure.  

---

## ðŸ• When is GLS Performed?
GLS is usually done at **two critical points**:
1. **After Synthesis** â€“ Verify RTL â†’ Gate translation.  
2. **Before Physical Design (P&R)** â€“ Catch timing/test issues early.  

---

## ðŸ§­ Types of GLS
| Type             | Description                                                                 |
|------------------|-----------------------------------------------------------------------------|
| **Functional GLS** | ðŸ”¹ Logic-only simulation (zero or unit delays). Fast but ignores real timing. |
| **Timing GLS**     | ðŸ”¹ Uses SDF annotated delays. Checks setup/hold, glitches, and real-world timing. |

---

## â³ Delay Annotation
GLS often uses **SDF Back-Annotation** to model **real delays** from synthesis or P&R:
- **Without annotation** â†’ Ideal behavior, unrealistic.  
- **With SDF annotation** â†’ Realistic timing behavior (net delays, cell delays, setup/hold).  

> ðŸ’Ž This step bridges the gap between **ideal RTL sim** and **silicon reality**.

---

<details>
<summary>ðŸ“š References</summary>

- [Synopsys: GLS Basics](https://www.synopsys.com/)  
- [ChipVerify: Gate-Level Simulation](https://www.chipverify.com/verilog/gate-level-simulation)  
- [VLSI Pro: GLS Flow](https://vlsipro.com/)  

</details>

---

ðŸ‘‰ Next Section: [ðŸ”— Add your next block here!](#)  

