Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:12:29.206241] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 15:12:29 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     17974
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[15:12:29.381371] Periodic Lic check successful
[15:12:29.381387] Feature usage summary:
[15:12:29.381392] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (53 seconds elapsed).

WARNING: This version of the tool is 686 days old.
@genus:root: 1> source ../scripts/genus_kmer_buffer.tcl
Sourcing '../scripts/genus_kmer_buffer.tcl' (Fri Aug 09 15:14:06 UTC 2024)...
#@ Begin verbose source ../scripts/genus_kmer_buffer.tcl
@file(genus_kmer_buffer.tcl) 2: set debug_file "debug.txt"
@file(genus_kmer_buffer.tcl) 3: set design(TOPLEVEL) "proj_kmer_buffer" 
@file(genus_kmer_buffer.tcl) 4: set runtype "synthesis"
@file(genus_kmer_buffer.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_kmer_buffer.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_kmer_buffer.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_kmer_buffer.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 15:14
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log81 and the command file is genus.cmd81
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_kmer_buffer.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_kmer_buffer.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_kmer_buffer.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_kmer_buffer.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_kmer_buffer.tcl) 34: set df [open $debug_file a]
@file(genus_kmer_buffer.tcl) 35: puts $df "\n******************************************"
@file(genus_kmer_buffer.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_kmer_buffer.tcl) 37: puts $df "******************************************"
@file(genus_kmer_buffer.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_kmer_buffer.tcl) 44: close $df
@file(genus_kmer_buffer.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_kmer_buffer.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_kmer_buffer.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 15:14
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_kmer_buffer.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_kmer_buffer.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 15:15
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_kmer_buffer.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_kmer_buffer.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
@file(genus_kmer_buffer.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 15:15
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_kmer_buffer.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_kmer_buffer.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_kmer_buffer' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 92.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 96.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 101 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 93 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_kmer_buffer'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_kmer_buffer.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 15:16
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_kmer_buffer'

No empty modules in design 'proj_kmer_buffer'

  Done Checking the design.
@file(genus_kmer_buffer.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_kmer_buffer.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_kmer_buffer.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer...
%# Begin write_design (08/09 15:16:10, mem=4904.86M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:07).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_elaboartion/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:01, real = 00:11).
.
%# End write_design (08/09 15:16:21, total cpu=08:00:01, real=08:00:11, peak res=700.40M, current mem=4905.86M)
@file(genus_kmer_buffer.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_kmer_buffer.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.02)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_kmer_buffer.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:16:23 pm
  Module:                 proj_kmer_buffer
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_kmer_buffer.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_kmer_buffer.tcl) 134: enics_default_cost_groups
@file(genus_kmer_buffer.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_min_flops' = 8
@file(genus_kmer_buffer.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_style' = latch
@file(genus_kmer_buffer.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 15:16
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_kmer_buffer.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_kmer_buffer.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_kmer_buffer.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 15:16
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_kmer_buffer' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 3, runtime: 0.010s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.010s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       3 |        10.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |        10.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       1 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_kmer_buffer'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_kmer_buffer'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1088 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_unsigned_const_350...
        Done timing mult_unsigned_const_350.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_575...
        Done timing csa_tree_575.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c6' to a form more suitable for further optimization.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in proj_kmer_buffer: area: 31538197530 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_kmer_buffer: area: 30709684782 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30694052466.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      31538197530        30694052466        30694052466        30694052466        30694052466        30694052466        30694052466        30709684782  
##>            WNS         +3326.00           +3856.70           +3856.70           +3856.70           +3856.70           +3856.70           +3856.70           +3856.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            31538197530 (      )    107377508.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)           0  
##>                                  END            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377508.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            31538197530 ( +0.00)    214748364.70 (+107370856.30)             0 (       0)              
##>                                  END            30967617996 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30967617996 ( -1.81)    214748364.70 (+107370856.30)             0 (       0)           0  
##>canonicalize_by_names           START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30694052466 ( +0.00)     3856.70 (-214744508.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)     3856.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_1977...
        Done timing increment_unsigned_1977.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_1984...
        Done timing increment_unsigned_1984.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_1991...
        Done timing increment_unsigned_1991.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_1998...
        Done timing increment_unsigned_1998.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_2005...
        Done timing increment_unsigned_2005.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_2012...
        Done timing increment_unsigned_2012.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_2019...
        Done timing increment_unsigned_2019.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_kmer_buffer: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS         +7341.90           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70           +7359.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )     7341.90 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)     7269.00 (  -72.90)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              656557272 (+47.37)     7269.00 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)     7341.90 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)     7359.70 (  +17.80)             0 (       0)           0  
##>                                  END              234484740 (-28.57)     7359.70 (  +17.80)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 (-35.71)     7359.70 (  +17.80)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)     7359.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     7359.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_kmer_buffer'.
      Removing temporary intermediate hierarchies under proj_kmer_buffer
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_kmer_buffer'.
              Post blast muxes in design 'proj_kmer_buffer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_kmer_buffer, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.085s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        85.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |    2 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-21    |Info    |    5 |Skipping an invalid binding for a subprogram      |
|           |        |      | call.                                            |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    2 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    2 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |   13 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_1977'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             34		 94%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  6%
Total flip-flops                        36		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| GB-6   |Info    |    1 |A datapath component has been ungrouped.             |
| ST-136 |Warning |    1 |Not obtained requested number of super thread        |
|        |        |      | servers.                                            |
|        |        |      |The requested number of cpus are not available on    |
|        |        |      | machine.                                            |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[23]/clk                                               
  kmer_buffer_reg[23]/q   (u)  unmapped_d_flop        35 22.2           
cb_seqi/const_mul_93_35_A[7] 
const_mul_93_35/A[7] 
  g4994/in_1                                                            
  g4994/z                 (u)  unmapped_complex2       1  3.8           
  g4995/in_1                                                            
  g4995/z                 (u)  unmapped_nand2          2  7.4           
  g4649/in_0                                                            
  g4649/z                 (u)  unmapped_complex2       1  3.7           
  g4650/in_1                                                            
  g4650/z                 (u)  unmapped_nand2          4 15.2           
  g2719/in_1                                                            
  g2719/z                 (u)  unmapped_or2            1  3.8           
  g4238/in_0                                                            
  g4238/z                 (u)  unmapped_nand2          1  3.7           
  g4240/in_0                                                            
  g4240/z                 (u)  unmapped_nand2          4 15.2           
  g3975/in_1                                                            
  g3975/z                 (u)  unmapped_complex2       1  3.7           
  g3976/in_1                                                            
  g3976/z                 (u)  unmapped_nand2          2  7.6           
  g3843/in_0                                                            
  g3843/z                 (u)  unmapped_complex2       1  3.8           
  g3844/in_1                                                            
  g3844/z                 (u)  unmapped_nand2          4 14.8           
  g2753/in_1                                                            
  g2753/z                 (u)  unmapped_or2            1  3.7           
  g3679/in_0                                                            
  g3679/z                 (u)  unmapped_nand2          1  3.8           
  g3681/in_0                                                            
  g3681/z                 (u)  unmapped_nand2          2  7.4           
  g3584/in_0                                                            
  g3584/z                 (u)  unmapped_or2            3 11.1           
  g3561/in_1                                                            
  g3561/z                 (u)  unmapped_complex2       1  3.8           
  g3489/in_0                                                            
  g3489/z                 (u)  unmapped_nand2          2  7.4           
  g3466/in_1                                                            
  g3466/z                 (u)  unmapped_complex2       1  3.8           
  g3446/in_0                                                            
  g3446/z                 (u)  unmapped_nand3          3 11.1           
  g3427/in_1                                                            
  g3427/z                 (u)  unmapped_complex2       1  3.8           
  g3410/in_3                                                            
  g3410/z                 (u)  unmapped_nand4          4 14.8           
  g3386/in_0                                                            
  g3386/z                 (u)  unmapped_complex2       5 18.5           
  g3360/in_0                                                            
  g3360/z                 (u)  unmapped_nand2          1  3.8           
  g3361/in_1                                                            
  g3361/z                 (u)  unmapped_nand2          2  7.4           
  g3343/in_0                                                            
  g3343/z                 (u)  unmapped_or2            1  3.7           
  g3344/in_1                                                            
  g3344/z                 (u)  unmapped_nand2          2  7.6           
const_mul_93_35/Z[25] 
mux_ctl_23xi/const_mul_93_35_Z 
  g61/in_1                                                              
  g61/z                   (u)  unmapped_complex2       1  3.7           
  g62/in_1                                                              
  g62/z                   (u)  unmapped_nand2          5 19.0           
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1240/in_0                                                            
  g1240/z                 (u)  unmapped_or2            3 11.4           
  g1241/in_1                                                            
  g1241/z                 (u)  unmapped_nand2          2  7.4           
  g1174/in_1                                                            
  g1174/z                 (u)  unmapped_complex2       3 11.1           
  g1103/in_1                                                            
  g1103/z                 (u)  unmapped_complex2       1  3.8           
  g1098/in_0                                                            
  g1098/z                 (u)  unmapped_nand2          3 11.1           
  g1060/in_1                                                            
  g1060/z                 (u)  unmapped_complex2       1  3.8           
  g1057/in_0                                                            
  g1057/z                 (u)  unmapped_nand3          4 14.8           
  g1041/in_1                                                            
  g1041/z                 (u)  unmapped_complex2       1  3.8           
  g988/in_0                                                             
  g988/z                  (u)  unmapped_nand4          1  3.7           
  g949/in_0                                                             
  g949/z                  (u)  unmapped_complex2       2  7.4           
  g914/in_0                                                             
  g914/z                  (u)  unmapped_or2            1  3.7           
  g915/in_1                                                             
  g915/z                  (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]             <<<  interconnect                             
                               out port                                 
(proj.sdc_line_17_35_1)        ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[23]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4031ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_kmer_buffer/signature[30])

         Pin                      Type          Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
(proj.sdc_line_15_15_1)      ext delay                               
seed[20]                (u)  in port                 2  7.6          
mux_ctl_2xi/seed 
  g61/in_0                                                           
  g61/z                 (u)  unmapped_complex2       1  3.8          
  g62/in_1                                                           
  g62/z                 (u)  unmapped_nand2          7 25.9          
mux_ctl_2xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[2] 
  g1206/in_1                                                         
  g1206/z               (u)  unmapped_complex2       1  3.8          
  g1207/in_1                                                         
  g1207/z               (u)  unmapped_nand2          2  7.4          
  g1203/in_1                                                         
  g1203/z               (u)  unmapped_complex2       3 11.4          
  g1130/in_0                                                         
  g1130/z               (u)  unmapped_complex2       1  3.8          
  g1093/in_0                                                         
  g1093/z               (u)  unmapped_nand2          2  7.4          
  g1065/in_1                                                         
  g1065/z               (u)  unmapped_complex2       1  3.8          
  g1055/in_0                                                         
  g1055/z               (u)  unmapped_nand3          1  3.7          
  g1043/in_0                                                         
  g1043/z               (u)  unmapped_complex2       6 22.2          
  g1018/in_0                                                         
  g1018/z               (u)  unmapped_complex3       1  3.8          
  g1019/in_1                                                         
  g1019/z               (u)  unmapped_complex2      17 62.9          
  g967/in_0                                                          
  g967/z                (u)  unmapped_complex3       1  3.8          
  g942/in_0                                                          
  g942/z                (u)  unmapped_complex4       2  7.4          
  g911/in_0                                                          
  g911/z                (u)  unmapped_or2            1  3.7          
  g912/in_1                                                          
  g912/z                (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[30] 
signature[30]           <<<  interconnect                            
                             out port                                
(proj.sdc_line_17_36_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                              
                             uncertainty                             
---------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[20]
End-point    : signature[30]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3678ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g51_in_0 
cb_oseqi/cb_seqi_g51_in_0 
  g82/in_3                                                              
  g82/z                   (u)  unmapped_nand4          4 15.2           
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g71/in_0                                                              
  g71/z                   (u)  unmapped_complex2       3 11.1           
  g67/in_1                                                              
  g67/z                   (u)  unmapped_complex2       2  7.4           
  g65/in_0                                                              
  g65/z                   (u)  unmapped_or2            1  3.7           
  g66/in_1                                                              
  g66/z                   (u)  unmapped_nand2          1  3.8           
cb_oseqi/cb_seqi_g59_z 
cb_seqi/g59_z 
  g61/data0                                                             
  g61/z                   (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8141ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
(proj.sdc_line_15_3_1)        ext delay                              
start_over               (u)  in port              36 34.2           
cb_seqi/start_over 
  g62/sel0                                                           
  g62/z                  (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d   <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7722ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 110, CPU_Time 28.99138400000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) | 100.0(100.0) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) | 100.0( 99.1) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.9) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            3         -         -      4033     15900       666
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      2546     10391       993
##>G:Misc                             110
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      114
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_kmer_buffer' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 15:18
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_kmer_buffer' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  74.4( 72.5) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.7) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |  25.6( 26.8) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  74.4( 72.1) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.6) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |  25.6( 26.6) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.6) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[30]/clk                                               
  kmer_buffer_reg[30]/q   (u)  unmapped_d_flop        32 22.8           
cb_seqi/const_mul_93_35_A[14] 
const_mul_93_35/A[14] 
  g8740/in_1                                                            
  g8740/z                 (u)  unmapped_complex2       1  3.7           
  g8741/in_1                                                            
  g8741/z                 (u)  unmapped_nand2          2  7.6           
  g8373/in_0                                                            
  g8373/z                 (u)  unmapped_complex2       1  3.8           
  g8374/in_1                                                            
  g8374/z                 (u)  unmapped_nand2          4 14.8           
  g6676/in_1                                                            
  g6676/z                 (u)  unmapped_or2            1  3.7           
  g7923/in_0                                                            
  g7923/z                 (u)  unmapped_nand2          1  3.8           
  g7925/in_0                                                            
  g7925/z                 (u)  unmapped_nand2          4 14.8           
  g6674/in_1                                                            
  g6674/z                 (u)  unmapped_or2            1  3.7           
  g7550/in_0                                                            
  g7550/z                 (u)  unmapped_nand2          1  3.8           
  g7552/in_0                                                            
  g7552/z                 (u)  unmapped_nand2          3 11.1           
  g7479/in_0                                                            
  g7479/z                 (u)  unmapped_complex2       1  3.7           
  g7480/in_1                                                            
  g7480/z                 (u)  unmapped_nand2          2  7.6           
  g7404/in_0                                                            
  g7404/z                 (u)  unmapped_complex2       1  3.8           
  g7405/in_1                                                            
  g7405/z                 (u)  unmapped_nand2          2  7.4           
  g3584/in_1                                                            
  g3584/z                 (u)  unmapped_or2            3 11.1           
  g7332/in_1                                                            
  g7332/z                 (u)  unmapped_complex2       1  3.8           
  g7333/in_1                                                            
  g7333/z                 (u)  unmapped_nand2          2  7.4           
  g7297/in_0                                                            
  g7297/z                 (u)  unmapped_complex2       1  3.8           
  g7298/in_2                                                            
  g7298/z                 (u)  unmapped_nand3          3 11.1           
  g3427/in_0                                                            
  g3427/z                 (u)  unmapped_complex2       1  3.8           
  g7247/in_1                                                            
  g7247/z                 (u)  unmapped_nand4          4 14.8           
  g3386/in_1                                                            
  g3386/z                 (u)  unmapped_complex2       5 18.5           
  g7204/in_0                                                            
  g7204/z                 (u)  unmapped_nand2          1  3.8           
  g7205/in_1                                                            
  g7205/z                 (u)  unmapped_nand2          2  7.4           
  g7193/in_0                                                            
  g7193/z                 (u)  unmapped_or2            1  3.7           
  g7194/in_1                                                            
  g7194/z                 (u)  unmapped_nand2          2  7.6           
const_mul_93_35/Z[25] 
mux_ctl_23xi/const_mul_93_35_Z 
  g180/in_1                                                             
  g180/z                  (u)  unmapped_complex2       1  3.7           
  g181/in_1                                                             
  g181/z                  (u)  unmapped_nand2          5 19.0           
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1240/in_0                                                            
  g1240/z                 (u)  unmapped_or2            3 11.4           
  g1241/in_1                                                            
  g1241/z                 (u)  unmapped_nand2          2  7.4           
  g1174/in_1                                                            
  g1174/z                 (u)  unmapped_complex2       3 11.1           
  g1103/in_1                                                            
  g1103/z                 (u)  unmapped_complex2       1  3.8           
  g1098/in_0                                                            
  g1098/z                 (u)  unmapped_nand2          3 11.1           
  g1060/in_1                                                            
  g1060/z                 (u)  unmapped_complex2       1  3.8           
  g1057/in_0                                                            
  g1057/z                 (u)  unmapped_nand3          4 14.8           
  g1041/in_1                                                            
  g1041/z                 (u)  unmapped_complex2       1  3.8           
  g988/in_0                                                             
  g988/z                  (u)  unmapped_nand4          1  3.7           
  g949/in_0                                                             
  g949/z                  (u)  unmapped_complex2       2  7.4           
  g914/in_0                                                             
  g914/z                  (u)  unmapped_or2            1  3.7           
  g915/in_1                                                             
  g915/z                  (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]             <<<  interconnect                             
                               out port                                 
(proj.sdc_line_17_35_1)        ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[30]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4101ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_kmer_buffer/signature[25])

         Pin                      Type          Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
(proj.sdc_line_15_15_1)      ext delay                               
seed[20]                (u)  in port                 2  7.6          
mux_ctl_2xi/seed 
  g180/in_0                                                          
  g180/z                (u)  unmapped_complex2       1  3.8          
  g181/in_1                                                          
  g181/z                (u)  unmapped_nand2          7 25.9          
mux_ctl_2xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[2] 
  g1206/in_1                                                         
  g1206/z               (u)  unmapped_complex2       1  3.8          
  g1207/in_1                                                         
  g1207/z               (u)  unmapped_nand2          2  7.4          
  g1203/in_1                                                         
  g1203/z               (u)  unmapped_complex2       3 11.4          
  g1130/in_0                                                         
  g1130/z               (u)  unmapped_complex2       1  3.8          
  g1093/in_0                                                         
  g1093/z               (u)  unmapped_nand2          2  7.4          
  g1065/in_1                                                         
  g1065/z               (u)  unmapped_complex2       1  3.8          
  g1055/in_0                                                         
  g1055/z               (u)  unmapped_nand3          1  3.7          
  g1043/in_0                                                         
  g1043/z               (u)  unmapped_complex2       6 22.2          
  g1018/in_0                                                         
  g1018/z               (u)  unmapped_complex3       1  3.8          
  g1019/in_1                                                         
  g1019/z               (u)  unmapped_complex2      17 62.9          
  g975/in_0                                                          
  g975/z                (u)  unmapped_complex2       1  3.8          
  g976/in_1                                                          
  g976/z                (u)  unmapped_complex2       1  3.7          
  g925/in_0                                                          
  g925/z                (u)  unmapped_nand2          1  3.8          
  g926/in_1                                                          
  g926/z                (u)  unmapped_nand2          2  7.4          
  g893/in_0                                                          
  g893/z                (u)  unmapped_or2            1  3.7          
  g894/in_1                                                          
  g894/z                (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[25] 
signature[25]           <<<  interconnect                            
                             out port                                
(proj.sdc_line_17_41_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                              
                             uncertainty                             
---------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[20]
End-point    : signature[25]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3667ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
(proj.sdc_line_15_3_1)        ext delay                              
start_over               (u)  in port              36 34.2           
cb_seqi/start_over 
  g199/sel0                                                          
  g199/z                 (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d   <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7722ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g182/in_3                                                             
  g182/z                  (u)  unmapped_nand4          4 15.2           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g177/in_1                                                             
  g177/z                  (u)  unmapped_complex2       3 11.1           
  g178/in_1                                                             
  g178/z                  (u)  unmapped_complex2       2  7.4           
  g188/in_0                                                             
  g188/z                  (u)  unmapped_or2            1  3.7           
  g189/in_1                                                             
  g189/z                  (u)  unmapped_nand2          1  3.8           
  g200/data0                                                            
  g200/z                  (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8139ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_2...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_2 'very_fast' (slack=2408, area=593)...
                  			o_slack=2408,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) mult_unsigned_const_350...
          Done restructuring (delay-based) mult_unsigned_const_350
        Optimizing component mult_unsigned_const_350...
        Early Area Reclamation for mult_unsigned_const_350 'very_fast' (slack=249, area=2185)...
                  			o_slack=249,  bc_slack=0
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
cb_seqi
  buffer_count_reg[1]/CK                                       0    +0       0 R 
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9   88  +317     317 F 
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                            +0     317   
  g189/Y                      NAND4_X1A_A9TL         2  8.7  307  +219     536 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                            +0     536   
  g242/CO                     ADDH_X1M_A9TL          1  4.9  100  +212     748 R 
  g239/B                                                            +0     748   
  g239/CO                     ADDH_X1M_A9TL          1  4.9   97  +158     906 R 
  g236/B                                                            +0     906   
  g236/CO                     ADDH_X1M_A9TL          1  4.9   97  +157    1063 R 
  g234/A                                                            +0    1063   
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5  226  +124    1186 R 
  g232/B                                                            +0    1186   
  g232/Y                      NOR2_X1M_A9TL          1  3.4  109  +127    1313 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1313   
  buffer_count_reg[3]/CK      setup                            0  +118    1431 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8519ps 
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
(proj.sdc_line_15_3_1)        ext delay                         +2000    2000 F 
start_over                    in port               1  9.8   55   +16    2016 F 
g179/A                                                             +0    2016   
g179/Y                        INV_X6M_A9TL         36 87.1  202  +137    2153 R 
cb_seqi/start_over_BAR 
  g291/B                                                           +0    2153   
  g291/Y                      AND2_X1M_A9TL         1  3.5   95  +166    2320 R 
  kmer_buffer_reg[31]/D  <<<  DFFRPQ_X1M_A9TL                      +0    2320   
  kmer_buffer_reg[31]/CK      setup                           0  +101    2420 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                   10000 R 
                              uncertainty                         -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7530ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[31]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(proj.sdc_line_15_10_1)      ext delay                          +2000    2000 R 
seed[25]                     in port                1  3.8   42    +8    2008 R 
mux_ctl_7xi/seed 
  g187/B                                                           +0    2008   
  g187/Y                     XOR2_X1M_A9TL          3  9.5  340  +195    2203 R 
mux_ctl_7xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g1319/B                                                          +0    2203   
  g1319/Y                    OR2_X0P5M_A9TL         3  8.1  227  +286    2488 R 
  g1306/B0N                                                        +0    2488   
  g1306/Y                    AOI21B_X1M_A9TL        2  5.8  218  +249    2737 R 
  g1265/B                                                          +0    2737   
  g1265/Y                    OR2_X0P5M_A9TL         2  5.9  173  +225    2962 R 
  g1193/B0                                                         +0    2962   
  g1193/Y                    OAI21_X1M_A9TL         2  5.9  151  +142    3104 F 
  g1181/B                                                          +0    3104   
  g1181/Y                    NAND2_X1M_A9TL         1  3.5  118  +123    3227 R 
  g1173/C0                                                         +0    3227   
  g1173/Y                    OAI211_X1M_A9TL        2  6.0  181  +145    3372 F 
  g1168/B                                                          +0    3372   
  g1168/Y                    NAND2_X1A_A9TL         1  3.5  100  +114    3486 R 
  g1162/C                                                          +0    3486   
  g1162/Y                    NAND3_X1A_A9TL         1  4.3  148  +120    3606 F 
  g1158/B0                                                         +0    3606   
  g1158/Y                    AOI31_X2M_A9TL         4 15.0  291  +232    3838 R 
  g1157/A                                                          +0    3838   
  g1157/Y                    INV_X3M_A9TL           2  6.2   82   +77    3915 F 
  g1154/A1                                                         +0    3915   
  g1154/Y                    AO21_X1M_A9TL          4 13.2  147  +225    4140 F 
  g1141/B                                                          +0    4140   
  g1141/Y                    NAND2_X1M_A9TL         1  3.7  122  +123    4263 R 
  g1119/A1                                                         +0    4263   
  g1119/Y                    OA211_X0P7M_A9TL       3  9.9  210  +256    4519 R 
  g1115/A1                                                         +0    4519   
  g1115/Y                    OAI21_X1M_A9TL         1  3.3  114  +134    4653 F 
  g1112/A1N                                                        +0    4653   
  g1112/Y                    OAI2XB1_X1M_A9TL       1  6.7  158  +216    4869 F 
  g1111/A                                                          +0    4869   
  g1111/CO                   ADDF_X1M_A9TL          1  4.1   90  +249    5118 F 
  g1110/A                                                          +0    5118   
  g1110/Y                    XNOR3_X0P5M_A9TL       1  4.9  167  +247    5364 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                   167    +0    5364 R 
                             out port                              +0    5364 R 
(proj.sdc_line_17_35_1)      ext delay                          +2000    7364 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                  9000   
                             uncertainty                          -50    8950 R 
--------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    1586ps 
Start-point  : seed[25]
End-point    : signature[31]

          Pin                       Type          Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                   launch                                           0 R 
cb_seqi
  kmer_buffer_reg[23]/CK                                         0    +0       0 R 
  kmer_buffer_reg[23]/Q       DFFRPQ_X1M_A9TL          2  8.8  142  +342     342 R 
cb_seqi/const_mul_93_35_A[7] 
g178/A                                                                +0     342   
g178/Y                        BUF_X9M_A9TL             8 32.3   70  +130     473 R 
const_mul_93_35/A[7] 
  g13148/A                                                            +0     473   
  g13148/Y                    INV_X4M_A9TL             7 25.5   65   +66     538 F 
  g13050/B                                                            +0     538   
  g13050/Y                    NOR2_X1M_A9TL            2  5.7  192  +147     686 R 
  g12927/B0N                                                          +0     686   
  g12927/Y                    OAI21B_X1M_A9TL          1  6.8  250  +222     908 R 
  g12868/A                                                            +0     908   
  g12868/S                    ADDF_X1M_A9TL            1  6.7  118  +366    1274 F 
  g12796/B                                                            +0    1274   
  g12796/S                    ADDF_X1M_A9TL            1  6.7  118  +309    1582 F 
  g12747/A                                                            +0    1582   
  g12747/S                    ADDF_X1M_A9TL            2  6.1  121  +355    1937 R 
  g12740/B                                                            +0    1937   
  g12740/Y                    OR2_X0P5M_A9TL           3  8.5  235  +228    2165 R 
  g12730/B                                                            +0    2165   
  g12730/Y                    AND2_X1M_A9TL            2  6.1  116  +197    2362 R 
  g12723/B                                                            +0    2362   
  g12723/Y                    NAND2_X1A_A9TL           2  6.2  166  +120    2482 F 
  g12709/A1                                                           +0    2482   
  g12709/Y                    OAI21_X1M_A9TL           1  3.5  171  +167    2649 R 
  g12699/C0                                                           +0    2649   
  g12699/Y                    AOI221_X1M_A9TL          1  3.4  188  +124    2773 F 
  g12688/B0                                                           +0    2773   
  g12688/Y                    OAI21_X1M_A9TL           3  8.0  283  +202    2975 R 
  g12672/B                                                            +0    2975   
  g12672/Y                    AND2_X1M_A9TL            2  6.0  114  +208    3182 R 
  g12647/B                                                            +0    3182   
  g12647/Y                    NAND2_X1M_A9TL           3  9.0  174  +133    3316 F 
  g12643/B                                                            +0    3316   
  g12643/Y                    NAND2_X1M_A9TL           3  9.5  223  +196    3511 R 
  g12615/A1N                                                          +0    3511   
  g12615/Y                    OAI2XB1_X0P5M_A9TL       1  3.6  268  +286    3797 R 
  g12604/B                                                            +0    3797   
  g12604/Y                    XNOR2_X0P7M_A9TL         1  5.0  285  +234    4031 R 
const_mul_93_35/Z[21] 
mux_ctl_19xi/const_mul_93_35_Z 
  g187/A                                                              +0    4031   
  g187/Y                      XOR2_X1M_A9TL            2  8.4  310  +221    4252 R 
mux_ctl_19xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[21] 
  g1300/B                                                             +0    4252   
  g1300/S                     ADDH_X1M_A9TL            2  5.9   86  +265    4517 F 
  g1254/B                                                             +0    4517   
  g1254/Y                     NOR2_X1B_A9TL            3  9.6  299  +214    4732 R 
  g1212/B                                                             +0    4732   
  g1212/Y                     NOR2_X1B_A9TL            2  6.1  195  +215    4946 F 
  g1185/A                                                             +0    4946   
  g1185/Y                     NAND2_X1M_A9TL           2  6.1  167  +161    5107 R 
  g1180/B                                                             +0    5107   
  g1180/Y                     NOR2_X1B_A9TL            1  3.8  133  +137    5244 F 
  g1154/A0                                                            +0    5244   
  g1154/Y                     AO21_X1M_A9TL            4 13.2  147  +232    5476 F 
  g1141/B                                                             +0    5476   
  g1141/Y                     NAND2_X1M_A9TL           1  3.7  122  +123    5600 R 
  g1119/A1                                                            +0    5600   
  g1119/Y                     OA211_X0P7M_A9TL         3  9.9  210  +256    5856 R 
  g1115/A1                                                            +0    5856   
  g1115/Y                     OAI21_X1M_A9TL           1  3.3  114  +134    5989 F 
  g1112/A1N                                                           +0    5989   
  g1112/Y                     OAI2XB1_X1M_A9TL         1  6.7  158  +216    6205 F 
  g1111/A                                                             +0    6205   
  g1111/CO                    ADDF_X1M_A9TL            1  4.1   90  +249    6454 F 
  g1110/A                                                             +0    6454   
  g1110/Y                     XNOR3_X0P5M_A9TL         1  4.9  167  +247    6701 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]            <<<  interconnect                     167    +0    6701 R 
                              out port                                +0    6701 R 
(proj.sdc_line_17_35_1)       ext delay                            +2000    8701 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                      10000 R 
                              uncertainty                            -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    1249ps 
Start-point  : cb_seqi/kmer_buffer_reg[23]/CK
End-point    : signature[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 4766        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               178     1249             10000 
        in2out               148     1586              9000     (launch clock period: 10000)
        in2reg               236     7530             10000 
       reg2reg               236     8519             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   118 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)              <<<  launch                                0 R 
cb_seqi
  kmer_buffer_reg[23]/CK                                                
  kmer_buffer_reg[23]/Q       DFFRPQ_X1M_A9TL          2  8.8           
cb_seqi/const_mul_93_35_A[7] 
g178/A                                                                  
g178/Y                        BUF_X9M_A9TL             8 32.3           
const_mul_93_35/A[7] 
  g13148/A                                                              
  g13148/Y                    INV_X4M_A9TL             7 25.5           
  g13050/B                                                              
  g13050/Y                    NOR2_X1M_A9TL            2  5.7           
  g12927/B0N                                                            
  g12927/Y                    OAI21B_X1M_A9TL          1  6.8           
  g12868/A                                                              
  g12868/S                    ADDF_X1M_A9TL            1  6.7           
  g12796/B                                                              
  g12796/S                    ADDF_X1M_A9TL            1  6.7           
  g12747/A                                                              
  g12747/S                    ADDF_X1M_A9TL            2  6.1           
  g12740/B                                                              
  g12740/Y                    OR2_X0P5M_A9TL           3  8.5           
  g12730/B                                                              
  g12730/Y                    AND2_X1M_A9TL            2  6.1           
  g12723/B                                                              
  g12723/Y                    NAND2_X1A_A9TL           2  6.2           
  g12709/A1                                                             
  g12709/Y                    OAI21_X1M_A9TL           1  3.5           
  g12699/C0                                                             
  g12699/Y                    AOI221_X1M_A9TL          1  3.4           
  g12688/B0                                                             
  g12688/Y                    OAI21_X1M_A9TL           3  8.0           
  g12672/B                                                              
  g12672/Y                    AND2_X1M_A9TL            2  6.0           
  g12647/B                                                              
  g12647/Y                    NAND2_X1M_A9TL           3  9.0           
  g12643/B                                                              
  g12643/Y                    NAND2_X1M_A9TL           3  9.5           
  g12615/A1N                                                            
  g12615/Y                    OAI2XB1_X0P5M_A9TL       1  3.6           
  g12604/B                                                              
  g12604/Y                    XNOR2_X0P7M_A9TL         1  5.0           
const_mul_93_35/Z[21] 
mux_ctl_19xi/const_mul_93_35_Z 
  g187/A                                                                
  g187/Y                      XOR2_X1M_A9TL            2  8.4           
mux_ctl_19xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[21] 
  g1300/B                                                               
  g1300/S                     ADDH_X1M_A9TL            2  5.9           
  g1254/B                                                               
  g1254/Y                     NOR2_X1B_A9TL            3  9.6           
  g1212/B                                                               
  g1212/Y                     NOR2_X1B_A9TL            2  6.1           
  g1185/A                                                               
  g1185/Y                     NAND2_X1M_A9TL           2  6.1           
  g1180/B                                                               
  g1180/Y                     NOR2_X1B_A9TL            1  3.8           
  g1154/A0                                                              
  g1154/Y                     AO21_X1M_A9TL            4 13.2           
  g1141/B                                                               
  g1141/Y                     NAND2_X1M_A9TL           1  3.7           
  g1119/A1                                                              
  g1119/Y                     OA211_X0P7M_A9TL         3  9.9           
  g1115/A1                                                              
  g1115/Y                     OAI21_X1M_A9TL           1  3.3           
  g1112/A1N                                                             
  g1112/Y                     OAI2XB1_X1M_A9TL         1  6.7           
  g1111/A                                                               
  g1111/CO                    ADDF_X1M_A9TL            1  4.1           
  g1110/A                                                               
  g1110/Y                     XNOR3_X0P5M_A9TL         1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]            <<<  interconnect                              
                              out port                                  
(proj.sdc_line_17_35_1)       ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                           10000 R 
                              uncertainty                               
------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[23]/CK
End-point    : signature[31]

The global mapper estimates a slack for this path of 915ps.
 
Cost Group 'in2out' target slack:    98 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

         Pin                      Type         Fanout Load Arrival  
                                                      (fF)   (ps)   
--------------------------------------------------------------------
(proj.sdc_line_15_10_1)      ext delay                              
seed[25]                     in port                1  3.8          
mux_ctl_7xi/seed 
  g187/B                                                            
  g187/Y                     XOR2_X1M_A9TL          3  9.5          
mux_ctl_7xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g1319/B                                                           
  g1319/Y                    OR2_X0P5M_A9TL         3  8.1          
  g1306/B0N                                                         
  g1306/Y                    AOI21B_X1M_A9TL        2  5.8          
  g1265/B                                                           
  g1265/Y                    OR2_X0P5M_A9TL         2  5.9          
  g1193/B0                                                          
  g1193/Y                    OAI21_X1M_A9TL         2  5.9          
  g1181/B                                                           
  g1181/Y                    NAND2_X1M_A9TL         1  3.5          
  g1173/C0                                                          
  g1173/Y                    OAI211_X1M_A9TL        2  6.0          
  g1168/B                                                           
  g1168/Y                    NAND2_X1A_A9TL         1  3.5          
  g1162/C                                                           
  g1162/Y                    NAND3_X1A_A9TL         1  4.3          
  g1158/B0                                                          
  g1158/Y                    AOI31_X2M_A9TL         4 15.0          
  g1157/A                                                           
  g1157/Y                    INV_X3M_A9TL           2  6.2          
  g1154/A1                                                          
  g1154/Y                    AO21_X1M_A9TL          4 13.2          
  g1141/B                                                           
  g1141/Y                    NAND2_X1M_A9TL         1  3.7          
  g1119/A1                                                          
  g1119/Y                    OA211_X0P7M_A9TL       3  9.9          
  g1115/A1                                                          
  g1115/Y                    OAI21_X1M_A9TL         1  3.3          
  g1112/A1N                                                         
  g1112/Y                    OAI2XB1_X1M_A9TL       1  6.7          
  g1111/A                                                           
  g1111/CO                   ADDF_X1M_A9TL          1  4.1          
  g1110/A                                                           
  g1110/Y                    XNOR3_X0P5M_A9TL       1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_35_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                             
                             uncertainty                            
--------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[25]
End-point    : signature[31]

The global mapper estimates a slack for this path of 1615ps.
 
Cost Group 'reg2reg' target slack:   157 ps
Target path end-point (Pin: buffer_count_reg[3]/D (DFFRPQ_X1M_A9TL/D))

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)              <<<  launch                              0 R 
cb_seqi
  buffer_count_reg[1]/CK                                              
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                              
  g189/Y                      NAND4_X1A_A9TL         2  8.7           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                              
  g242/CO                     ADDH_X1M_A9TL          1  4.9           
  g239/B                                                              
  g239/CO                     ADDH_X1M_A9TL          1  4.9           
  g236/B                                                              
  g236/CO                     ADDH_X1M_A9TL          1  4.9           
  g234/A                                                              
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5           
  g232/B                                                              
  g232/Y                      NOR2_X1M_A9TL          1  3.4           
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                         
  buffer_count_reg[3]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                         10000 R 
                              uncertainty                             
----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

The global mapper estimates a slack for this path of 7527ps.
 
Cost Group 'in2reg' target slack:   157 ps
Target path end-point (Pin: kmer_buffer_reg[31]/D (DFFRPQ_X1M_A9TL/D))

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
(proj.sdc_line_15_3_1)        ext delay                              
start_over                    in port               1  9.8           
g179/A                                                               
g179/Y                        INV_X6M_A9TL         36 87.1           
cb_seqi/start_over_BAR 
  g291/B                                                             
  g291/Y                      AND2_X1M_A9TL         1  3.5           
  kmer_buffer_reg[31]/D  <<<  DFFRPQ_X1M_A9TL                        
  kmer_buffer_reg[31]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[31]/D

The global mapper estimates a slack for this path of 7527ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
cb_seqi
  buffer_count_reg[1]/CK                                       0    +0       0 R 
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9   88  +317     317 F 
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                            +0     317   
  g189/Y                      NAND4_X1A_A9TL         2  7.3  270  +198     515 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                            +0     515   
  g242/CO                     ADDH_X1M_A9TL          1  4.9   99  +205     720 R 
  g239/B                                                            +0     720   
  g239/CO                     ADDH_X1M_A9TL          1  4.9   97  +158     878 R 
  g236/B                                                            +0     878   
  g236/CO                     ADDH_X1M_A9TL          1  4.9   97  +157    1035 R 
  g234/A                                                            +0    1035   
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5  226  +124    1158 R 
  g232/B                                                            +0    1158   
  g232/Y                      NOR2_X1M_A9TL          1  3.4  118  +127    1285 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1285   
  buffer_count_reg[3]/CK      setup                            0  +121    1406 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8544ps 
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
(proj.sdc_line_15_3_1)       ext delay                         +2000    2000 R 
start_over                   in port               1  3.8   42    +8    2008 R 
g179/A                                                            +0    2008   
g179/Y                       INV_X1M_A9TL          1  3.5   45   +44    2052 F 
cb_seqi/start_over_BAR 
  drc_bufs338/A                                                   +0    2052   
  drc_bufs338/Y              INV_X0P7M_A9TL        5 14.0  273  +171    2223 R 
  drc_bufs336/A                                                   +0    2223   
  drc_bufs336/Y              INV_X1M_A9TL          9 20.9  214  +228    2451 F 
  g276/B                                                          +0    2451   
  g276/Y                     AND2_X1M_A9TL         1  3.4   61  +192    2644 F 
  kmer_buffer_reg[1]/D  <<<  DFFRPQ_X1M_A9TL                      +0    2644   
  kmer_buffer_reg[1]/CK      setup                           0  +101    2744 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7206ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(proj.sdc_line_15_10_1)      ext delay                          +2000    2000 R 
seed[25]                     in port                1  3.5   42    +7    2007 R 
mux_ctl_7xi/seed 
  g187/B                                                           +0    2007   
  g187/Y                     XOR2_X0P7M_A9TL        1  3.6  225  +147    2154 R 
  drc_bufs/A                                                       +0    2154   
  drc_bufs/Y                 BUFH_X0P7M_A9TL        3  9.5  196  +213    2367 R 
mux_ctl_7xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g1319/B                                                          +0    2367   
  g1319/Y                    OR2_X0P5M_A9TL         3  8.1  226  +247    2614 R 
  g1306/B0N                                                        +0    2614   
  g1306/Y                    AOI21B_X1M_A9TL        2  5.8  216  +248    2863 R 
  g1265/B                                                          +0    2863   
  g1265/Y                    OR2_X0P5M_A9TL         2  5.9  173  +224    3087 R 
  g1193/B0                                                         +0    3087   
  g1193/Y                    OAI21_X1M_A9TL         2  5.9  151  +142    3229 F 
  g1181/B                                                          +0    3229   
  g1181/Y                    NAND2_X1M_A9TL         1  3.5  118  +123    3352 R 
  g1173/C0                                                         +0    3352   
  g1173/Y                    OAI211_X1M_A9TL        2  6.0  181  +145    3497 F 
  g1168/B                                                          +0    3497   
  g1168/Y                    NAND2_X1A_A9TL         1  3.5  100  +114    3611 R 
  g1162/C                                                          +0    3611   
  g1162/Y                    NAND3_X1A_A9TL         1  4.3  148  +120    3731 F 
  g1158/B0                                                         +0    3731   
  g1158/Y                    AOI31_X2M_A9TL         4 12.5  255  +210    3941 R 
  g1157/A                                                          +0    3941   
  g1157/Y                    INV_X1M_A9TL           2  6.2  114  +126    4068 F 
  g1154/A1                                                         +0    4068   
  g1154/Y                    AO21_X1M_A9TL          4 11.6  134  +228    4296 F 
  g1141/B                                                          +0    4296   
  g1141/Y                    NAND2_X1M_A9TL         1  3.7  122  +118    4414 R 
  g1119/A1                                                         +0    4414   
  g1119/Y                    OA211_X0P7M_A9TL       2  7.4  166  +231    4644 R 
  g1340/A1                                                         +0    4644   
  g1340/Y                    OAI21_X1M_A9TL         2  6.9  163  +160    4804 F 
  g1112/A1N                                                        +0    4804   
  g1112/Y                    OAI2XB1_X1M_A9TL       1  6.7  158  +235    5039 F 
  g1111/A                                                          +0    5039   
  g1111/CO                   ADDF_X1M_A9TL          1  4.1   90  +249    5288 F 
  g1110/A                                                          +0    5288   
  g1110/Y                    XNOR3_X0P5M_A9TL       1  4.9  167  +247    5535 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                   167    +0    5535 R 
                             out port                              +0    5535 R 
(proj.sdc_line_17_35_1)      ext delay                          +2000    7535 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                  9000   
                             uncertainty                          -50    8950 R 
--------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    1415ps 
Start-point  : seed[25]
End-point    : signature[31]

          Pin                       Type          Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                   launch                                           0 R 
cb_seqi
  kmer_buffer_reg[23]/CK                                         0    +0       0 R 
  kmer_buffer_reg[23]/Q       DFFRPQ_X1M_A9TL          2  6.1  107  +323     323 R 
cb_seqi/const_mul_93_35_A[7] 
g178/A                                                                +0     323   
g178/Y                        BUF_X3M_A9TL             8 29.4  152  +172     495 R 
const_mul_93_35/A[7] 
  g13148/A                                                            +0     495   
  g13148/Y                    INV_X2M_A9TL             7 25.5  135  +126     621 F 
  g13050/B                                                            +0     621   
  g13050/Y                    NOR2_X1M_A9TL            2  5.7  196  +171     791 R 
  g12927/B0N                                                          +0     791   
  g12927/Y                    OAI21B_X1M_A9TL          1  6.8  247  +224    1015 R 
  g12868/A                                                            +0    1015   
  g12868/S                    ADDF_X1M_A9TL            1  6.7  118  +365    1380 F 
  g12796/B                                                            +0    1380   
  g12796/S                    ADDF_X1M_A9TL            1  6.7  118  +309    1689 F 
  g12747/A                                                            +0    1689   
  g12747/S                    ADDF_X1M_A9TL            2  6.1  121  +355    2044 R 
  g12740/B                                                            +0    2044   
  g12740/Y                    OR2_X0P5M_A9TL           3  8.5  235  +228    2272 R 
  g12730/B                                                            +0    2272   
  g12730/Y                    AND2_X1M_A9TL            2  6.1  116  +197    2468 R 
  g12723/B                                                            +0    2468   
  g12723/Y                    NAND2_X1A_A9TL           2  6.2  166  +120    2588 F 
  g12709/A1                                                           +0    2588   
  g12709/Y                    OAI21_X1M_A9TL           1  3.5  171  +167    2756 R 
  g12699/C0                                                           +0    2756   
  g12699/Y                    AOI221_X1M_A9TL          1  3.4  188  +124    2880 F 
  g12688/B0                                                           +0    2880   
  g12688/Y                    OAI21_X1M_A9TL           3  8.0  283  +202    3081 R 
  g12672/B                                                            +0    3081   
  g12672/Y                    AND2_X1M_A9TL            2  6.0  114  +208    3289 R 
  g12647/B                                                            +0    3289   
  g12647/Y                    NAND2_X1M_A9TL           3  8.5  168  +129    3418 F 
  g12610/B                                                            +0    3418   
  g12610/Y                    NOR2_X1A_A9TL            4 10.4  323  +258    3676 R 
  g12598/B                                                            +0    3676   
  g12598/Y                    OR2_X0P5M_A9TL           4 12.1  324  +336    4012 R 
  g12592/A1N                                                          +0    4012   
  g12592/Y                    OAI2XB1_X0P5M_A9TL       1  3.6  268  +310    4323 R 
  g12587/B                                                            +0    4323   
  g12587/Y                    XNOR2_X0P7M_A9TL         1  4.7  276  +230    4552 R 
const_mul_93_35/Z[25] 
mux_ctl_23xi/const_mul_93_35_Z 
  g187/A                                                              +0    4552   
  g187/Y                      XOR2_X0P7M_A9TL          1  3.6  146  +137    4689 F 
  drc_bufs/A                                                          +0    4689   
  drc_bufs/Y                  BUFH_X0P7M_A9TL          3  9.9  147  +187    4876 F 
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1324/A                                                             +0    4876   
  g1324/Y                     NOR2_X1M_A9TL            3  8.1  262  +206    5082 R 
  g1315/B0                                                            +0    5082   
  g1315/Y                     AO21_X1M_A9TL            2  6.1  110  +204    5286 R 
  g1267/B                                                             +0    5286   
  g1267/Y                     NOR2_X1A_A9TL            3  8.0  135  +120    5406 F 
  g1190/A0                                                            +0    5406   
  g1190/Y                     OAI21_X1M_A9TL           2  6.2  234  +191    5598 R 
  g1189/A                                                             +0    5598   
  g1189/Y                     INV_X1M_A9TL             1  3.7   90   +99    5696 F 
  g1178/A1                                                            +0    5696   
  g1178/Y                     OA22_X1M_A9TL            1  3.5   75  +192    5888 F 
  g1119/B0                                                            +0    5888   
  g1119/Y                     OA211_X0P7M_A9TL         2  7.3  129  +191    6079 F 
  g1340/A1                                                            +0    6079   
  g1340/Y                     OAI21_X1M_A9TL           2  7.0  254  +210    6289 R 
  g1112/A1N                                                           +0    6289   
  g1112/Y                     OAI2XB1_X1M_A9TL         1  6.8  259  +296    6585 R 
  g1111/A                                                             +0    6585   
  g1111/CO                    ADDF_X1M_A9TL            1  4.1   93  +239    6824 R 
  g1110/A                                                             +0    6824   
  g1110/Y                     XNOR3_X0P5M_A9TL         1  4.9  154  +208    7031 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]            <<<  interconnect                     154    +0    7031 F 
                              out port                                +0    7031 F 
(proj.sdc_line_17_35_1)       ext delay                            +2000    9031 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                      10000 R 
                              uncertainty                            -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     919ps 
Start-point  : cb_seqi/kmer_buffer_reg[23]/CK
End-point    : signature[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   70 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                4488        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               118      919             10000 
        in2out                98     1415              9000     (launch clock period: 10000)
        in2reg               157     7206             10000 
       reg2reg               157     8544             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 238, CPU_Time 72.99055499999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  25.9( 28.3) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.9( 10.5) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  65.2( 60.7) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_kmer_buffer/fv_map.fv.json' for netlist 'fv/proj_kmer_buffer/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_kmer_buffer/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_kmer_buffer/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 11, CPU_Time 2.999988000000002
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  25.2( 27.5) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.7( 10.1) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  63.5( 58.9) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:01) |  00:00:02(00:00:12) |   2.6(  3.0) |   15:23:48 (Aug09) |  901.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -5.999999984851456e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  25.2( 27.4) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.7( 10.1) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  63.5( 58.8) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:01) |  00:00:02(00:00:12) |   2.6(  3.0) |   15:23:48 (Aug09) |  901.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:02) | -01:59:55(00:00:01) |  -0.0(  0.2) |   15:23:49 (Aug09) |  901.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_kmer_buffer ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  25.2( 27.3) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.7( 10.1) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  63.5( 58.6) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:01) |  00:00:02(00:00:12) |   2.6(  3.0) |   15:23:48 (Aug09) |  901.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:02) | -01:59:55(00:00:01) |  -0.0(  0.2) |   15:23:49 (Aug09) |  901.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:03) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:23:50 (Aug09) |  901.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  4487        0         0       290        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4487        0         0       290        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   4487        0         0       290        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 39, CPU_Time 8.99999299999999
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  23.4( 24.9) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.1(  9.2) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  58.9( 53.5) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:01) |  00:00:02(00:00:12) |   2.4(  2.7) |   15:23:48 (Aug09) |  901.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:02) | -01:59:55(00:00:01) |  -0.0(  0.2) |   15:23:49 (Aug09) |  901.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:03) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:23:50 (Aug09) |  901.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:09(00:11:42) |  00:00:08(00:00:39) |   7.3(  8.8) |   15:24:29 (Aug09) |  904.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:04:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:04 (Aug09) |  666.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:08) |  00:00:28(00:01:51) |  23.4( 24.9) |   15:18:55 (Aug09) |  993.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:34(00:06:09) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:18:56 (Aug09) |  993.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:50) |  00:00:10(00:00:41) |   8.1(  9.2) |   15:19:37 (Aug09) |  987.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:44(00:06:51) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:19:38 (Aug09) |  987.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:57(00:10:49) |  00:01:12(00:03:58) |  58.9( 53.4) |   15:23:36 (Aug09) |  897.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:01) |  00:00:02(00:00:12) |   2.4(  2.7) |   15:23:48 (Aug09) |  901.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:02) | -01:59:55(00:00:01) |  -0.0(  0.2) |   15:23:49 (Aug09) |  901.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:11:03) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:23:50 (Aug09) |  901.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:09(00:11:42) |  00:00:08(00:00:39) |   7.3(  8.7) |   15:24:29 (Aug09) |  904.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:09(00:11:43) |  00:00:00(00:00:01) |   0.0(  0.2) |   15:24:30 (Aug09) |  904.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2546     10391       987
##>M:Pre Cleanup                        0         -         -      2546     10391       987
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                     11         -         -       878      3018       901
##>M:Const Prop                         0       918         0       878      3018       901
##>M:Cleanup                           39       918         0       878      3017       904
##>M:MBCI                               1         -         -       878      3017       904
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             242
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      293
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 09/08/2024 15:24
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_kmer_buffer' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  4487        0         0       290        0        0
-------------------------------------------------------------------------------
 const_prop                 4487        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4487        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_kmer_buffer.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_kmer_buffer.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:36 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance     Module  Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------
proj_kmer_buffer                878   3017.880  1469.274     4487.154 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:36 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
ADDF_X1M_A9TL             125   990.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              42   196.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              48    86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              6    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               8    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL             1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL             2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL             18    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              4    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            4    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TL              1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL            16    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             1     1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL             18    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL               1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL            23   198.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL            13   117.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL              1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL             11    11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               27    29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                4     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               26    37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL            32    69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            4     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             28    40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              9    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             47    67.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             21    45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              17    24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              44    63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL              29    41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL               2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             8    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL           1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL           1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL             6    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             32    69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          8    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            4    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             22    39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           61   197.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL           21   128.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            48   155.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              12    43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL             2    12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                     878  3017.880                                                   


                    Library                    Instances   Area   Instances % 
------------------------------------------------------------------------------
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c       877 3016.440        99.9 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         1    1.440         0.1 

                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            36  315.720   10.5 
inverter              72   91.080    3.0 
buffer                18   27.000    0.9 
logic                752 2584.080   85.6 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                878 3017.880  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:37 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_kmer_buffer

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:38 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           36  100.00                         -  
 Enable signal is constant          34   94.44                         -  
 Register bank width too small       2    5.56                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   36  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     36         36       0 (0.00%)    36 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:41 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:41 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            3017.88     100.00 
-------------------------------------
total             3017.88     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:24:41 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       1414.9   0.0          0 
in2reg       7205.6   0.0          0 
reg2out       918.9   0.0          0 
reg2reg      8543.6   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             878 
Physical Instance count           0 
Sequential Instance Count        36 
Combinational Instance Count    842 
Hierarchical Instance Count       0 

Area
----
Cell Area                          3017.880
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    3017.880
Net Area                           1469.274
Total Area (Cell+Physical+Net)     4487.154

Max Fanout                         36 (clk)
Min Fanout                         0 (n_21)
Average Fanout                     1.9
Terms to net ratio                 2.8440
Terms to instance ratio            3.4886
Runtime                            193.980402 seconds
Elapsed Runtime                    734 seconds
Genus peak memory usage            6890.07 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_kmer_buffer.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_kmer_buffer.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 09/08/2024 15:24
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.db' for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:00, real = 00:03).
@file(genus_kmer_buffer.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer...
%# Begin write_design (08/09 15:24:45, mem=5245.52M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:07).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_kmer_buffer/post_synth/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:07, real = 00:40).
.
%# End write_design (08/09 15:25:25, total cpu=08:00:07, real=08:00:40, peak res=1124.90M, current mem=5249.52M)
@file(genus_kmer_buffer.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_kmer_buffer.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_kmer_buffer.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1315s, ST: 223s, FG: 223s, CPU: 5.5%}, MEM {curr: 4.6G, peak: 6.7G, phys curr: 0.8G, phys peak: 1.1G}, SYS {load: 5.6, cpu: 2, total: 7.5G, free: 0.1G}
Abnormal exit.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1316s, ST: -0s, FG: -0s, CPU: 5.5%}, MEM {curr: 4.6G, peak: 6.7G, phys curr: 0.8G, phys peak: 1.1G}, SYS {load: 5.6, cpu: 2, total: 7.5G, free: 0.1G}
Encountered a problem while exiting.
