
zephyr.elf:     file format elf32-littlearm


Disassembly of section text:

00000000 <_vector_table>:

	return 0;
}

void *z_get_fd_obj(int fd, const struct fd_op_vtable *vtable, int err)
{
   0:	20005338 	.word	0x20005338
   4:	00002145 	.word	0x00002145
	struct fd_entry *fd_entry;

	if (_check_fd(fd) < 0) {
   8:	000056e5 	.word	0x000056e5
   c:	000020d5 	.word	0x000020d5
		return NULL;
	}

	fd_entry = &fdtable[fd];

	if (vtable != NULL && fd_entry->vtable != vtable) {
  10:	000020d5 	.word	0x000020d5
  14:	000020d5 	.word	0x000020d5
  18:	000020d5 	.word	0x000020d5
  1c:	000020d5 	.word	0x000020d5
		errno = err;
		return NULL;
	}

	return fd_entry->obj;
  20:	000020d5 	.word	0x000020d5
}
  24:	000020d5 	.word	0x000020d5
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
  28:	000020d5 	.word	0x000020d5
		return NULL;
  2c:	0000205d 	.word	0x0000205d
		return NULL;
  30:	000020d5 	.word	0x000020d5
  34:	000020d5 	.word	0x000020d5
  38:	00002009 	.word	0x00002009
  3c:	000056bd 	.word	0x000056bd

00000040 <_irq_vector_table>:
  40:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  50:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  60:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  70:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  80:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  90:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  a0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  b0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  c0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  d0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  e0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
  f0:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
 100:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
 110:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
 120:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
 130:	0000211d 0000211d 0000211d 0000211d     .!...!...!...!..
 140:	0000211d                                .!..

Disassembly of section _TEXT_SECTION_NAME_2:

00000144 <__aeabi_uldivmod>:
     144:	b953      	cbnz	r3, 15c <__aeabi_uldivmod+0x18>
     146:	b94a      	cbnz	r2, 15c <__aeabi_uldivmod+0x18>
     148:	2900      	cmp	r1, #0
     14a:	bf08      	it	eq
     14c:	2800      	cmpeq	r0, #0
     14e:	bf1c      	itt	ne
     150:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     154:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     158:	f000 b970 	b.w	43c <__aeabi_idiv0>
     15c:	f1ad 0c08 	sub.w	ip, sp, #8
     160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     164:	f000 f806 	bl	174 <__udivmoddi4>
     168:	f8dd e004 	ldr.w	lr, [sp, #4]
     16c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     170:	b004      	add	sp, #16
     172:	4770      	bx	lr

00000174 <__udivmoddi4>:
     174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     178:	9e09      	ldr	r6, [sp, #36]	; 0x24
     17a:	4604      	mov	r4, r0
     17c:	4689      	mov	r9, r1
     17e:	2b00      	cmp	r3, #0
     180:	f040 8083 	bne.w	28a <CONFIG_LTE_NETWORK_TIMEOUT+0x32>
     184:	428a      	cmp	r2, r1
     186:	4615      	mov	r5, r2
     188:	d945      	bls.n	216 <CONFIG_FW_INFO_OFFSET+0x16>
     18a:	fab2 f282 	clz	r2, r2
     18e:	b14a      	cbz	r2, 1a4 <__udivmoddi4+0x30>
     190:	f1c2 0720 	rsb	r7, r2, #32
     194:	fa01 f302 	lsl.w	r3, r1, r2
     198:	4095      	lsls	r5, r2
     19a:	4094      	lsls	r4, r2
     19c:	fa20 f707 	lsr.w	r7, r0, r7
     1a0:	ea47 0903 	orr.w	r9, r7, r3
     1a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1a8:	0c23      	lsrs	r3, r4, #16
     1aa:	fa1f f885 	uxth.w	r8, r5
     1ae:	fbb9 fcfe 	udiv	ip, r9, lr
     1b2:	fb0e 991c 	mls	r9, lr, ip, r9
     1b6:	fb0c f108 	mul.w	r1, ip, r8
     1ba:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
     1be:	4299      	cmp	r1, r3
     1c0:	d90a      	bls.n	1d8 <__udivmoddi4+0x64>
     1c2:	18eb      	adds	r3, r5, r3
     1c4:	bf2c      	ite	cs
     1c6:	2001      	movcs	r0, #1
     1c8:	2000      	movcc	r0, #0
     1ca:	4299      	cmp	r1, r3
     1cc:	d902      	bls.n	1d4 <__udivmoddi4+0x60>
     1ce:	2800      	cmp	r0, #0
     1d0:	f000 811d 	beq.w	40e <CONFIG_AT_CMD_THREAD_STACK_SIZE+0xe>
     1d4:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     1d8:	1a59      	subs	r1, r3, r1
     1da:	b2a3      	uxth	r3, r4
     1dc:	fbb1 f0fe 	udiv	r0, r1, lr
     1e0:	fb0e 1110 	mls	r1, lr, r0, r1
     1e4:	fb00 f808 	mul.w	r8, r0, r8
     1e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     1ec:	45a0      	cmp	r8, r4
     1ee:	d905      	bls.n	1fc <CONFIG_AT_HOST_UART_INIT_TIMEOUT+0x8>
     1f0:	192c      	adds	r4, r5, r4
     1f2:	d202      	bcs.n	1fa <CONFIG_AT_HOST_UART_INIT_TIMEOUT+0x6>
     1f4:	45a0      	cmp	r8, r4
     1f6:	f200 810e 	bhi.w	416 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x16>
     1fa:	3801      	subs	r0, #1
     1fc:	eba4 0408 	sub.w	r4, r4, r8
     200:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     204:	2700      	movs	r7, #0
     206:	b11e      	cbz	r6, 210 <CONFIG_FW_INFO_OFFSET+0x10>
     208:	40d4      	lsrs	r4, r2
     20a:	2300      	movs	r3, #0
     20c:	e9c6 4300 	strd	r4, r3, [r6]
     210:	4639      	mov	r1, r7
     212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     216:	2a00      	cmp	r2, #0
     218:	d051      	beq.n	2be <CONFIG_LTE_NETWORK_TIMEOUT+0x66>
     21a:	fab2 f282 	clz	r2, r2
     21e:	2a00      	cmp	r2, #0
     220:	f040 80af 	bne.w	382 <CONFIG_LTE_NETWORK_TIMEOUT+0x12a>
     224:	1b49      	subs	r1, r1, r5
     226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     22a:	fa1f f885 	uxth.w	r8, r5
     22e:	2701      	movs	r7, #1
     230:	0c23      	lsrs	r3, r4, #16
     232:	fbb1 fcfe 	udiv	ip, r1, lr
     236:	fb0e 111c 	mls	r1, lr, ip, r1
     23a:	fb08 f00c 	mul.w	r0, r8, ip
     23e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     242:	4298      	cmp	r0, r3
     244:	d90a      	bls.n	25c <CONFIG_LTE_NETWORK_TIMEOUT+0x4>
     246:	18eb      	adds	r3, r5, r3
     248:	bf2c      	ite	cs
     24a:	2101      	movcs	r1, #1
     24c:	2100      	movcc	r1, #0
     24e:	4298      	cmp	r0, r3
     250:	d902      	bls.n	258 <CONFIG_LTE_NETWORK_TIMEOUT>
     252:	2900      	cmp	r1, #0
     254:	f000 80d7 	beq.w	406 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x6>
     258:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     25c:	1a19      	subs	r1, r3, r0
     25e:	b2a3      	uxth	r3, r4
     260:	fbb1 f0fe 	udiv	r0, r1, lr
     264:	fb0e 1110 	mls	r1, lr, r0, r1
     268:	fb08 f800 	mul.w	r8, r8, r0
     26c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     270:	45a0      	cmp	r8, r4
     272:	d905      	bls.n	280 <CONFIG_LTE_NETWORK_TIMEOUT+0x28>
     274:	192c      	adds	r4, r5, r4
     276:	d202      	bcs.n	27e <CONFIG_LTE_NETWORK_TIMEOUT+0x26>
     278:	45a0      	cmp	r8, r4
     27a:	f200 80c1 	bhi.w	400 <CONFIG_AT_CMD_THREAD_STACK_SIZE>
     27e:	3801      	subs	r0, #1
     280:	eba4 0408 	sub.w	r4, r4, r8
     284:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     288:	e7bd      	b.n	206 <CONFIG_FW_INFO_OFFSET+0x6>
     28a:	428b      	cmp	r3, r1
     28c:	d908      	bls.n	2a0 <CONFIG_LTE_NETWORK_TIMEOUT+0x48>
     28e:	2e00      	cmp	r6, #0
     290:	d074      	beq.n	37c <CONFIG_LTE_NETWORK_TIMEOUT+0x124>
     292:	2700      	movs	r7, #0
     294:	e9c6 0100 	strd	r0, r1, [r6]
     298:	4638      	mov	r0, r7
     29a:	4639      	mov	r1, r7
     29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     2a0:	fab3 f783 	clz	r7, r3
     2a4:	b967      	cbnz	r7, 2c0 <CONFIG_LTE_NETWORK_TIMEOUT+0x68>
     2a6:	428b      	cmp	r3, r1
     2a8:	f0c0 80a4 	bcc.w	3f4 <CONFIG_SENSOR_SIM_TRIGGER_TIMER_MSEC+0xc>
     2ac:	4282      	cmp	r2, r0
     2ae:	f240 80a1 	bls.w	3f4 <CONFIG_SENSOR_SIM_TRIGGER_TIMER_MSEC+0xc>
     2b2:	4638      	mov	r0, r7
     2b4:	2e00      	cmp	r6, #0
     2b6:	d0ab      	beq.n	210 <CONFIG_FW_INFO_OFFSET+0x10>
     2b8:	e9c6 4900 	strd	r4, r9, [r6]
     2bc:	e7a8      	b.n	210 <CONFIG_FW_INFO_OFFSET+0x10>
     2be:	deff      	udf	#255	; 0xff
     2c0:	f1c7 0520 	rsb	r5, r7, #32
     2c4:	40bb      	lsls	r3, r7
     2c6:	fa02 fc07 	lsl.w	ip, r2, r7
     2ca:	fa01 f407 	lsl.w	r4, r1, r7
     2ce:	40ea      	lsrs	r2, r5
     2d0:	fa20 f805 	lsr.w	r8, r0, r5
     2d4:	40e9      	lsrs	r1, r5
     2d6:	fa00 fe07 	lsl.w	lr, r0, r7
     2da:	431a      	orrs	r2, r3
     2dc:	ea48 0404 	orr.w	r4, r8, r4
     2e0:	ea4f 4812 	mov.w	r8, r2, lsr #16
     2e4:	0c20      	lsrs	r0, r4, #16
     2e6:	fa1f f982 	uxth.w	r9, r2
     2ea:	fbb1 faf8 	udiv	sl, r1, r8
     2ee:	fb08 111a 	mls	r1, r8, sl, r1
     2f2:	fb0a fb09 	mul.w	fp, sl, r9
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	458b      	cmp	fp, r1
     2fc:	d90a      	bls.n	314 <CONFIG_LTE_NETWORK_TIMEOUT+0xbc>
     2fe:	1851      	adds	r1, r2, r1
     300:	bf2c      	ite	cs
     302:	2301      	movcs	r3, #1
     304:	2300      	movcc	r3, #0
     306:	458b      	cmp	fp, r1
     308:	d902      	bls.n	310 <CONFIG_LTE_NETWORK_TIMEOUT+0xb8>
     30a:	2b00      	cmp	r3, #0
     30c:	f000 8088 	beq.w	420 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x20>
     310:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
     314:	eba1 010b 	sub.w	r1, r1, fp
     318:	b2a4      	uxth	r4, r4
     31a:	fbb1 f0f8 	udiv	r0, r1, r8
     31e:	fb08 1110 	mls	r1, r8, r0, r1
     322:	fb00 f909 	mul.w	r9, r0, r9
     326:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
     32a:	4589      	cmp	r9, r1
     32c:	d904      	bls.n	338 <CONFIG_LTE_NETWORK_TIMEOUT+0xe0>
     32e:	1851      	adds	r1, r2, r1
     330:	d201      	bcs.n	336 <CONFIG_LTE_NETWORK_TIMEOUT+0xde>
     332:	4589      	cmp	r9, r1
     334:	d87b      	bhi.n	42e <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x2e>
     336:	3801      	subs	r0, #1
     338:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     33c:	eba1 0109 	sub.w	r1, r1, r9
     340:	fba0 890c 	umull	r8, r9, r0, ip
     344:	4549      	cmp	r1, r9
     346:	4644      	mov	r4, r8
     348:	464b      	mov	r3, r9
     34a:	d302      	bcc.n	352 <CONFIG_LTE_NETWORK_TIMEOUT+0xfa>
     34c:	d106      	bne.n	35c <CONFIG_LTE_NETWORK_TIMEOUT+0x104>
     34e:	45c6      	cmp	lr, r8
     350:	d204      	bcs.n	35c <CONFIG_LTE_NETWORK_TIMEOUT+0x104>
     352:	3801      	subs	r0, #1
     354:	ebb8 040c 	subs.w	r4, r8, ip
     358:	eb69 0302 	sbc.w	r3, r9, r2
     35c:	2e00      	cmp	r6, #0
     35e:	d05d      	beq.n	41c <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x1c>
     360:	ebbe 0204 	subs.w	r2, lr, r4
     364:	eb61 0103 	sbc.w	r1, r1, r3
     368:	fa01 f505 	lsl.w	r5, r1, r5
     36c:	fa22 f307 	lsr.w	r3, r2, r7
     370:	40f9      	lsrs	r1, r7
     372:	2700      	movs	r7, #0
     374:	431d      	orrs	r5, r3
     376:	e9c6 5100 	strd	r5, r1, [r6]
     37a:	e749      	b.n	210 <CONFIG_FW_INFO_OFFSET+0x10>
     37c:	4637      	mov	r7, r6
     37e:	4630      	mov	r0, r6
     380:	e746      	b.n	210 <CONFIG_FW_INFO_OFFSET+0x10>
     382:	f1c2 0020 	rsb	r0, r2, #32
     386:	4095      	lsls	r5, r2
     388:	fa01 f702 	lsl.w	r7, r1, r2
     38c:	fa21 f300 	lsr.w	r3, r1, r0
     390:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     394:	fa24 f100 	lsr.w	r1, r4, r0
     398:	fa1f f885 	uxth.w	r8, r5
     39c:	4094      	lsls	r4, r2
     39e:	4339      	orrs	r1, r7
     3a0:	fbb3 f0fe 	udiv	r0, r3, lr
     3a4:	0c0f      	lsrs	r7, r1, #16
     3a6:	fb0e 3310 	mls	r3, lr, r0, r3
     3aa:	fb00 fc08 	mul.w	ip, r0, r8
     3ae:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
     3b2:	459c      	cmp	ip, r3
     3b4:	d907      	bls.n	3c6 <CONFIG_LTE_NETWORK_TIMEOUT+0x16e>
     3b6:	18eb      	adds	r3, r5, r3
     3b8:	bf2c      	ite	cs
     3ba:	2701      	movcs	r7, #1
     3bc:	2700      	movcc	r7, #0
     3be:	459c      	cmp	ip, r3
     3c0:	d900      	bls.n	3c4 <CONFIG_LTE_NETWORK_TIMEOUT+0x16c>
     3c2:	b38f      	cbz	r7, 428 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x28>
     3c4:	3801      	subs	r0, #1
     3c6:	eba3 030c 	sub.w	r3, r3, ip
     3ca:	b289      	uxth	r1, r1
     3cc:	fbb3 f7fe 	udiv	r7, r3, lr
     3d0:	fb0e 3317 	mls	r3, lr, r7, r3
     3d4:	fb07 fc08 	mul.w	ip, r7, r8
     3d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     3dc:	458c      	cmp	ip, r1
     3de:	d904      	bls.n	3ea <CONFIG_SENSOR_SIM_TRIGGER_TIMER_MSEC+0x2>
     3e0:	1869      	adds	r1, r5, r1
     3e2:	d201      	bcs.n	3e8 <CONFIG_SENSOR_SIM_TRIGGER_TIMER_MSEC>
     3e4:	458c      	cmp	ip, r1
     3e6:	d825      	bhi.n	434 <CONFIG_AT_CMD_THREAD_STACK_SIZE+0x34>
     3e8:	3f01      	subs	r7, #1
     3ea:	eba1 010c 	sub.w	r1, r1, ip
     3ee:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
     3f2:	e71d      	b.n	230 <CONFIG_FW_INFO_OFFSET+0x30>
     3f4:	1a84      	subs	r4, r0, r2
     3f6:	eb61 0303 	sbc.w	r3, r1, r3
     3fa:	2001      	movs	r0, #1
     3fc:	4699      	mov	r9, r3
     3fe:	e759      	b.n	2b4 <CONFIG_LTE_NETWORK_TIMEOUT+0x5c>
     400:	3802      	subs	r0, #2
     402:	442c      	add	r4, r5
     404:	e73c      	b.n	280 <CONFIG_LTE_NETWORK_TIMEOUT+0x28>
     406:	f1ac 0c02 	sub.w	ip, ip, #2
     40a:	442b      	add	r3, r5
     40c:	e726      	b.n	25c <CONFIG_LTE_NETWORK_TIMEOUT+0x4>
     40e:	f1ac 0c02 	sub.w	ip, ip, #2
     412:	442b      	add	r3, r5
     414:	e6e0      	b.n	1d8 <__udivmoddi4+0x64>
     416:	3802      	subs	r0, #2
     418:	442c      	add	r4, r5
     41a:	e6ef      	b.n	1fc <CONFIG_AT_HOST_UART_INIT_TIMEOUT+0x8>
     41c:	4637      	mov	r7, r6
     41e:	e6f7      	b.n	210 <CONFIG_FW_INFO_OFFSET+0x10>
     420:	f1aa 0a02 	sub.w	sl, sl, #2
     424:	4411      	add	r1, r2
     426:	e775      	b.n	314 <CONFIG_LTE_NETWORK_TIMEOUT+0xbc>
     428:	3802      	subs	r0, #2
     42a:	442b      	add	r3, r5
     42c:	e7cb      	b.n	3c6 <CONFIG_LTE_NETWORK_TIMEOUT+0x16e>
     42e:	3802      	subs	r0, #2
     430:	4411      	add	r1, r2
     432:	e781      	b.n	338 <CONFIG_LTE_NETWORK_TIMEOUT+0xe0>
     434:	3f02      	subs	r7, #2
     436:	4429      	add	r1, r5
     438:	e7d7      	b.n	3ea <CONFIG_SENSOR_SIM_TRIGGER_TIMER_MSEC+0x2>
     43a:	bf00      	nop

0000043c <__aeabi_idiv0>:
     43c:	4770      	bx	lr
     43e:	bf00      	nop

00000440 <main>:
    ((void (*)(void))start)();
}
#endif

void main(void)
{
     440:	b530      	push	{r4, r5, lr}
     442:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    int rc;

    BOOT_LOG_INF("Starting bootloader");
     444:	f04f 0000 	mov.w	r0, #0
     448:	2303      	movs	r3, #3
     44a:	f363 0002 	bfi	r0, r3, #0, #3
     44e:	f36f 00c5 	bfc	r0, #3, #3
     452:	4b32      	ldr	r3, [pc, #200]	; (51c <CONFIG_MQTT_KEEPALIVE+0x6c>)
     454:	4a32      	ldr	r2, [pc, #200]	; (520 <CONFIG_MQTT_KEEPALIVE+0x70>)
     456:	1a9b      	subs	r3, r3, r2
     458:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     45c:	f363 108f 	bfi	r0, r3, #6, #10
     460:	4930      	ldr	r1, [pc, #192]	; (524 <CONFIG_MQTT_KEEPALIVE+0x74>)
     462:	f004 febe 	bl	51e2 <log_string_sync>

    os_heap_init();
     466:	f000 f89b 	bl	5a0 <os_heap_init>

#if (!defined(CONFIG_XTENSA) && defined(DT_FLASH_DEV_NAME))
    if (!flash_device_get_binding(DT_FLASH_DEV_NAME)) {
     46a:	482f      	ldr	r0, [pc, #188]	; (528 <CONFIG_MQTT_KEEPALIVE+0x78>)
     46c:	f000 f868 	bl	540 <flash_device_get_binding>
     470:	b1a8      	cbz	r0, 49e <main+0x5e>
    BOOT_LOG_INF("Waiting for USB DFU");
    wait_for_usb_dfu();
    BOOT_LOG_INF("USB DFU wait time elapsed");
#endif

    rc = boot_go(&rsp);
     472:	a801      	add	r0, sp, #4
     474:	f000 fe7c 	bl	1170 <boot_go>
    if (rc != 0) {
     478:	b310      	cbz	r0, 4c0 <CONFIG_MQTT_KEEPALIVE+0x10>
        BOOT_LOG_ERR("Unable to find bootable image");
     47a:	f04f 0000 	mov.w	r0, #0
     47e:	2301      	movs	r3, #1
     480:	f363 0002 	bfi	r0, r3, #0, #3
     484:	f36f 00c5 	bfc	r0, #3, #3
     488:	4b24      	ldr	r3, [pc, #144]	; (51c <CONFIG_MQTT_KEEPALIVE+0x6c>)
     48a:	4a25      	ldr	r2, [pc, #148]	; (520 <CONFIG_MQTT_KEEPALIVE+0x70>)
     48c:	1a9b      	subs	r3, r3, r2
     48e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     492:	f363 108f 	bfi	r0, r3, #6, #10
     496:	4925      	ldr	r1, [pc, #148]	; (52c <CONFIG_MQTT_KEEPALIVE+0x7c>)
     498:	f004 fea3 	bl	51e2 <log_string_sync>
        while (1)
            ;
     49c:	e7fe      	b.n	49c <main+0x5c>
        BOOT_LOG_ERR("Flash device %s not found", DT_FLASH_DEV_NAME);
     49e:	2301      	movs	r3, #1
     4a0:	f363 0002 	bfi	r0, r3, #0, #3
     4a4:	f36f 00c5 	bfc	r0, #3, #3
     4a8:	4b1c      	ldr	r3, [pc, #112]	; (51c <CONFIG_MQTT_KEEPALIVE+0x6c>)
     4aa:	4a1d      	ldr	r2, [pc, #116]	; (520 <CONFIG_MQTT_KEEPALIVE+0x70>)
     4ac:	1a9b      	subs	r3, r3, r2
     4ae:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     4b2:	f363 108f 	bfi	r0, r3, #6, #10
     4b6:	4a1c      	ldr	r2, [pc, #112]	; (528 <CONFIG_MQTT_KEEPALIVE+0x78>)
     4b8:	491d      	ldr	r1, [pc, #116]	; (530 <CONFIG_MQTT_KEEPALIVE+0x80>)
     4ba:	f004 fe92 	bl	51e2 <log_string_sync>
            ;
     4be:	e7fe      	b.n	4be <CONFIG_MQTT_KEEPALIVE+0xe>
    }

    BOOT_LOG_INF("Bootloader chainload address offset: 0x%x",
     4c0:	2503      	movs	r5, #3
     4c2:	f04f 0000 	mov.w	r0, #0
     4c6:	f365 0002 	bfi	r0, r5, #0, #3
     4ca:	f36f 00c5 	bfc	r0, #3, #3
     4ce:	4c13      	ldr	r4, [pc, #76]	; (51c <CONFIG_MQTT_KEEPALIVE+0x6c>)
     4d0:	4b13      	ldr	r3, [pc, #76]	; (520 <CONFIG_MQTT_KEEPALIVE+0x70>)
     4d2:	1ae4      	subs	r4, r4, r3
     4d4:	f3c4 04c9 	ubfx	r4, r4, #3, #10
     4d8:	f364 108f 	bfi	r0, r4, #6, #10
     4dc:	9a03      	ldr	r2, [sp, #12]
     4de:	4915      	ldr	r1, [pc, #84]	; (534 <CONFIG_MQTT_KEEPALIVE+0x84>)
     4e0:	f004 fe7f 	bl	51e2 <log_string_sync>
                 rsp.br_image_off);

    BOOT_LOG_INF("Jumping to the first image slot");
     4e4:	f04f 0000 	mov.w	r0, #0
     4e8:	f365 0002 	bfi	r0, r5, #0, #3
     4ec:	f36f 00c5 	bfc	r0, #3, #3
     4f0:	f364 108f 	bfi	r0, r4, #6, #10
     4f4:	4910      	ldr	r1, [pc, #64]	; (538 <CONFIG_MQTT_KEEPALIVE+0x88>)
     4f6:	f004 fe74 	bl	51e2 <log_string_sync>
    do_boot(&rsp);
     4fa:	a801      	add	r0, sp, #4
     4fc:	f003 febc 	bl	4278 <do_boot>

    BOOT_LOG_ERR("Never should get here");
     500:	f04f 0000 	mov.w	r0, #0
     504:	2301      	movs	r3, #1
     506:	f363 0002 	bfi	r0, r3, #0, #3
     50a:	f36f 00c5 	bfc	r0, #3, #3
     50e:	f364 108f 	bfi	r0, r4, #6, #10
     512:	490a      	ldr	r1, [pc, #40]	; (53c <CONFIG_MQTT_KEEPALIVE+0x8c>)
     514:	f004 fe65 	bl	51e2 <log_string_sync>
    while (1)
        ;
     518:	e7fe      	b.n	518 <CONFIG_MQTT_KEEPALIVE+0x68>
     51a:	bf00      	nop
     51c:	00007d50 	.word	0x00007d50
     520:	00007d48 	.word	0x00007d48
     524:	00007d9c 	.word	0x00007d9c
     528:	00007db0 	.word	0x00007db0
     52c:	00007de0 	.word	0x00007de0
     530:	00007dc4 	.word	0x00007dc4
     534:	00007e00 	.word	0x00007e00
     538:	00007e2c 	.word	0x00007e2c
     53c:	00007e4c 	.word	0x00007e4c

00000540 <flash_device_get_binding>:
#endif

static struct device *flash_dev;

struct device *flash_device_get_binding(char *dev_name)
{
     540:	b508      	push	{r3, lr}
    if (!flash_dev) {
     542:	4b05      	ldr	r3, [pc, #20]	; (558 <CONFIG_AWS_FOTA_PAYLOAD_SIZE+0x12>)
     544:	681b      	ldr	r3, [r3, #0]
     546:	b113      	cbz	r3, 54e <CONFIG_AWS_FOTA_PAYLOAD_SIZE+0x8>
        flash_dev = device_get_binding(dev_name);
    }
    return flash_dev;
}
     548:	4b03      	ldr	r3, [pc, #12]	; (558 <CONFIG_AWS_FOTA_PAYLOAD_SIZE+0x12>)
     54a:	6818      	ldr	r0, [r3, #0]
     54c:	bd08      	pop	{r3, pc}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     54e:	f003 fc9f 	bl	3e90 <z_impl_device_get_binding>
        flash_dev = device_get_binding(dev_name);
     552:	4b01      	ldr	r3, [pc, #4]	; (558 <CONFIG_AWS_FOTA_PAYLOAD_SIZE+0x12>)
     554:	6018      	str	r0, [r3, #0]
     556:	e7f7      	b.n	548 <CONFIG_AWS_FOTA_PAYLOAD_SIZE+0x2>
     558:	20000008 	.word	0x20000008

0000055c <flash_device_base>:

int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    if (fd_id != FLASH_DEVICE_ID) {
     55c:	b910      	cbnz	r0, 564 <flash_device_base+0x8>
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
                     fd_id, FLASH_DEVICE_ID);
        return -EINVAL;
    }
    *ret = FLASH_DEVICE_BASE;
     55e:	2000      	movs	r0, #0
     560:	6008      	str	r0, [r1, #0]
    return 0;
}
     562:	4770      	bx	lr
{
     564:	b508      	push	{r3, lr}
     566:	4602      	mov	r2, r0
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
     568:	f04f 0000 	mov.w	r0, #0
     56c:	2301      	movs	r3, #1
     56e:	f363 0002 	bfi	r0, r3, #0, #3
     572:	f36f 00c5 	bfc	r0, #3, #3
     576:	4b07      	ldr	r3, [pc, #28]	; (594 <flash_device_base+0x38>)
     578:	4907      	ldr	r1, [pc, #28]	; (598 <flash_device_base+0x3c>)
     57a:	1a5b      	subs	r3, r3, r1
     57c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     580:	f363 108f 	bfi	r0, r3, #6, #10
     584:	2300      	movs	r3, #0
     586:	4905      	ldr	r1, [pc, #20]	; (59c <flash_device_base+0x40>)
     588:	f004 fe2b 	bl	51e2 <log_string_sync>
        return -EINVAL;
     58c:	f06f 0015 	mvn.w	r0, #21
}
     590:	bd08      	pop	{r3, pc}
     592:	bf00      	nop
     594:	00007d50 	.word	0x00007d50
     598:	00007d48 	.word	0x00007d48
     59c:	00007e6c 	.word	0x00007e6c

000005a0 <os_heap_init>:

/*
 * Initialize mbedtls to be able to use the local heap.
 */
void os_heap_init(void)
{
     5a0:	b508      	push	{r3, lr}
    mbedtls_memory_buffer_alloc_init(mempool, sizeof(mempool));
     5a2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
     5a6:	4802      	ldr	r0, [pc, #8]	; (5b0 <os_heap_init+0x10>)
     5a8:	f002 fdae 	bl	3108 <mbedtls_memory_buffer_alloc_init>
}
     5ac:	bd08      	pop	{r3, pc}
     5ae:	bf00      	nop
     5b0:	2000000c 	.word	0x2000000c

000005b4 <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
     5b4:	6802      	ldr	r2, [r0, #0]
     5b6:	4b0f      	ldr	r3, [pc, #60]	; (5f4 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x18>)
     5b8:	429a      	cmp	r2, r3
     5ba:	d10e      	bne.n	5da <boot_is_header_valid+0x26>
        return false;
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     5bc:	68c2      	ldr	r2, [r0, #12]
     5be:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
     5c0:	43d8      	mvns	r0, r3
     5c2:	4282      	cmp	r2, r0
     5c4:	d80d      	bhi.n	5e2 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x6>
{
     5c6:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
     5c8:	18d4      	adds	r4, r2, r3
        return true;
     5ca:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     5cc:	b110      	cbz	r0, 5d4 <boot_is_header_valid+0x20>
        return false;
    }

    if (size >= fap->fa_size) {
     5ce:	688b      	ldr	r3, [r1, #8]
     5d0:	42a3      	cmp	r3, r4
     5d2:	d904      	bls.n	5de <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x2>
        return false;
    }

    return true;
}
     5d4:	f85d 4b04 	ldr.w	r4, [sp], #4
     5d8:	4770      	bx	lr
        return false;
     5da:	2000      	movs	r0, #0
     5dc:	4770      	bx	lr
        return false;
     5de:	2000      	movs	r0, #0
     5e0:	e7f8      	b.n	5d4 <boot_is_header_valid+0x20>
        return false;
     5e2:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     5e4:	b110      	cbz	r0, 5ec <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x10>
    if (size >= fap->fa_size) {
     5e6:	688b      	ldr	r3, [r1, #8]
     5e8:	42a3      	cmp	r3, r4
     5ea:	d900      	bls.n	5ee <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x12>
}
     5ec:	4770      	bx	lr
        return false;
     5ee:	2000      	movs	r0, #0
     5f0:	4770      	bx	lr
     5f2:	bf00      	nop
     5f4:	96f3b83d 	.word	0x96f3b83d

000005f8 <boot_slots_compatible>:
{
     5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
}

static inline size_t
boot_img_num_sectors(const struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).num_sectors;
     5fc:	6a87      	ldr	r7, [r0, #40]	; 0x28
     5fe:	f8d0 9054 	ldr.w	r9, [r0, #84]	; 0x54
    if ((num_sectors_primary > BOOT_MAX_IMG_SECTORS) ||
     602:	2f80      	cmp	r7, #128	; 0x80
     604:	d80d      	bhi.n	622 <boot_slots_compatible+0x2a>
     606:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
     60a:	d80a      	bhi.n	622 <boot_slots_compatible+0x2a>
    return BOOT_IMG(state, slot).area->fa_off;
}

static inline size_t boot_scratch_area_size(struct boot_loader_state *state)
{
    return BOOT_SCRATCH_AREA(state)->fa_size;
     60c:	6d83      	ldr	r3, [r0, #88]	; 0x58
     60e:	f8d3 8008 	ldr.w	r8, [r3, #8]
    smaller = 0;
     612:	2500      	movs	r5, #0
    j = sz1 = secondary_slot_sz = 0;
     614:	462c      	mov	r4, r5
    i = sz0 = primary_slot_sz = 0;
     616:	4629      	mov	r1, r5
    j = sz1 = secondary_slot_sz = 0;
     618:	46ac      	mov	ip, r5
    i = sz0 = primary_slot_sz = 0;
     61a:	46ae      	mov	lr, r5
    j = sz1 = secondary_slot_sz = 0;
     61c:	462a      	mov	r2, r5
    i = sz0 = primary_slot_sz = 0;
     61e:	462b      	mov	r3, r5
    while (i < num_sectors_primary || j < num_sectors_secondary) {
     620:	e021      	b.n	666 <boot_slots_compatible+0x6e>
        BOOT_LOG_WRN("Cannot upgrade: more sectors than allowed");
     622:	f04f 0000 	mov.w	r0, #0
     626:	2302      	movs	r3, #2
     628:	f363 0002 	bfi	r0, r3, #0, #3
     62c:	f36f 00c5 	bfc	r0, #3, #3
     630:	4b4a      	ldr	r3, [pc, #296]	; (75c <boot_slots_compatible+0x164>)
     632:	4a4b      	ldr	r2, [pc, #300]	; (760 <boot_slots_compatible+0x168>)
     634:	1a9b      	subs	r3, r3, r2
     636:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     63a:	f363 108f 	bfi	r0, r3, #6, #10
     63e:	4949      	ldr	r1, [pc, #292]	; (764 <boot_slots_compatible+0x16c>)
     640:	f004 fdcf 	bl	51e2 <log_string_sync>
        return 0;
     644:	2000      	movs	r0, #0
}
     646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
     64a:	6a46      	ldr	r6, [r0, #36]	; 0x24
     64c:	eb06 06c1 	add.w	r6, r6, r1, lsl #3
     650:	6876      	ldr	r6, [r6, #4]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
     652:	4433      	add	r3, r6
     654:	6d06      	ldr	r6, [r0, #80]	; 0x50
     656:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
     65a:	6876      	ldr	r6, [r6, #4]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
     65c:	4432      	add	r2, r6
            i++;
     65e:	3101      	adds	r1, #1
            j++;
     660:	3401      	adds	r4, #1
        if (sz0 == sz1) {
     662:	429a      	cmp	r2, r3
     664:	d041      	beq.n	6ea <boot_slots_compatible+0xf2>
    while (i < num_sectors_primary || j < num_sectors_secondary) {
     666:	42b9      	cmp	r1, r7
     668:	d301      	bcc.n	66e <boot_slots_compatible+0x76>
     66a:	454c      	cmp	r4, r9
     66c:	d25a      	bcs.n	724 <boot_slots_compatible+0x12c>
        if (sz0 == sz1) {
     66e:	429a      	cmp	r2, r3
     670:	d0eb      	beq.n	64a <boot_slots_compatible+0x52>
        } else if (sz0 < sz1) {
     672:	429a      	cmp	r2, r3
     674:	d91c      	bls.n	6b0 <boot_slots_compatible+0xb8>
     676:	6a46      	ldr	r6, [r0, #36]	; 0x24
     678:	eb06 06c1 	add.w	r6, r6, r1, lsl #3
     67c:	6876      	ldr	r6, [r6, #4]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
     67e:	4433      	add	r3, r6
            if (smaller == 2) {
     680:	2d02      	cmp	r5, #2
     682:	d002      	beq.n	68a <boot_slots_compatible+0x92>
            i++;
     684:	3101      	adds	r1, #1
            smaller = 1;
     686:	2501      	movs	r5, #1
     688:	e7eb      	b.n	662 <boot_slots_compatible+0x6a>
                BOOT_LOG_WRN("Cannot upgrade: slots have non-compatible sectors");
     68a:	f04f 0000 	mov.w	r0, #0
     68e:	2302      	movs	r3, #2
     690:	f363 0002 	bfi	r0, r3, #0, #3
     694:	f36f 00c5 	bfc	r0, #3, #3
     698:	4b30      	ldr	r3, [pc, #192]	; (75c <boot_slots_compatible+0x164>)
     69a:	4a31      	ldr	r2, [pc, #196]	; (760 <boot_slots_compatible+0x168>)
     69c:	1a9b      	subs	r3, r3, r2
     69e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     6a2:	f363 108f 	bfi	r0, r3, #6, #10
     6a6:	4930      	ldr	r1, [pc, #192]	; (768 <boot_slots_compatible+0x170>)
     6a8:	f004 fd9b 	bl	51e2 <log_string_sync>
                return 0;
     6ac:	2000      	movs	r0, #0
     6ae:	e7ca      	b.n	646 <boot_slots_compatible+0x4e>
     6b0:	6d06      	ldr	r6, [r0, #80]	; 0x50
     6b2:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
     6b6:	6876      	ldr	r6, [r6, #4]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
     6b8:	4432      	add	r2, r6
            if (smaller == 1) {
     6ba:	2d01      	cmp	r5, #1
     6bc:	d002      	beq.n	6c4 <boot_slots_compatible+0xcc>
            j++;
     6be:	3401      	adds	r4, #1
            smaller = 2;
     6c0:	2502      	movs	r5, #2
     6c2:	e7ce      	b.n	662 <boot_slots_compatible+0x6a>
                BOOT_LOG_WRN("Cannot upgrade: slots have non-compatible sectors");
     6c4:	f04f 0000 	mov.w	r0, #0
     6c8:	2302      	movs	r3, #2
     6ca:	f363 0002 	bfi	r0, r3, #0, #3
     6ce:	f36f 00c5 	bfc	r0, #3, #3
     6d2:	4b22      	ldr	r3, [pc, #136]	; (75c <boot_slots_compatible+0x164>)
     6d4:	4a22      	ldr	r2, [pc, #136]	; (760 <boot_slots_compatible+0x168>)
     6d6:	1a9b      	subs	r3, r3, r2
     6d8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     6dc:	f363 108f 	bfi	r0, r3, #6, #10
     6e0:	4921      	ldr	r1, [pc, #132]	; (768 <boot_slots_compatible+0x170>)
     6e2:	f004 fd7e 	bl	51e2 <log_string_sync>
                return 0;
     6e6:	2000      	movs	r0, #0
     6e8:	e7ad      	b.n	646 <boot_slots_compatible+0x4e>
            primary_slot_sz += sz0;
     6ea:	449e      	add	lr, r3
            secondary_slot_sz += sz1;
     6ec:	4494      	add	ip, r2
            if (sz0 > scratch_sz || sz1 > scratch_sz) {
     6ee:	4543      	cmp	r3, r8
     6f0:	d805      	bhi.n	6fe <boot_slots_compatible+0x106>
     6f2:	4542      	cmp	r2, r8
     6f4:	d803      	bhi.n	6fe <boot_slots_compatible+0x106>
            smaller = sz0 = sz1 = 0;
     6f6:	2500      	movs	r5, #0
     6f8:	462a      	mov	r2, r5
     6fa:	462b      	mov	r3, r5
     6fc:	e7b3      	b.n	666 <boot_slots_compatible+0x6e>
                BOOT_LOG_WRN("Cannot upgrade: not all sectors fit inside scratch");
     6fe:	f04f 0000 	mov.w	r0, #0
     702:	2302      	movs	r3, #2
     704:	f363 0002 	bfi	r0, r3, #0, #3
     708:	f36f 00c5 	bfc	r0, #3, #3
     70c:	4b13      	ldr	r3, [pc, #76]	; (75c <boot_slots_compatible+0x164>)
     70e:	4a14      	ldr	r2, [pc, #80]	; (760 <boot_slots_compatible+0x168>)
     710:	1a9b      	subs	r3, r3, r2
     712:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     716:	f363 108f 	bfi	r0, r3, #6, #10
     71a:	4914      	ldr	r1, [pc, #80]	; (76c <boot_slots_compatible+0x174>)
     71c:	f004 fd61 	bl	51e2 <log_string_sync>
                return 0;
     720:	2000      	movs	r0, #0
     722:	e790      	b.n	646 <boot_slots_compatible+0x4e>
    if ((i != num_sectors_primary) ||
     724:	42b9      	cmp	r1, r7
     726:	d103      	bne.n	730 <boot_slots_compatible+0x138>
     728:	454c      	cmp	r4, r9
     72a:	d101      	bne.n	730 <boot_slots_compatible+0x138>
        (j != num_sectors_secondary) ||
     72c:	45e6      	cmp	lr, ip
     72e:	d012      	beq.n	756 <boot_slots_compatible+0x15e>
        BOOT_LOG_WRN("Cannot upgrade: slots are not compatible");
     730:	f04f 0000 	mov.w	r0, #0
     734:	2302      	movs	r3, #2
     736:	f363 0002 	bfi	r0, r3, #0, #3
     73a:	f36f 00c5 	bfc	r0, #3, #3
     73e:	4b07      	ldr	r3, [pc, #28]	; (75c <boot_slots_compatible+0x164>)
     740:	4a07      	ldr	r2, [pc, #28]	; (760 <boot_slots_compatible+0x168>)
     742:	1a9b      	subs	r3, r3, r2
     744:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     748:	f363 108f 	bfi	r0, r3, #6, #10
     74c:	4908      	ldr	r1, [pc, #32]	; (770 <boot_slots_compatible+0x178>)
     74e:	f004 fd48 	bl	51e2 <log_string_sync>
        return 0;
     752:	2000      	movs	r0, #0
     754:	e777      	b.n	646 <boot_slots_compatible+0x4e>
    return 1;
     756:	2001      	movs	r0, #1
     758:	e775      	b.n	646 <boot_slots_compatible+0x4e>
     75a:	bf00      	nop
     75c:	00007d50 	.word	0x00007d50
     760:	00007d48 	.word	0x00007d48
     764:	00007f54 	.word	0x00007f54
     768:	00007f80 	.word	0x00007f80
     76c:	00007fb4 	.word	0x00007fb4
     770:	00007fe8 	.word	0x00007fe8

00000774 <boot_status_source>:
{
     774:	b510      	push	{r4, lr}
     776:	b088      	sub	sp, #32
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
     778:	a904      	add	r1, sp, #16
     77a:	2002      	movs	r0, #2
     77c:	f004 f8e7 	bl	494e <boot_read_swap_state_by_id>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH, &state_scratch);
     780:	a906      	add	r1, sp, #24
     782:	2007      	movs	r0, #7
     784:	f004 f8e3 	bl	494e <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     788:	f04f 0000 	mov.w	r0, #0
     78c:	2303      	movs	r3, #3
     78e:	f363 0002 	bfi	r0, r3, #0, #3
     792:	f36f 00c5 	bfc	r0, #3, #3
     796:	4b4f      	ldr	r3, [pc, #316]	; (8d4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd4>)
     798:	4a4f      	ldr	r2, [pc, #316]	; (8d8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd8>)
     79a:	1a9b      	subs	r3, r3, r2
     79c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     7a0:	f363 108f 	bfi	r0, r3, #6, #10
     7a4:	f89d 3010 	ldrb.w	r3, [sp, #16]
     7a8:	2b01      	cmp	r3, #1
     7aa:	d035      	beq.n	818 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x18>
     7ac:	2b03      	cmp	r3, #3
     7ae:	d031      	beq.n	814 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x14>
     7b0:	4b4a      	ldr	r3, [pc, #296]	; (8dc <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xdc>)
     7b2:	f89d 2011 	ldrb.w	r2, [sp, #17]
     7b6:	f89d 1012 	ldrb.w	r1, [sp, #18]
     7ba:	f89d 4013 	ldrb.w	r4, [sp, #19]
     7be:	9402      	str	r4, [sp, #8]
     7c0:	9101      	str	r1, [sp, #4]
     7c2:	9200      	str	r2, [sp, #0]
     7c4:	4a46      	ldr	r2, [pc, #280]	; (8e0 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xe0>)
     7c6:	4947      	ldr	r1, [pc, #284]	; (8e4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xe4>)
     7c8:	f004 fd0b 	bl	51e2 <log_string_sync>
    BOOT_LOG_SWAP_STATE("Scratch", &state_scratch);
     7cc:	f04f 0000 	mov.w	r0, #0
     7d0:	2303      	movs	r3, #3
     7d2:	f363 0002 	bfi	r0, r3, #0, #3
     7d6:	f36f 00c5 	bfc	r0, #3, #3
     7da:	4b3e      	ldr	r3, [pc, #248]	; (8d4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd4>)
     7dc:	4a3e      	ldr	r2, [pc, #248]	; (8d8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd8>)
     7de:	1a9b      	subs	r3, r3, r2
     7e0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     7e4:	f363 108f 	bfi	r0, r3, #6, #10
     7e8:	f89d 3018 	ldrb.w	r3, [sp, #24]
     7ec:	2b01      	cmp	r3, #1
     7ee:	d017      	beq.n	820 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x20>
     7f0:	2b03      	cmp	r3, #3
     7f2:	d013      	beq.n	81c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x1c>
     7f4:	4b39      	ldr	r3, [pc, #228]	; (8dc <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xdc>)
     7f6:	f89d 2019 	ldrb.w	r2, [sp, #25]
     7fa:	f89d 101a 	ldrb.w	r1, [sp, #26]
     7fe:	f89d 401b 	ldrb.w	r4, [sp, #27]
     802:	9402      	str	r4, [sp, #8]
     804:	9101      	str	r1, [sp, #4]
     806:	9200      	str	r2, [sp, #0]
     808:	4a37      	ldr	r2, [pc, #220]	; (8e8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xe8>)
     80a:	4936      	ldr	r1, [pc, #216]	; (8e4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xe4>)
     80c:	f004 fce9 	bl	51e2 <log_string_sync>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
     810:	2400      	movs	r4, #0
     812:	e012      	b.n	83a <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x3a>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     814:	4b35      	ldr	r3, [pc, #212]	; (8ec <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xec>)
     816:	e7cc      	b.n	7b2 <boot_status_source+0x3e>
     818:	4b35      	ldr	r3, [pc, #212]	; (8f0 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xf0>)
     81a:	e7ca      	b.n	7b2 <boot_status_source+0x3e>
    BOOT_LOG_SWAP_STATE("Scratch", &state_scratch);
     81c:	4b33      	ldr	r3, [pc, #204]	; (8ec <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xec>)
     81e:	e7ea      	b.n	7f6 <CONFIG_GPS_SIM_TRIGGER_TIMER_MSEC+0x26>
     820:	4b33      	ldr	r3, [pc, #204]	; (8f0 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xf0>)
     822:	e7e8      	b.n	7f6 <CONFIG_GPS_SIM_TRIGGER_TIMER_MSEC+0x26>
            BOOT_LOG_INF("Boot source: %s",
     824:	4a33      	ldr	r2, [pc, #204]	; (8f4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xf4>)
     826:	e000      	b.n	82a <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x2a>
     828:	4a33      	ldr	r2, [pc, #204]	; (8f8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xf8>)
     82a:	4934      	ldr	r1, [pc, #208]	; (8fc <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xfc>)
     82c:	f004 fcd9 	bl	51e2 <log_string_sync>
            return source;
     830:	4620      	mov	r0, r4
     832:	e04d      	b.n	8d0 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd0>
            BOOT_LOG_INF("Boot source: %s",
     834:	4a32      	ldr	r2, [pc, #200]	; (900 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x100>)
     836:	e7f8      	b.n	82a <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x2a>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
     838:	3401      	adds	r4, #1
     83a:	2c03      	cmp	r4, #3
     83c:	d836      	bhi.n	8ac <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xac>
        if (boot_magic_compatible_check(table->bst_magic_primary_slot,
     83e:	f89d 1010 	ldrb.w	r1, [sp, #16]
     842:	4b30      	ldr	r3, [pc, #192]	; (904 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x104>)
     844:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
     848:	f003 ffed 	bl	4826 <boot_magic_compatible_check>
     84c:	2800      	cmp	r0, #0
     84e:	d0f3      	beq.n	838 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x38>
            boot_magic_compatible_check(table->bst_magic_scratch,
     850:	4b2c      	ldr	r3, [pc, #176]	; (904 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x104>)
     852:	eb03 0384 	add.w	r3, r3, r4, lsl #2
     856:	f89d 1018 	ldrb.w	r1, [sp, #24]
     85a:	7858      	ldrb	r0, [r3, #1]
     85c:	f003 ffe3 	bl	4826 <boot_magic_compatible_check>
                          state_primary_slot.magic) &&
     860:	2800      	cmp	r0, #0
     862:	d0e9      	beq.n	838 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x38>
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
     864:	4b27      	ldr	r3, [pc, #156]	; (904 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x104>)
     866:	eb03 0384 	add.w	r3, r3, r4, lsl #2
     86a:	789b      	ldrb	r3, [r3, #2]
                          state_scratch.magic) &&
     86c:	2b04      	cmp	r3, #4
     86e:	d003      	beq.n	878 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x78>
             table->bst_copy_done_primary_slot == state_primary_slot.copy_done))
     870:	f89d 2012 	ldrb.w	r2, [sp, #18]
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
     874:	4293      	cmp	r3, r2
     876:	d1df      	bne.n	838 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x38>
            source = table->bst_status_source;
     878:	4b22      	ldr	r3, [pc, #136]	; (904 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x104>)
     87a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
     87e:	78e4      	ldrb	r4, [r4, #3]
            BOOT_LOG_INF("Boot source: %s",
     880:	f04f 0000 	mov.w	r0, #0
     884:	2303      	movs	r3, #3
     886:	f363 0002 	bfi	r0, r3, #0, #3
     88a:	f36f 00c5 	bfc	r0, #3, #3
     88e:	4b11      	ldr	r3, [pc, #68]	; (8d4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd4>)
     890:	4a11      	ldr	r2, [pc, #68]	; (8d8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd8>)
     892:	1a9b      	subs	r3, r3, r2
     894:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     898:	f363 108f 	bfi	r0, r3, #6, #10
     89c:	2c00      	cmp	r4, #0
     89e:	d0c3      	beq.n	828 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x28>
     8a0:	2c01      	cmp	r4, #1
     8a2:	d0c7      	beq.n	834 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x34>
     8a4:	2c02      	cmp	r4, #2
     8a6:	d0bd      	beq.n	824 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x24>
     8a8:	4a17      	ldr	r2, [pc, #92]	; (908 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x108>)
     8aa:	e7be      	b.n	82a <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x2a>
    BOOT_LOG_INF("Boot source: none");
     8ac:	f04f 0000 	mov.w	r0, #0
     8b0:	2303      	movs	r3, #3
     8b2:	f363 0002 	bfi	r0, r3, #0, #3
     8b6:	f36f 00c5 	bfc	r0, #3, #3
     8ba:	4b06      	ldr	r3, [pc, #24]	; (8d4 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd4>)
     8bc:	4a06      	ldr	r2, [pc, #24]	; (8d8 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xd8>)
     8be:	1a9b      	subs	r3, r3, r2
     8c0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     8c4:	f363 108f 	bfi	r0, r3, #6, #10
     8c8:	4910      	ldr	r1, [pc, #64]	; (90c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x10c>)
     8ca:	f004 fc8a 	bl	51e2 <log_string_sync>
    return BOOT_STATUS_SOURCE_NONE;
     8ce:	2000      	movs	r0, #0
}
     8d0:	b008      	add	sp, #32
     8d2:	bd10      	pop	{r4, pc}
     8d4:	00007d50 	.word	0x00007d50
     8d8:	00007d48 	.word	0x00007d48
     8dc:	00008014 	.word	0x00008014
     8e0:	0000805c 	.word	0x0000805c
     8e4:	0000806c 	.word	0x0000806c
     8e8:	000080a8 	.word	0x000080a8
     8ec:	00008020 	.word	0x00008020
     8f0:	00008018 	.word	0x00008018
     8f4:	0000804c 	.word	0x0000804c
     8f8:	00008028 	.word	0x00008028
     8fc:	000080b0 	.word	0x000080b0
     900:	00008030 	.word	0x00008030
     904:	000080d4 	.word	0x000080d4
     908:	00008038 	.word	0x00008038
     90c:	000080c0 	.word	0x000080c0

00000910 <boot_read_status_bytes>:
{
     910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     914:	b083      	sub	sp, #12
     916:	4606      	mov	r6, r0
     918:	468a      	mov	sl, r1
     91a:	4691      	mov	r9, r2
    off = boot_status_off(fap);
     91c:	f003 ffab 	bl	4876 <boot_status_off>
     920:	4680      	mov	r8, r0
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
     922:	4631      	mov	r1, r6
     924:	2000      	movs	r0, #0
     926:	f003 ff94 	bl	4852 <boot_status_entries>
    if (max_entries < 0) {
     92a:	1e07      	subs	r7, r0, #0
     92c:	db4b      	blt.n	9c6 <boot_read_status_bytes+0xb6>
    for (i = 0; i < max_entries; i++) {
     92e:	2400      	movs	r4, #0
    found_idx = 0;
     930:	46a3      	mov	fp, r4
    found = 0;
     932:	4625      	mov	r5, r4
     934:	e007      	b.n	946 <boot_read_status_bytes+0x36>
            if (found && !found_idx) {
     936:	b12d      	cbz	r5, 944 <boot_read_status_bytes+0x34>
     938:	f1bb 0f00 	cmp.w	fp, #0
     93c:	d102      	bne.n	944 <boot_read_status_bytes+0x34>
                found_idx = i;
     93e:	46a3      	mov	fp, r4
     940:	e000      	b.n	944 <boot_read_status_bytes+0x34>
            found = 1;
     942:	2501      	movs	r5, #1
    for (i = 0; i < max_entries; i++) {
     944:	3401      	adds	r4, #1
     946:	42bc      	cmp	r4, r7
     948:	da14      	bge.n	974 <boot_read_status_bytes+0x64>
        rc = flash_area_read_is_empty(fap, off + i * BOOT_WRITE_SZ(state),
     94a:	f89a 1065 	ldrb.w	r1, [sl, #101]	; 0x65
     94e:	2301      	movs	r3, #1
     950:	f10d 0207 	add.w	r2, sp, #7
     954:	fb04 8101 	mla	r1, r4, r1, r8
     958:	4630      	mov	r0, r6
     95a:	f003 fcbb 	bl	42d4 <flash_area_read_is_empty>
        if (rc < 0) {
     95e:	2800      	cmp	r0, #0
     960:	db33      	blt.n	9ca <boot_read_status_bytes+0xba>
        if (rc == 1) {
     962:	2801      	cmp	r0, #1
     964:	d0e7      	beq.n	936 <boot_read_status_bytes+0x26>
        } else if (!found) {
     966:	2d00      	cmp	r5, #0
     968:	d0eb      	beq.n	942 <boot_read_status_bytes+0x32>
        } else if (found_idx) {
     96a:	f1bb 0f00 	cmp.w	fp, #0
     96e:	d0e9      	beq.n	944 <boot_read_status_bytes+0x34>
            invalid = 1;
     970:	462b      	mov	r3, r5
     972:	e000      	b.n	976 <boot_read_status_bytes+0x66>
    invalid = 0;
     974:	2300      	movs	r3, #0
    if (invalid) {
     976:	b9a3      	cbnz	r3, 9a2 <boot_read_status_bytes+0x92>
    if (found) {
     978:	b345      	cbz	r5, 9cc <boot_read_status_bytes+0xbc>
        if (!found_idx) {
     97a:	f1bb 0f00 	cmp.w	fp, #0
     97e:	d000      	beq.n	982 <boot_read_status_bytes+0x72>
     980:	465c      	mov	r4, fp
        bs->idx = (found_idx / BOOT_STATUS_STATE_COUNT) + 1;
     982:	4b14      	ldr	r3, [pc, #80]	; (9d4 <boot_read_status_bytes+0xc4>)
     984:	fb83 2304 	smull	r2, r3, r3, r4
     988:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
     98c:	1c5a      	adds	r2, r3, #1
     98e:	f8c9 2000 	str.w	r2, [r9]
        bs->state = (found_idx % BOOT_STATUS_STATE_COUNT) + 1;
     992:	eb03 0343 	add.w	r3, r3, r3, lsl #1
     996:	1ae4      	subs	r4, r4, r3
     998:	3401      	adds	r4, #1
     99a:	f889 4004 	strb.w	r4, [r9, #4]
    return 0;
     99e:	2500      	movs	r5, #0
     9a0:	e014      	b.n	9cc <boot_read_status_bytes+0xbc>
        BOOT_LOG_ERR("Detected inconsistent status!");
     9a2:	f04f 0000 	mov.w	r0, #0
     9a6:	2301      	movs	r3, #1
     9a8:	f363 0002 	bfi	r0, r3, #0, #3
     9ac:	f36f 00c5 	bfc	r0, #3, #3
     9b0:	4b09      	ldr	r3, [pc, #36]	; (9d8 <boot_read_status_bytes+0xc8>)
     9b2:	4a0a      	ldr	r2, [pc, #40]	; (9dc <boot_read_status_bytes+0xcc>)
     9b4:	1a9b      	subs	r3, r3, r2
     9b6:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     9ba:	f363 108f 	bfi	r0, r3, #6, #10
     9be:	4908      	ldr	r1, [pc, #32]	; (9e0 <boot_read_status_bytes+0xd0>)
     9c0:	f004 fc0f 	bl	51e2 <log_string_sync>
     9c4:	e7d8      	b.n	978 <boot_read_status_bytes+0x68>
        return BOOT_EBADARGS;
     9c6:	2507      	movs	r5, #7
     9c8:	e000      	b.n	9cc <boot_read_status_bytes+0xbc>
            return BOOT_EFLASH;
     9ca:	2501      	movs	r5, #1
}
     9cc:	4628      	mov	r0, r5
     9ce:	b003      	add	sp, #12
     9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     9d4:	55555556 	.word	0x55555556
     9d8:	00007d50 	.word	0x00007d50
     9dc:	00007d48 	.word	0x00007d48
     9e0:	00007f34 	.word	0x00007f34

000009e4 <boot_copy_region>:
static int
boot_copy_region(struct boot_loader_state *state,
                 const struct flash_area *fap_src,
                 const struct flash_area *fap_dst,
                 uint32_t off_src, uint32_t off_dst, uint32_t sz)
{
     9e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     9e8:	4688      	mov	r8, r1
     9ea:	4692      	mov	sl, r2
     9ec:	461f      	mov	r7, r3
     9ee:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
     9f2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c

#if !defined(MCUBOOT_ENC_IMAGES)
    (void)state;
#endif

    bytes_copied = 0;
     9f4:	2500      	movs	r5, #0
    while (bytes_copied < sz) {
     9f6:	e00f      	b.n	a18 <boot_copy_region+0x34>
            chunk_sz = sizeof buf;
        } else {
            chunk_sz = sz - bytes_copied;
        }

        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     9f8:	4623      	mov	r3, r4
     9fa:	4a0f      	ldr	r2, [pc, #60]	; (a38 <boot_copy_region+0x54>)
     9fc:	19e9      	adds	r1, r5, r7
     9fe:	4640      	mov	r0, r8
     a00:	f004 fcef 	bl	53e2 <flash_area_read>
        if (rc != 0) {
     a04:	b9a0      	cbnz	r0, a30 <boot_copy_region+0x4c>
                        blk_off, &buf[idx]);
            }
        }
#endif

        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
     a06:	4623      	mov	r3, r4
     a08:	4a0b      	ldr	r2, [pc, #44]	; (a38 <boot_copy_region+0x54>)
     a0a:	eb05 0109 	add.w	r1, r5, r9
     a0e:	4650      	mov	r0, sl
     a10:	f004 fd06 	bl	5420 <flash_area_write>
        if (rc != 0) {
     a14:	b970      	cbnz	r0, a34 <boot_copy_region+0x50>
            return BOOT_EFLASH;
        }

        bytes_copied += chunk_sz;
     a16:	4425      	add	r5, r4
    while (bytes_copied < sz) {
     a18:	42b5      	cmp	r5, r6
     a1a:	d206      	bcs.n	a2a <boot_copy_region+0x46>
        if (sz - bytes_copied > sizeof buf) {
     a1c:	1b74      	subs	r4, r6, r5
     a1e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
     a22:	d9e9      	bls.n	9f8 <boot_copy_region+0x14>
            chunk_sz = sizeof buf;
     a24:	f44f 6480 	mov.w	r4, #1024	; 0x400
     a28:	e7e6      	b.n	9f8 <boot_copy_region+0x14>

        MCUBOOT_WATCHDOG_FEED();
    }

    return 0;
     a2a:	2000      	movs	r0, #0
}
     a2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
     a30:	2001      	movs	r0, #1
     a32:	e7fb      	b.n	a2c <boot_copy_region+0x48>
            return BOOT_EFLASH;
     a34:	2001      	movs	r0, #1
     a36:	e7f9      	b.n	a2c <boot_copy_region+0x48>
     a38:	20001878 	.word	0x20001878

00000a3c <boot_image_check>:
{
     a3c:	b500      	push	{lr}
     a3e:	b087      	sub	sp, #28
    if (bootutil_img_validate(BOOT_CURR_ENC(state), image_index, hdr, fap, tmpbuf,
     a40:	2000      	movs	r0, #0
     a42:	9004      	str	r0, [sp, #16]
     a44:	9003      	str	r0, [sp, #12]
     a46:	9002      	str	r0, [sp, #8]
     a48:	f44f 7380 	mov.w	r3, #256	; 0x100
     a4c:	9301      	str	r3, [sp, #4]
     a4e:	4b07      	ldr	r3, [pc, #28]	; (a6c <boot_image_check+0x30>)
     a50:	9300      	str	r3, [sp, #0]
     a52:	4613      	mov	r3, r2
     a54:	460a      	mov	r2, r1
     a56:	4601      	mov	r1, r0
     a58:	f000 fca6 	bl	13a8 <bootutil_img_validate>
     a5c:	4603      	mov	r3, r0
     a5e:	b918      	cbnz	r0, a68 <boot_image_check+0x2c>
}
     a60:	4618      	mov	r0, r3
     a62:	b007      	add	sp, #28
     a64:	f85d fb04 	ldr.w	pc, [sp], #4
        return BOOT_EBADIMAGE;
     a68:	2303      	movs	r3, #3
     a6a:	e7f9      	b.n	a60 <boot_image_check+0x24>
     a6c:	20002878 	.word	0x20002878

00000a70 <boot_validate_slot>:
{
     a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     a74:	b082      	sub	sp, #8
     a76:	4605      	mov	r5, r0
     a78:	460c      	mov	r4, r1
     a7a:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     a7c:	2000      	movs	r0, #0
     a7e:	f003 fc19 	bl	42b4 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     a82:	a901      	add	r1, sp, #4
     a84:	b2c0      	uxtb	r0, r0
     a86:	f001 f947 	bl	1d18 <flash_area_open>
    if (rc != 0) {
     a8a:	b128      	cbz	r0, a98 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0xc>
        return -1;
     a8c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
}
     a90:	4628      	mov	r0, r5
     a92:	b002      	add	sp, #8
     a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return &BOOT_IMG(state, slot).hdr;
     a98:	202c      	movs	r0, #44	; 0x2c
     a9a:	fb00 5604 	mla	r6, r0, r4, r5
    if (boot_check_header_erased(state, slot) == 0 ||
     a9e:	4621      	mov	r1, r4
     aa0:	4628      	mov	r0, r5
     aa2:	f003 fc58 	bl	4356 <boot_check_header_erased>
     aa6:	b390      	cbz	r0, b0e <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x82>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
     aa8:	6933      	ldr	r3, [r6, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
     aaa:	f013 0f10 	tst.w	r3, #16
     aae:	d133      	bne.n	b18 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x8c>
    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
     ab0:	f8dd 8004 	ldr.w	r8, [sp, #4]
     ab4:	4641      	mov	r1, r8
     ab6:	4630      	mov	r0, r6
     ab8:	f7ff fd7c 	bl	5b4 <boot_is_header_valid>
     abc:	b9b0      	cbnz	r0, aec <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x60>
        if (slot != BOOT_PRIMARY_SLOT) {
     abe:	b9f4      	cbnz	r4, afe <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x72>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     ac0:	f04f 0000 	mov.w	r0, #0
     ac4:	2301      	movs	r3, #1
     ac6:	f363 0002 	bfi	r0, r3, #0, #3
     aca:	f36f 00c5 	bfc	r0, #3, #3
     ace:	4b13      	ldr	r3, [pc, #76]	; (b1c <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x90>)
     ad0:	4a13      	ldr	r2, [pc, #76]	; (b20 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x94>)
     ad2:	1a9b      	subs	r3, r3, r2
     ad4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ad8:	f363 108f 	bfi	r0, r3, #6, #10
     adc:	b9ac      	cbnz	r4, b0a <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x7e>
     ade:	4a11      	ldr	r2, [pc, #68]	; (b24 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x98>)
     ae0:	4911      	ldr	r1, [pc, #68]	; (b28 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x9c>)
     ae2:	f004 fb7e 	bl	51e2 <log_string_sync>
        rc = -1;
     ae6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        goto out;
     aea:	e011      	b.n	b10 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x84>
    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
     aec:	463b      	mov	r3, r7
     aee:	4642      	mov	r2, r8
     af0:	4631      	mov	r1, r6
     af2:	4628      	mov	r0, r5
     af4:	f7ff ffa2 	bl	a3c <boot_image_check>
     af8:	4605      	mov	r5, r0
     afa:	b148      	cbz	r0, b10 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x84>
     afc:	e7df      	b.n	abe <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x32>
            flash_area_erase(fap, 0, fap->fa_size);
     afe:	9801      	ldr	r0, [sp, #4]
     b00:	6882      	ldr	r2, [r0, #8]
     b02:	2100      	movs	r1, #0
     b04:	f004 fcbc 	bl	5480 <flash_area_erase>
     b08:	e7da      	b.n	ac0 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x34>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     b0a:	4a08      	ldr	r2, [pc, #32]	; (b2c <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0xa0>)
     b0c:	e7e8      	b.n	ae0 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x54>
        rc = 1;
     b0e:	2501      	movs	r5, #1
    flash_area_close(fap);
     b10:	9801      	ldr	r0, [sp, #4]
     b12:	f004 fc65 	bl	53e0 <flash_area_close>
    return rc;
     b16:	e7bb      	b.n	a90 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x4>
        rc = 1;
     b18:	2501      	movs	r5, #1
     b1a:	e7f9      	b.n	b10 <CONFIG_AT_CMD_RESPONSE_MAX_LEN+0x84>
     b1c:	00007d50 	.word	0x00007d50
     b20:	00007d48 	.word	0x00007d48
     b24:	0000811c 	.word	0x0000811c
     b28:	00008124 	.word	0x00008124
     b2c:	00008110 	.word	0x00008110

00000b30 <boot_swap_sectors>:
 */
#ifndef MCUBOOT_OVERWRITE_ONLY
static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs)
{
     b30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     b34:	b08b      	sub	sp, #44	; 0x2c
     b36:	460f      	mov	r7, r1
     b38:	4615      	mov	r5, r2
     b3a:	461c      	mov	r4, r3

static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b3c:	6a53      	ldr	r3, [r2, #36]	; 0x24
     b3e:	f853 6030 	ldr.w	r6, [r3, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
     b42:	681b      	ldr	r3, [r3, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b44:	1af6      	subs	r6, r6, r3

    /* Calculate offset from start of image area. */
    img_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);

    copy_sz = sz;
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
     b46:	f892 0065 	ldrb.w	r0, [r2, #101]	; 0x65
     b4a:	f003 fe7c 	bl	4846 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
     b4e:	6aab      	ldr	r3, [r5, #40]	; 0x28
     * copying it, we need to use scratch to write the trailer temporarily.
     *
     * NOTE: `use_scratch` is a temporary flag (never written to flash) which
     * controls if special handling is needed (swapping last sector).
     */
    last_sector = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
     b50:	3b01      	subs	r3, #1
    if ((img_off + sz) >
     b52:	19b9      	adds	r1, r7, r6
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b54:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     b56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
     b5a:	6812      	ldr	r2, [r2, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b5c:	1a9b      	subs	r3, r3, r2
     b5e:	4299      	cmp	r1, r3
     b60:	d902      	bls.n	b68 <boot_swap_sectors+0x38>
        boot_img_sector_off(state, BOOT_PRIMARY_SLOT, last_sector)) {
        copy_sz -= trailer_sz;
     b62:	eba7 0800 	sub.w	r8, r7, r0
     b66:	e000      	b.n	b6a <boot_swap_sectors+0x3a>
    copy_sz = sz;
     b68:	46b8      	mov	r8, r7
    }

    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
     b6a:	6823      	ldr	r3, [r4, #0]
     b6c:	2b01      	cmp	r3, #1
     b6e:	d023      	beq.n	bb8 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT>
     b70:	2300      	movs	r3, #0
     b72:	7163      	strb	r3, [r4, #5]

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
     b74:	a909      	add	r1, sp, #36	; 0x24
     b76:	2002      	movs	r0, #2
     b78:	f001 f8ce 	bl	1d18 <flash_area_open>
            &fap_primary_slot);
    assert (rc == 0);

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
     b7c:	a908      	add	r1, sp, #32
     b7e:	2006      	movs	r0, #6
     b80:	f001 f8ca 	bl	1d18 <flash_area_open>
            &fap_secondary_slot);
    assert (rc == 0);

    rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH, &fap_scratch);
     b84:	a907      	add	r1, sp, #28
     b86:	2007      	movs	r0, #7
     b88:	f001 f8c6 	bl	1d18 <flash_area_open>
    assert (rc == 0);

    if (bs->state == BOOT_STATUS_STATE_0) {
     b8c:	7923      	ldrb	r3, [r4, #4]
     b8e:	2b01      	cmp	r3, #1
     b90:	d018      	beq.n	bc4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
     b92:	7923      	ldrb	r3, [r4, #4]
     b94:	2b02      	cmp	r3, #2
     b96:	d07b      	beq.n	c90 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xd8>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_2;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_2) {
     b98:	7923      	ldrb	r3, [r4, #4]
     b9a:	2b03      	cmp	r3, #3
     b9c:	f000 809f 	beq.w	cde <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x126>
            rc = boot_erase_region(fap_scratch, 0, sz);
            assert(rc == 0);
        }
    }

    flash_area_close(fap_primary_slot);
     ba0:	9809      	ldr	r0, [sp, #36]	; 0x24
     ba2:	f004 fc1d 	bl	53e0 <flash_area_close>
    flash_area_close(fap_secondary_slot);
     ba6:	9808      	ldr	r0, [sp, #32]
     ba8:	f004 fc1a 	bl	53e0 <flash_area_close>
    flash_area_close(fap_scratch);
     bac:	9807      	ldr	r0, [sp, #28]
     bae:	f004 fc17 	bl	53e0 <flash_area_close>
}
     bb2:	b00b      	add	sp, #44	; 0x2c
     bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
     bb8:	45b8      	cmp	r8, r7
     bba:	d001      	beq.n	bc0 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x8>
     bbc:	2301      	movs	r3, #1
     bbe:	e7d8      	b.n	b72 <boot_swap_sectors+0x42>
     bc0:	2300      	movs	r3, #0
     bc2:	e7d6      	b.n	b72 <boot_swap_sectors+0x42>
        rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
     bc4:	9807      	ldr	r0, [sp, #28]
    return flash_area_erase(fap, off, sz);
     bc6:	6882      	ldr	r2, [r0, #8]
     bc8:	2100      	movs	r1, #0
     bca:	f004 fc59 	bl	5480 <flash_area_erase>
        if (bs->idx == BOOT_STATUS_IDX_0) {
     bce:	6823      	ldr	r3, [r4, #0]
     bd0:	2b01      	cmp	r3, #1
     bd2:	d016      	beq.n	c02 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x4a>
        rc = boot_copy_region(state, fap_secondary_slot, fap_scratch,
     bd4:	f8cd 8004 	str.w	r8, [sp, #4]
     bd8:	2300      	movs	r3, #0
     bda:	9300      	str	r3, [sp, #0]
     bdc:	4633      	mov	r3, r6
     bde:	9a07      	ldr	r2, [sp, #28]
     be0:	9908      	ldr	r1, [sp, #32]
     be2:	4628      	mov	r0, r5
     be4:	f7ff fefe 	bl	9e4 <boot_copy_region>
        rc = boot_write_status(state, bs);
     be8:	4621      	mov	r1, r4
     bea:	4628      	mov	r0, r5
     bec:	f003 fd7a 	bl	46e4 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
     bf0:	2302      	movs	r3, #2
     bf2:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
     bf4:	2800      	cmp	r0, #0
     bf6:	d0cc      	beq.n	b92 <boot_swap_sectors+0x62>
     bf8:	4a66      	ldr	r2, [pc, #408]	; (d94 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1dc>)
     bfa:	6813      	ldr	r3, [r2, #0]
     bfc:	3301      	adds	r3, #1
     bfe:	6013      	str	r3, [r2, #0]
     c00:	e7c7      	b.n	b92 <boot_swap_sectors+0x62>
            rc = boot_status_init(state, fap_scratch, bs);
     c02:	f8dd 901c 	ldr.w	r9, [sp, #28]
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
     c06:	a903      	add	r1, sp, #12
     c08:	2006      	movs	r0, #6
     c0a:	f003 fea0 	bl	494e <boot_read_swap_state_by_id>
    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
     c0e:	79a1      	ldrb	r1, [r4, #6]
     c10:	2901      	cmp	r1, #1
     c12:	d12b      	bne.n	c6c <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xb4>
    if (swap_state.image_ok == BOOT_FLAG_SET) {
     c14:	f89d 300f 	ldrb.w	r3, [sp, #15]
     c18:	2b01      	cmp	r3, #1
     c1a:	d02c      	beq.n	c76 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xbe>
    rc = boot_write_swap_size(fap, bs->swap_size);
     c1c:	68a1      	ldr	r1, [r4, #8]
     c1e:	4648      	mov	r0, r9
     c20:	f003 fee5 	bl	49ee <boot_write_swap_size>
    rc = boot_write_magic(fap);
     c24:	4648      	mov	r0, r9
     c26:	f000 faef 	bl	1208 <boot_write_magic>
            if (!bs->use_scratch) {
     c2a:	7963      	ldrb	r3, [r4, #5]
     c2c:	2b00      	cmp	r3, #0
     c2e:	d1d1      	bne.n	bd4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1c>
                rc = boot_erase_trailer_sectors(state, fap_primary_slot);
     c30:	9909      	ldr	r1, [sp, #36]	; 0x24
     c32:	4628      	mov	r0, r5
     c34:	f003 fcce 	bl	45d4 <boot_erase_trailer_sectors>
                rc = boot_status_init(state, fap_primary_slot, bs);
     c38:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
     c3c:	a903      	add	r1, sp, #12
     c3e:	2006      	movs	r0, #6
     c40:	f003 fe85 	bl	494e <boot_read_swap_state_by_id>
    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
     c44:	79a1      	ldrb	r1, [r4, #6]
     c46:	2901      	cmp	r1, #1
     c48:	d119      	bne.n	c7e <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xc6>
    if (swap_state.image_ok == BOOT_FLAG_SET) {
     c4a:	f89d 300f 	ldrb.w	r3, [sp, #15]
     c4e:	2b01      	cmp	r3, #1
     c50:	d01a      	beq.n	c88 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xd0>
    rc = boot_write_swap_size(fap, bs->swap_size);
     c52:	68a1      	ldr	r1, [r4, #8]
     c54:	4648      	mov	r0, r9
     c56:	f003 feca 	bl	49ee <boot_write_swap_size>
    rc = boot_write_magic(fap);
     c5a:	4648      	mov	r0, r9
     c5c:	f000 fad4 	bl	1208 <boot_write_magic>
                rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
     c60:	9807      	ldr	r0, [sp, #28]
    return flash_area_erase(fap, off, sz);
     c62:	6882      	ldr	r2, [r0, #8]
     c64:	2100      	movs	r1, #0
     c66:	f004 fc0b 	bl	5480 <flash_area_erase>
     c6a:	e7b3      	b.n	bd4 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1c>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
     c6c:	2200      	movs	r2, #0
     c6e:	4648      	mov	r0, r9
     c70:	f003 feab 	bl	49ca <boot_write_swap_info>
     c74:	e7ce      	b.n	c14 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x5c>
        rc = boot_write_image_ok(fap);
     c76:	4648      	mov	r0, r9
     c78:	f003 fea0 	bl	49bc <boot_write_image_ok>
     c7c:	e7ce      	b.n	c1c <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x64>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
     c7e:	2200      	movs	r2, #0
     c80:	4648      	mov	r0, r9
     c82:	f003 fea2 	bl	49ca <boot_write_swap_info>
     c86:	e7e0      	b.n	c4a <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x92>
        rc = boot_write_image_ok(fap);
     c88:	4648      	mov	r0, r9
     c8a:	f003 fe97 	bl	49bc <boot_write_image_ok>
     c8e:	e7e0      	b.n	c52 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x9a>
    return flash_area_erase(fap, off, sz);
     c90:	463a      	mov	r2, r7
     c92:	4631      	mov	r1, r6
     c94:	9808      	ldr	r0, [sp, #32]
     c96:	f004 fbf3 	bl	5480 <flash_area_erase>
        rc = boot_copy_region(state, fap_primary_slot, fap_secondary_slot,
     c9a:	f8cd 8004 	str.w	r8, [sp, #4]
     c9e:	9600      	str	r6, [sp, #0]
     ca0:	4633      	mov	r3, r6
     ca2:	9a08      	ldr	r2, [sp, #32]
     ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
     ca6:	4628      	mov	r0, r5
     ca8:	f7ff fe9c 	bl	9e4 <boot_copy_region>
        if (bs->idx == BOOT_STATUS_IDX_0 && !bs->use_scratch) {
     cac:	6823      	ldr	r3, [r4, #0]
     cae:	2b01      	cmp	r3, #1
     cb0:	d00d      	beq.n	cce <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x116>
        rc = boot_write_status(state, bs);
     cb2:	4621      	mov	r1, r4
     cb4:	4628      	mov	r0, r5
     cb6:	f003 fd15 	bl	46e4 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_2;
     cba:	2303      	movs	r3, #3
     cbc:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
     cbe:	2800      	cmp	r0, #0
     cc0:	f43f af6a 	beq.w	b98 <boot_swap_sectors+0x68>
     cc4:	4a33      	ldr	r2, [pc, #204]	; (d94 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1dc>)
     cc6:	6813      	ldr	r3, [r2, #0]
     cc8:	3301      	adds	r3, #1
     cca:	6013      	str	r3, [r2, #0]
     ccc:	e764      	b.n	b98 <boot_swap_sectors+0x68>
        if (bs->idx == BOOT_STATUS_IDX_0 && !bs->use_scratch) {
     cce:	7963      	ldrb	r3, [r4, #5]
     cd0:	2b00      	cmp	r3, #0
     cd2:	d1ee      	bne.n	cb2 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xfa>
            rc = boot_erase_trailer_sectors(state, fap_secondary_slot);
     cd4:	9908      	ldr	r1, [sp, #32]
     cd6:	4628      	mov	r0, r5
     cd8:	f003 fc7c 	bl	45d4 <boot_erase_trailer_sectors>
     cdc:	e7e9      	b.n	cb2 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0xfa>
    return flash_area_erase(fap, off, sz);
     cde:	463a      	mov	r2, r7
     ce0:	4631      	mov	r1, r6
     ce2:	9809      	ldr	r0, [sp, #36]	; 0x24
     ce4:	f004 fbcc 	bl	5480 <flash_area_erase>
        rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
     ce8:	f8cd 8004 	str.w	r8, [sp, #4]
     cec:	9600      	str	r6, [sp, #0]
     cee:	2300      	movs	r3, #0
     cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
     cf2:	9907      	ldr	r1, [sp, #28]
     cf4:	4628      	mov	r0, r5
     cf6:	f7ff fe75 	bl	9e4 <boot_copy_region>
        if (bs->use_scratch) {
     cfa:	7963      	ldrb	r3, [r4, #5]
     cfc:	b9cb      	cbnz	r3, d32 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x17a>
        erase_scratch = bs->use_scratch;
     cfe:	7966      	ldrb	r6, [r4, #5]
        bs->use_scratch = 0;
     d00:	2300      	movs	r3, #0
     d02:	7163      	strb	r3, [r4, #5]
        rc = boot_write_status(state, bs);
     d04:	4621      	mov	r1, r4
     d06:	4628      	mov	r0, r5
     d08:	f003 fcec 	bl	46e4 <boot_write_status>
        bs->idx++;
     d0c:	6823      	ldr	r3, [r4, #0]
     d0e:	3301      	adds	r3, #1
     d10:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
     d12:	2301      	movs	r3, #1
     d14:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
     d16:	b118      	cbz	r0, d20 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x168>
     d18:	4a1e      	ldr	r2, [pc, #120]	; (d94 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1dc>)
     d1a:	6813      	ldr	r3, [r2, #0]
     d1c:	3301      	adds	r3, #1
     d1e:	6013      	str	r3, [r2, #0]
        if (erase_scratch) {
     d20:	2e00      	cmp	r6, #0
     d22:	f43f af3d 	beq.w	ba0 <boot_swap_sectors+0x70>
    return flash_area_erase(fap, off, sz);
     d26:	463a      	mov	r2, r7
     d28:	2100      	movs	r1, #0
     d2a:	9807      	ldr	r0, [sp, #28]
     d2c:	f004 fba8 	bl	5480 <flash_area_erase>
     d30:	e736      	b.n	ba0 <boot_swap_sectors+0x70>
            scratch_trailer_off = boot_status_off(fap_scratch);
     d32:	9807      	ldr	r0, [sp, #28]
     d34:	f003 fd9f 	bl	4876 <boot_status_off>
                        (BOOT_STATUS_STATE_COUNT - 1) * BOOT_WRITE_SZ(state));
     d38:	f895 3065 	ldrb.w	r3, [r5, #101]	; 0x65
     d3c:	005b      	lsls	r3, r3, #1
            rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
     d3e:	9301      	str	r3, [sp, #4]
     d40:	4446      	add	r6, r8
     d42:	9600      	str	r6, [sp, #0]
     d44:	4603      	mov	r3, r0
     d46:	9a09      	ldr	r2, [sp, #36]	; 0x24
     d48:	9907      	ldr	r1, [sp, #28]
     d4a:	4628      	mov	r0, r5
     d4c:	f7ff fe4a 	bl	9e4 <boot_copy_region>
            BOOT_STATUS_ASSERT(rc == 0);
     d50:	b118      	cbz	r0, d5a <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1a2>
     d52:	4a10      	ldr	r2, [pc, #64]	; (d94 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1dc>)
     d54:	6813      	ldr	r3, [r2, #0]
     d56:	3301      	adds	r3, #1
     d58:	6013      	str	r3, [r2, #0]
            rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH,
     d5a:	a905      	add	r1, sp, #20
     d5c:	2007      	movs	r0, #7
     d5e:	f003 fdf6 	bl	494e <boot_read_swap_state_by_id>
            if (swap_state.image_ok == BOOT_FLAG_SET) {
     d62:	f89d 3017 	ldrb.w	r3, [sp, #23]
     d66:	2b01      	cmp	r3, #1
     d68:	d00b      	beq.n	d82 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1ca>
            if (swap_state.swap_type != BOOT_SWAP_TYPE_NONE) {
     d6a:	f89d 1015 	ldrb.w	r1, [sp, #21]
     d6e:	2901      	cmp	r1, #1
     d70:	d10b      	bne.n	d8a <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1d2>
            rc = boot_write_swap_size(fap_primary_slot, bs->swap_size);
     d72:	68a1      	ldr	r1, [r4, #8]
     d74:	9809      	ldr	r0, [sp, #36]	; 0x24
     d76:	f003 fe3a 	bl	49ee <boot_write_swap_size>
            rc = boot_write_magic(fap_primary_slot);
     d7a:	9809      	ldr	r0, [sp, #36]	; 0x24
     d7c:	f000 fa44 	bl	1208 <boot_write_magic>
     d80:	e7bd      	b.n	cfe <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x146>
                rc = boot_write_image_ok(fap_primary_slot);
     d82:	9809      	ldr	r0, [sp, #36]	; 0x24
     d84:	f003 fe1a 	bl	49bc <boot_write_image_ok>
     d88:	e7ef      	b.n	d6a <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1b2>
                rc = boot_write_swap_info(fap_primary_slot,
     d8a:	2200      	movs	r2, #0
     d8c:	9809      	ldr	r0, [sp, #36]	; 0x24
     d8e:	f003 fe1c 	bl	49ca <boot_write_swap_info>
     d92:	e7ee      	b.n	d72 <CONFIG_NET_SOCKETS_CONNECT_TIMEOUT+0x1ba>
     d94:	20001874 	.word	0x20001874

00000d98 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
     d98:	b570      	push	{r4, r5, r6, lr}
     d9a:	b084      	sub	sp, #16
     d9c:	4605      	mov	r5, r0
     d9e:	460e      	mov	r6, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
     da0:	2300      	movs	r3, #0
     da2:	9301      	str	r3, [sp, #4]
     da4:	9302      	str	r3, [sp, #8]
    image_index = BOOT_CURR_IMG(state);

    if (bs->idx == BOOT_STATUS_IDX_0 && bs->state == BOOT_STATUS_STATE_0) {
     da6:	680b      	ldr	r3, [r1, #0]
     da8:	2b01      	cmp	r3, #1
     daa:	d102      	bne.n	db2 <boot_swap_image+0x1a>
     dac:	790b      	ldrb	r3, [r1, #4]
     dae:	2b01      	cmp	r3, #1
     db0:	d00a      	beq.n	dc8 <boot_swap_image+0x30>
    } else {
        /*
         * If a swap was under way, the swap_size should already be present
         * in the trailer...
         */
        rc = boot_read_swap_size(image_index, &bs->swap_size);
     db2:	f106 0108 	add.w	r1, r6, #8
     db6:	2000      	movs	r0, #0
     db8:	f003 fdde 	bl	4978 <boot_read_swap_size>
        assert(rc == 0);

        copy_size = bs->swap_size;
     dbc:	68b3      	ldr	r3, [r6, #8]
     dbe:	9301      	str	r3, [sp, #4]
{
     dc0:	2000      	movs	r0, #0
     dc2:	4603      	mov	r3, r0
     dc4:	4601      	mov	r1, r0
     dc6:	e01b      	b.n	e00 <boot_swap_image+0x68>
        if (hdr->ih_magic == IMAGE_MAGIC) {
     dc8:	6802      	ldr	r2, [r0, #0]
     dca:	4b31      	ldr	r3, [pc, #196]	; (e90 <boot_swap_image+0xf8>)
     dcc:	429a      	cmp	r2, r3
     dce:	d00b      	beq.n	de8 <boot_swap_image+0x50>
        if (hdr->ih_magic == IMAGE_MAGIC) {
     dd0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
     dd2:	4b2f      	ldr	r3, [pc, #188]	; (e90 <boot_swap_image+0xf8>)
     dd4:	429a      	cmp	r2, r3
     dd6:	d00c      	beq.n	df2 <boot_swap_image+0x5a>
        if (size > copy_size) {
     dd8:	9b02      	ldr	r3, [sp, #8]
     dda:	9a01      	ldr	r2, [sp, #4]
     ddc:	4293      	cmp	r3, r2
     dde:	d900      	bls.n	de2 <boot_swap_image+0x4a>
            copy_size = size;
     de0:	9301      	str	r3, [sp, #4]
        bs->swap_size = copy_size;
     de2:	9b01      	ldr	r3, [sp, #4]
     de4:	60b3      	str	r3, [r6, #8]
     de6:	e7eb      	b.n	dc0 <boot_swap_image+0x28>
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
     de8:	aa01      	add	r2, sp, #4
     dea:	2100      	movs	r1, #0
     dec:	f003 fb65 	bl	44ba <boot_read_image_size>
     df0:	e7ee      	b.n	dd0 <boot_swap_image+0x38>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
     df2:	aa02      	add	r2, sp, #8
     df4:	2101      	movs	r1, #1
     df6:	4628      	mov	r0, r5
     df8:	f003 fb5f 	bl	44ba <boot_read_image_size>
     dfc:	e7ec      	b.n	dd8 <boot_swap_image+0x40>
        if (primary_slot_size >= copy_size &&
                secondary_slot_size >= copy_size &&
                primary_slot_size == secondary_slot_size) {
            break;
        }
        last_sector_idx++;
     dfe:	3101      	adds	r1, #1
        if ((primary_slot_size < copy_size) ||
     e00:	9a01      	ldr	r2, [sp, #4]
     e02:	429a      	cmp	r2, r3
     e04:	d801      	bhi.n	e0a <boot_swap_image+0x72>
     e06:	4283      	cmp	r3, r0
     e08:	d204      	bcs.n	e14 <boot_swap_image+0x7c>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
     e0a:	6a6c      	ldr	r4, [r5, #36]	; 0x24
     e0c:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
     e10:	6864      	ldr	r4, [r4, #4]
           primary_slot_size += boot_img_sector_size(state,
     e12:	4423      	add	r3, r4
        if ((secondary_slot_size < copy_size) ||
     e14:	4282      	cmp	r2, r0
     e16:	d801      	bhi.n	e1c <boot_swap_image+0x84>
     e18:	4283      	cmp	r3, r0
     e1a:	d904      	bls.n	e26 <boot_swap_image+0x8e>
     e1c:	6d2c      	ldr	r4, [r5, #80]	; 0x50
     e1e:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
     e22:	6864      	ldr	r4, [r4, #4]
           secondary_slot_size += boot_img_sector_size(state,
     e24:	4420      	add	r0, r4
        if (primary_slot_size >= copy_size &&
     e26:	429a      	cmp	r2, r3
     e28:	d8e9      	bhi.n	dfe <boot_swap_image+0x66>
     e2a:	4282      	cmp	r2, r0
     e2c:	d8e7      	bhi.n	dfe <boot_swap_image+0x66>
                secondary_slot_size >= copy_size &&
     e2e:	4298      	cmp	r0, r3
     e30:	d1e5      	bne.n	dfe <boot_swap_image+0x66>
        last_idx_secondary_slot++;
    }

    swap_idx = 0;
     e32:	2400      	movs	r4, #0
     e34:	e002      	b.n	e3c <boot_swap_image+0xa4>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
            boot_swap_sectors(first_sector_idx, sz, state, bs);
        }

        last_sector_idx = first_sector_idx - 1;
     e36:	9903      	ldr	r1, [sp, #12]
     e38:	3901      	subs	r1, #1
        swap_idx++;
     e3a:	3401      	adds	r4, #1
    while (last_sector_idx >= 0) {
     e3c:	2900      	cmp	r1, #0
     e3e:	db0e      	blt.n	e5e <boot_swap_image+0xc6>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
     e40:	aa03      	add	r2, sp, #12
     e42:	4628      	mov	r0, r5
     e44:	f003 fa65 	bl	4312 <boot_copy_sz>
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
     e48:	6833      	ldr	r3, [r6, #0]
     e4a:	3b01      	subs	r3, #1
     e4c:	42a3      	cmp	r3, r4
     e4e:	d8f2      	bhi.n	e36 <boot_swap_image+0x9e>
            boot_swap_sectors(first_sector_idx, sz, state, bs);
     e50:	4633      	mov	r3, r6
     e52:	462a      	mov	r2, r5
     e54:	4601      	mov	r1, r0
     e56:	9803      	ldr	r0, [sp, #12]
     e58:	f7ff fe6a 	bl	b30 <boot_swap_sectors>
     e5c:	e7eb      	b.n	e36 <boot_swap_image+0x9e>
    }

#ifdef MCUBOOT_VALIDATE_PRIMARY_SLOT
    if (boot_status_fails > 0) {
     e5e:	4b0d      	ldr	r3, [pc, #52]	; (e94 <boot_swap_image+0xfc>)
     e60:	681a      	ldr	r2, [r3, #0]
     e62:	2a00      	cmp	r2, #0
     e64:	dc02      	bgt.n	e6c <boot_swap_image+0xd4>
                     boot_status_fails);
    }
#endif

    return 0;
}
     e66:	2000      	movs	r0, #0
     e68:	b004      	add	sp, #16
     e6a:	bd70      	pop	{r4, r5, r6, pc}
        BOOT_LOG_WRN("%d status write fails performing the swap",
     e6c:	f04f 0000 	mov.w	r0, #0
     e70:	2302      	movs	r3, #2
     e72:	f363 0002 	bfi	r0, r3, #0, #3
     e76:	f36f 00c5 	bfc	r0, #3, #3
     e7a:	4b07      	ldr	r3, [pc, #28]	; (e98 <boot_swap_image+0x100>)
     e7c:	4907      	ldr	r1, [pc, #28]	; (e9c <boot_swap_image+0x104>)
     e7e:	1a5b      	subs	r3, r3, r1
     e80:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     e84:	f363 108f 	bfi	r0, r3, #6, #10
     e88:	4905      	ldr	r1, [pc, #20]	; (ea0 <boot_swap_image+0x108>)
     e8a:	f004 f9aa 	bl	51e2 <log_string_sync>
     e8e:	e7ea      	b.n	e66 <boot_swap_image+0xce>
     e90:	96f3b83d 	.word	0x96f3b83d
     e94:	20001874 	.word	0x20001874
     e98:	00007d50 	.word	0x00007d50
     e9c:	00007d48 	.word	0x00007d48
     ea0:	000080e4 	.word	0x000080e4

00000ea4 <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
     ea4:	b538      	push	{r3, r4, r5, lr}
     ea6:	4604      	mov	r4, r0
     ea8:	460d      	mov	r5, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
     eaa:	f7ff ff75 	bl	d98 <boot_swap_image>
     eae:	4602      	mov	r2, r0
    assert(rc == 0);

    BOOT_SWAP_TYPE(state) = bs->swap_type;
     eb0:	79ab      	ldrb	r3, [r5, #6]
     eb2:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
     eb6:	3b03      	subs	r3, #3
     eb8:	b2db      	uxtb	r3, r3
     eba:	2b01      	cmp	r3, #1
     ebc:	d90c      	bls.n	ed8 <boot_complete_partial_swap+0x34>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
     ebe:	79ab      	ldrb	r3, [r5, #6]
     ec0:	2b02      	cmp	r3, #2
     ec2:	d013      	beq.n	eec <boot_complete_partial_swap+0x48>
     ec4:	2b04      	cmp	r3, #4
     ec6:	d011      	beq.n	eec <boot_complete_partial_swap+0x48>
     ec8:	2b03      	cmp	r3, #3
     eca:	d00f      	beq.n	eec <boot_complete_partial_swap+0x48>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     ecc:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
     ed0:	2bff      	cmp	r3, #255	; 0xff
     ed2:	d015      	beq.n	f00 <boot_complete_partial_swap+0x5c>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
     ed4:	4610      	mov	r0, r2
     ed6:	bd38      	pop	{r3, r4, r5, pc}
        rc = boot_set_image_ok(BOOT_CURR_IMG(state));
     ed8:	2000      	movs	r0, #0
     eda:	f003 fbc7 	bl	466c <boot_set_image_ok>
        if (rc != 0) {
     ede:	4602      	mov	r2, r0
     ee0:	2800      	cmp	r0, #0
     ee2:	d0ec      	beq.n	ebe <boot_complete_partial_swap+0x1a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     ee4:	23ff      	movs	r3, #255	; 0xff
     ee6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
     eea:	e7e8      	b.n	ebe <boot_complete_partial_swap+0x1a>
        rc = boot_set_copy_done(BOOT_CURR_IMG(state));
     eec:	2000      	movs	r0, #0
     eee:	f003 fbaa 	bl	4646 <boot_set_copy_done>
        if (rc != 0) {
     ef2:	4602      	mov	r2, r0
     ef4:	2800      	cmp	r0, #0
     ef6:	d0e9      	beq.n	ecc <boot_complete_partial_swap+0x28>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     ef8:	23ff      	movs	r3, #255	; 0xff
     efa:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
     efe:	e7e5      	b.n	ecc <boot_complete_partial_swap+0x28>
        BOOT_LOG_ERR("panic!");
     f00:	f04f 0000 	mov.w	r0, #0
     f04:	2301      	movs	r3, #1
     f06:	f363 0002 	bfi	r0, r3, #0, #3
     f0a:	f36f 00c5 	bfc	r0, #3, #3
     f0e:	4b05      	ldr	r3, [pc, #20]	; (f24 <boot_complete_partial_swap+0x80>)
     f10:	4a05      	ldr	r2, [pc, #20]	; (f28 <boot_complete_partial_swap+0x84>)
     f12:	1a9b      	subs	r3, r3, r2
     f14:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f18:	f363 108f 	bfi	r0, r3, #6, #10
     f1c:	4903      	ldr	r1, [pc, #12]	; (f2c <boot_complete_partial_swap+0x88>)
     f1e:	f004 f960 	bl	51e2 <log_string_sync>
        while (1) {}
     f22:	e7fe      	b.n	f22 <boot_complete_partial_swap+0x7e>
     f24:	00007d50 	.word	0x00007d50
     f28:	00007d48 	.word	0x00007d48
     f2c:	00007e9c 	.word	0x00007e9c

00000f30 <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
     f30:	b538      	push	{r3, r4, r5, lr}
     f32:	4604      	mov	r4, r0
     f34:	460d      	mov	r5, r1
    int rc;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
     f36:	f003 fa5d 	bl	43f4 <boot_read_sectors>
    if (rc != 0) {
     f3a:	b960      	cbnz	r0, f56 <boot_prepare_image_for_update+0x26>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
        return;
    }

    /* Attempt to read an image header from each slot. */
    rc = boot_read_image_headers(state, false);
     f3c:	2100      	movs	r1, #0
     f3e:	4620      	mov	r0, r4
     f40:	f003 fb2f 	bl	45a2 <boot_read_image_headers>
    if (rc != 0) {
     f44:	b9e8      	cbnz	r0, f82 <boot_prepare_image_for_update+0x52>
    }

    /* If the current image's slots aren't compatible, no swap is possible.
     * Just boot into primary slot.
     */
    if (boot_slots_compatible(state)) {
     f46:	4620      	mov	r0, r4
     f48:	f7ff fb56 	bl	5f8 <boot_slots_compatible>
     f4c:	bb78      	cbnz	r0, fae <boot_prepare_image_for_update+0x7e>
            }
#endif
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     f4e:	2301      	movs	r3, #1
     f50:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
     f54:	e014      	b.n	f80 <boot_prepare_image_for_update+0x50>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
     f56:	f04f 0000 	mov.w	r0, #0
     f5a:	2302      	movs	r3, #2
     f5c:	f363 0002 	bfi	r0, r3, #0, #3
     f60:	f36f 00c5 	bfc	r0, #3, #3
     f64:	4b34      	ldr	r3, [pc, #208]	; (1038 <CONFIG_AT_HOST_CMD_MAX_LEN+0x38>)
     f66:	4a35      	ldr	r2, [pc, #212]	; (103c <CONFIG_AT_HOST_CMD_MAX_LEN+0x3c>)
     f68:	1a9b      	subs	r3, r3, r2
     f6a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f6e:	f363 108f 	bfi	r0, r3, #6, #10
     f72:	2280      	movs	r2, #128	; 0x80
     f74:	4932      	ldr	r1, [pc, #200]	; (1040 <CONFIG_AT_HOST_CMD_MAX_LEN+0x40>)
     f76:	f004 f934 	bl	51e2 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     f7a:	2301      	movs	r3, #1
     f7c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    }
}
     f80:	bd38      	pop	{r3, r4, r5, pc}
        BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     f82:	f04f 0000 	mov.w	r0, #0
     f86:	2302      	movs	r3, #2
     f88:	f363 0002 	bfi	r0, r3, #0, #3
     f8c:	f36f 00c5 	bfc	r0, #3, #3
     f90:	4b29      	ldr	r3, [pc, #164]	; (1038 <CONFIG_AT_HOST_CMD_MAX_LEN+0x38>)
     f92:	4a2a      	ldr	r2, [pc, #168]	; (103c <CONFIG_AT_HOST_CMD_MAX_LEN+0x3c>)
     f94:	1a9b      	subs	r3, r3, r2
     f96:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f9a:	f363 108f 	bfi	r0, r3, #6, #10
     f9e:	2200      	movs	r2, #0
     fa0:	4928      	ldr	r1, [pc, #160]	; (1044 <CONFIG_AT_HOST_CMD_MAX_LEN+0x44>)
     fa2:	f004 f91e 	bl	51e2 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     fa6:	2301      	movs	r3, #1
     fa8:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        return;
     fac:	e7e8      	b.n	f80 <boot_prepare_image_for_update+0x50>
        rc = boot_read_status(state, bs);
     fae:	4629      	mov	r1, r5
     fb0:	4620      	mov	r0, r4
     fb2:	f003 fa3d 	bl	4430 <boot_read_status>
        if (rc != 0) {
     fb6:	b988      	cbnz	r0, fdc <boot_prepare_image_for_update+0xac>
        if (bs->idx != BOOT_STATUS_IDX_0 || bs->state != BOOT_STATUS_STATE_0) {
     fb8:	682b      	ldr	r3, [r5, #0]
     fba:	2b01      	cmp	r3, #1
     fbc:	d102      	bne.n	fc4 <boot_prepare_image_for_update+0x94>
     fbe:	792b      	ldrb	r3, [r5, #4]
     fc0:	2b01      	cmp	r3, #1
     fc2:	d021      	beq.n	1008 <CONFIG_AT_HOST_CMD_MAX_LEN+0x8>
            rc = boot_complete_partial_swap(state, bs);
     fc4:	4629      	mov	r1, r5
     fc6:	4620      	mov	r0, r4
     fc8:	f7ff ff6c 	bl	ea4 <boot_complete_partial_swap>
            rc = boot_read_image_headers(state, false);
     fcc:	2100      	movs	r1, #0
     fce:	4620      	mov	r0, r4
     fd0:	f003 fae7 	bl	45a2 <boot_read_image_headers>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     fd4:	2301      	movs	r3, #1
     fd6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
     fda:	e7d1      	b.n	f80 <boot_prepare_image_for_update+0x50>
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
     fdc:	f04f 0000 	mov.w	r0, #0
     fe0:	2302      	movs	r3, #2
     fe2:	f363 0002 	bfi	r0, r3, #0, #3
     fe6:	f36f 00c5 	bfc	r0, #3, #3
     fea:	4b13      	ldr	r3, [pc, #76]	; (1038 <CONFIG_AT_HOST_CMD_MAX_LEN+0x38>)
     fec:	4a13      	ldr	r2, [pc, #76]	; (103c <CONFIG_AT_HOST_CMD_MAX_LEN+0x3c>)
     fee:	1a9b      	subs	r3, r3, r2
     ff0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ff4:	f363 108f 	bfi	r0, r3, #6, #10
     ff8:	2200      	movs	r2, #0
     ffa:	4913      	ldr	r1, [pc, #76]	; (1048 <CONFIG_AT_HOST_CMD_MAX_LEN+0x48>)
     ffc:	f004 f8f1 	bl	51e2 <log_string_sync>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    1000:	2301      	movs	r3, #1
    1002:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            return;
    1006:	e7bb      	b.n	f80 <boot_prepare_image_for_update+0x50>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
    1008:	79ab      	ldrb	r3, [r5, #6]
    100a:	2b01      	cmp	r3, #1
    100c:	d009      	beq.n	1022 <CONFIG_AT_HOST_CMD_MAX_LEN+0x22>
            } else if (boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs) != 0) {
    100e:	462a      	mov	r2, r5
    1010:	2101      	movs	r1, #1
    1012:	4620      	mov	r0, r4
    1014:	f7ff fd2c 	bl	a70 <boot_validate_slot>
    1018:	b150      	cbz	r0, 1030 <CONFIG_AT_HOST_CMD_MAX_LEN+0x30>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
    101a:	2305      	movs	r3, #5
    101c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    1020:	e7ae      	b.n	f80 <boot_prepare_image_for_update+0x50>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
    1022:	4629      	mov	r1, r5
    1024:	4620      	mov	r0, r4
    1026:	f003 fb41 	bl	46ac <boot_validated_swap_type>
    102a:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
    102e:	e7a7      	b.n	f80 <boot_prepare_image_for_update+0x50>
                BOOT_SWAP_TYPE(state) = bs->swap_type;
    1030:	79ab      	ldrb	r3, [r5, #6]
    1032:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    1036:	e7a3      	b.n	f80 <boot_prepare_image_for_update+0x50>
    1038:	00007d50 	.word	0x00007d50
    103c:	00007d48 	.word	0x00007d48
    1040:	00007ea4 	.word	0x00007ea4
    1044:	00007ee4 	.word	0x00007ee4
    1048:	00007f0c 	.word	0x00007f0c

0000104c <context_boot_go>:

int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
    104c:	b5f0      	push	{r4, r5, r6, r7, lr}
    104e:	b085      	sub	sp, #20
    1050:	4604      	mov	r4, r0
    1052:	460e      	mov	r6, r1
     */
    TARGET_STATIC boot_sector_t primary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];

    memset(state, 0, sizeof(struct boot_loader_state));
    1054:	2268      	movs	r2, #104	; 0x68
    1056:	2100      	movs	r1, #0
    1058:	f004 fbe4 	bl	5824 <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
    105c:	4b3e      	ldr	r3, [pc, #248]	; (1158 <context_boot_go+0x10c>)
    105e:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
    1060:	4b3e      	ldr	r3, [pc, #248]	; (115c <context_boot_go+0x110>)
    1062:	6523      	str	r3, [r4, #80]	; 0x50
            secondary_slot_sectors[image_index];
        state->scratch.sectors = scratch_sectors;
    1064:	4b3e      	ldr	r3, [pc, #248]	; (1160 <context_boot_go+0x114>)
    1066:	65e3      	str	r3, [r4, #92]	; 0x5c

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    1068:	2500      	movs	r5, #0
    106a:	e00c      	b.n	1086 <context_boot_go+0x3a>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
    106c:	4629      	mov	r1, r5
    106e:	2000      	movs	r0, #0
    1070:	f003 f920 	bl	42b4 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
    1074:	212c      	movs	r1, #44	; 0x2c
    1076:	fb01 f105 	mul.w	r1, r1, r5
    107a:	3120      	adds	r1, #32
    107c:	4421      	add	r1, r4
    107e:	b2c0      	uxtb	r0, r0
    1080:	f000 fe4a 	bl	1d18 <flash_area_open>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    1084:	3501      	adds	r5, #1
    1086:	2d01      	cmp	r5, #1
    1088:	d9f0      	bls.n	106c <context_boot_go+0x20>
            assert(rc == 0);
        }
        rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH,
    108a:	f104 0158 	add.w	r1, r4, #88	; 0x58
    108e:	2007      	movs	r0, #7
    1090:	f000 fe42 	bl	1d18 <flash_area_open>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
    1094:	a901      	add	r1, sp, #4
    1096:	4620      	mov	r0, r4
    1098:	f7ff ff4a 	bl	f30 <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
    109c:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
        bs.idx = BOOT_STATUS_IDX_0;
        bs.state = BOOT_STATUS_STATE_0;
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
    10a0:	f88d 300a 	strb.w	r3, [sp, #10]

        switch (BOOT_SWAP_TYPE(state)) {
    10a4:	3b01      	subs	r3, #1
    10a6:	2b04      	cmp	r3, #4
    10a8:	d830      	bhi.n	110c <context_boot_go+0xc0>
    10aa:	e8df f003 	tbb	[pc, r3]
    10ae:	0307      	.short	0x0307
    10b0:	0303      	.short	0x0303
    10b2:	26          	.byte	0x26
    10b3:	00          	.byte	0x00
            break;

        case BOOT_SWAP_TYPE_TEST:          /* fallthrough */
        case BOOT_SWAP_TYPE_PERM:          /* fallthrough */
        case BOOT_SWAP_TYPE_REVERT:
            rc = boot_perform_update(state, &bs);
    10b4:	a901      	add	r1, sp, #4
    10b6:	4620      	mov	r0, r4
    10b8:	f003 fb4d 	bl	4756 <boot_perform_update>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    10bc:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    10c0:	2bff      	cmp	r3, #255	; 0xff
    10c2:	d027      	beq.n	1114 <context_boot_go+0xc8>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    10c4:	2b01      	cmp	r3, #1
    10c6:	d005      	beq.n	10d4 <context_boot_go+0x88>
            /* Attempt to read an image header from each slot. Ensure that image
             * headers in slots are aligned with headers in boot_data.
             */
            rc = boot_read_image_headers(state, false);
    10c8:	2100      	movs	r1, #0
    10ca:	4620      	mov	r0, r4
    10cc:	f003 fa69 	bl	45a2 <boot_read_image_headers>
            if (rc != 0) {
    10d0:	4607      	mov	r7, r0
    10d2:	b968      	cbnz	r0, 10f0 <context_boot_go+0xa4>
	 * primary.
	 */
	if (BOOT_CURR_IMG(state) == 0)
#endif
	{
		rc = boot_validate_slot(state, BOOT_PRIMARY_SLOT, NULL);
    10d4:	2200      	movs	r2, #0
    10d6:	4611      	mov	r1, r2
    10d8:	4620      	mov	r0, r4
    10da:	f7ff fcc9 	bl	a70 <boot_validate_slot>
		if (rc != 0) {
    10de:	4607      	mov	r7, r0
    10e0:	bb50      	cbnz	r0, 1138 <context_boot_go+0xec>
#if (BOOT_IMAGE_NUMBER > 1)
    /* Always boot from the primary slot of Image 0. */
    BOOT_CURR_IMG(state) = 0;
#endif

    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
    10e2:	6a23      	ldr	r3, [r4, #32]
    10e4:	785b      	ldrb	r3, [r3, #1]
    10e6:	7133      	strb	r3, [r6, #4]
    return BOOT_IMG(state, slot).area->fa_off;
    10e8:	6a23      	ldr	r3, [r4, #32]
    10ea:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
    10ec:	60b3      	str	r3, [r6, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
    10ee:	6034      	str	r4, [r6, #0]

out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        flash_area_close(BOOT_SCRATCH_AREA(state));
    10f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
    10f2:	f004 f975 	bl	53e0 <flash_area_close>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    10f6:	2500      	movs	r5, #0
    10f8:	e029      	b.n	114e <context_boot_go+0x102>
            rc = boot_set_image_ok(BOOT_CURR_IMG(state));
    10fa:	2000      	movs	r0, #0
    10fc:	f003 fab6 	bl	466c <boot_set_image_ok>
            if (rc != 0) {
    1100:	2800      	cmp	r0, #0
    1102:	d0db      	beq.n	10bc <context_boot_go+0x70>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    1104:	23ff      	movs	r3, #255	; 0xff
    1106:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    110a:	e7d7      	b.n	10bc <context_boot_go+0x70>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    110c:	23ff      	movs	r3, #255	; 0xff
    110e:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    1112:	e7d3      	b.n	10bc <context_boot_go+0x70>
            BOOT_LOG_ERR("panic!");
    1114:	f04f 0000 	mov.w	r0, #0
    1118:	2301      	movs	r3, #1
    111a:	f363 0002 	bfi	r0, r3, #0, #3
    111e:	f36f 00c5 	bfc	r0, #3, #3
    1122:	4b10      	ldr	r3, [pc, #64]	; (1164 <context_boot_go+0x118>)
    1124:	4a10      	ldr	r2, [pc, #64]	; (1168 <context_boot_go+0x11c>)
    1126:	1a9b      	subs	r3, r3, r2
    1128:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    112c:	f363 108f 	bfi	r0, r3, #6, #10
    1130:	490e      	ldr	r1, [pc, #56]	; (116c <context_boot_go+0x120>)
    1132:	f004 f856 	bl	51e2 <log_string_sync>
            while (1) {}
    1136:	e7fe      	b.n	1136 <context_boot_go+0xea>
			rc = BOOT_EBADIMAGE;
    1138:	2703      	movs	r7, #3
    113a:	e7d9      	b.n	10f0 <context_boot_go+0xa4>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
    113c:	f1c5 0301 	rsb	r3, r5, #1
    1140:	222c      	movs	r2, #44	; 0x2c
    1142:	fb02 4303 	mla	r3, r2, r3, r4
    1146:	6a18      	ldr	r0, [r3, #32]
    1148:	f004 f94a 	bl	53e0 <flash_area_close>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    114c:	3501      	adds	r5, #1
    114e:	2d01      	cmp	r5, #1
    1150:	d9f4      	bls.n	113c <context_boot_go+0xf0>
        }
    }
    return rc;
}
    1152:	4638      	mov	r0, r7
    1154:	b005      	add	sp, #20
    1156:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1158:	20001c78 	.word	0x20001c78
    115c:	20002478 	.word	0x20002478
    1160:	20002078 	.word	0x20002078
    1164:	00007d50 	.word	0x00007d50
    1168:	00007d48 	.word	0x00007d48
    116c:	00007e9c 	.word	0x00007e9c

00001170 <boot_go>:
 *
 * @return                      0 on success; nonzero on failure.
 */
int
boot_go(struct boot_rsp *rsp)
{
    1170:	b508      	push	{r3, lr}
    return context_boot_go(&boot_data, rsp);
    1172:	4601      	mov	r1, r0
    1174:	4801      	ldr	r0, [pc, #4]	; (117c <boot_go+0xc>)
    1176:	f7ff ff69 	bl	104c <context_boot_go>
}
    117a:	bd08      	pop	{r3, pc}
    117c:	2000180c 	.word	0x2000180c

00001180 <boot_magic_decode>:
#define BOOT_SWAP_TABLES_COUNT \
    (sizeof boot_swap_tables / sizeof boot_swap_tables[0])

static int
boot_magic_decode(const uint32_t *magic)
{
    1180:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    1182:	2210      	movs	r2, #16
    1184:	4903      	ldr	r1, [pc, #12]	; (1194 <boot_magic_decode+0x14>)
    1186:	f004 fb11 	bl	57ac <memcmp>
    118a:	b108      	cbz	r0, 1190 <boot_magic_decode+0x10>
        return BOOT_MAGIC_GOOD;
    }
    return BOOT_MAGIC_BAD;
    118c:	2002      	movs	r0, #2
}
    118e:	bd08      	pop	{r3, pc}
        return BOOT_MAGIC_GOOD;
    1190:	2001      	movs	r0, #1
    1192:	e7fc      	b.n	118e <boot_magic_decode+0xe>
    1194:	00008148 	.word	0x00008148

00001198 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
    1198:	b570      	push	{r4, r5, r6, lr}
    119a:	b086      	sub	sp, #24
    119c:	460e      	mov	r6, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
    119e:	4b18      	ldr	r3, [pc, #96]	; (1200 <boot_find_status+0x68>)
    11a0:	881b      	ldrh	r3, [r3, #0]
    11a2:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    11a6:	2400      	movs	r4, #0
    11a8:	e007      	b.n	11ba <boot_find_status+0x22>
        }

        off = boot_magic_off(*fap);
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
        if (rc != 0) {
            flash_area_close(*fap);
    11aa:	6830      	ldr	r0, [r6, #0]
    11ac:	f004 f918 	bl	53e0 <flash_area_close>
            return rc;
    11b0:	e023      	b.n	11fa <boot_find_status+0x62>

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
            return 0;
        }

        flash_area_close(*fap);
    11b2:	6830      	ldr	r0, [r6, #0]
    11b4:	f004 f914 	bl	53e0 <flash_area_close>
    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    11b8:	3401      	adds	r4, #1
    11ba:	2c01      	cmp	r4, #1
    11bc:	d81b      	bhi.n	11f6 <boot_find_status+0x5e>
        rc = flash_area_open(areas[i], fap);
    11be:	4631      	mov	r1, r6
    11c0:	ab06      	add	r3, sp, #24
    11c2:	4423      	add	r3, r4
    11c4:	f813 0c14 	ldrb.w	r0, [r3, #-20]
    11c8:	f000 fda6 	bl	1d18 <flash_area_open>
        if (rc != 0) {
    11cc:	4605      	mov	r5, r0
    11ce:	b9a0      	cbnz	r0, 11fa <boot_find_status+0x62>
        off = boot_magic_off(*fap);
    11d0:	6830      	ldr	r0, [r6, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
    11d2:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
    11d4:	2310      	movs	r3, #16
    11d6:	aa02      	add	r2, sp, #8
    11d8:	3910      	subs	r1, #16
    11da:	f004 f902 	bl	53e2 <flash_area_read>
        if (rc != 0) {
    11de:	4605      	mov	r5, r0
    11e0:	2800      	cmp	r0, #0
    11e2:	d1e2      	bne.n	11aa <boot_find_status+0x12>
        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    11e4:	2210      	movs	r2, #16
    11e6:	4907      	ldr	r1, [pc, #28]	; (1204 <boot_find_status+0x6c>)
    11e8:	a802      	add	r0, sp, #8
    11ea:	f004 fadf 	bl	57ac <memcmp>
    11ee:	4605      	mov	r5, r0
    11f0:	2800      	cmp	r0, #0
    11f2:	d1de      	bne.n	11b2 <boot_find_status+0x1a>
    11f4:	e001      	b.n	11fa <boot_find_status+0x62>
    }

    /* If we got here, no magic was found */
    return -1;
    11f6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
}
    11fa:	4628      	mov	r0, r5
    11fc:	b006      	add	sp, #24
    11fe:	bd70      	pop	{r4, r5, r6, pc}
    1200:	00007d88 	.word	0x00007d88
    1204:	00008148 	.word	0x00008148

00001208 <boot_write_magic>:
}
#endif

int
boot_write_magic(const struct flash_area *fap)
{
    1208:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    120a:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    120c:	2310      	movs	r3, #16
    120e:	4a05      	ldr	r2, [pc, #20]	; (1224 <boot_write_magic+0x1c>)
    1210:	3910      	subs	r1, #16
    1212:	f004 f905 	bl	5420 <flash_area_write>
    if (rc != 0) {
    1216:	4603      	mov	r3, r0
    1218:	b908      	cbnz	r0, 121e <boot_write_magic+0x16>
        return BOOT_EFLASH;
    }

    return 0;
}
    121a:	4618      	mov	r0, r3
    121c:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
    121e:	2301      	movs	r3, #1
    1220:	e7fb      	b.n	121a <boot_write_magic+0x12>
    1222:	bf00      	nop
    1224:	00008148 	.word	0x00008148

00001228 <boot_swap_type_multi>:
}
#endif

int
boot_swap_type_multi(int image_index)
{
    1228:	b530      	push	{r4, r5, lr}
    122a:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    122c:	a902      	add	r1, sp, #8
    122e:	2002      	movs	r0, #2
    1230:	f003 fb8d 	bl	494e <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
    1234:	2800      	cmp	r0, #0
    1236:	d16d      	bne.n	1314 <boot_swap_type_multi+0xec>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    1238:	4669      	mov	r1, sp
    123a:	2006      	movs	r0, #6
    123c:	f003 fb87 	bl	494e <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
    1240:	2800      	cmp	r0, #0
    1242:	d169      	bne.n	1318 <boot_swap_type_multi+0xf0>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    1244:	2400      	movs	r4, #0
    1246:	e007      	b.n	1258 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    1248:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    124a:	2b04      	cmp	r3, #4
    124c:	d028      	beq.n	12a0 <boot_swap_type_multi+0x78>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    124e:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    1252:	4293      	cmp	r3, r2
    1254:	d024      	beq.n	12a0 <boot_swap_type_multi+0x78>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    1256:	3401      	adds	r4, #1
    1258:	2c02      	cmp	r4, #2
    125a:	d847      	bhi.n	12ec <boot_swap_type_multi+0xc4>
        table = boot_swap_tables + i;
    125c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1260:	005b      	lsls	r3, r3, #1
    1262:	4a2e      	ldr	r2, [pc, #184]	; (131c <boot_swap_type_multi+0xf4>)
    1264:	18d5      	adds	r5, r2, r3
        if (boot_magic_compatible_check(table->magic_primary_slot,
    1266:	f89d 1008 	ldrb.w	r1, [sp, #8]
    126a:	5cd0      	ldrb	r0, [r2, r3]
    126c:	f003 fadb 	bl	4826 <boot_magic_compatible_check>
    1270:	2800      	cmp	r0, #0
    1272:	d0f0      	beq.n	1256 <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
    1274:	f89d 1000 	ldrb.w	r1, [sp]
    1278:	7868      	ldrb	r0, [r5, #1]
    127a:	f003 fad4 	bl	4826 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    127e:	2800      	cmp	r0, #0
    1280:	d0e9      	beq.n	1256 <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    1282:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
    1284:	2b04      	cmp	r3, #4
    1286:	d003      	beq.n	1290 <boot_swap_type_multi+0x68>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    1288:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    128c:	4293      	cmp	r3, r2
    128e:	d1e2      	bne.n	1256 <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    1290:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    1292:	2b04      	cmp	r3, #4
    1294:	d0d8      	beq.n	1248 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    1296:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    129a:	4293      	cmp	r3, r2
    129c:	d1db      	bne.n	1256 <boot_swap_type_multi+0x2e>
    129e:	e7d3      	b.n	1248 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
    12a0:	f04f 0000 	mov.w	r0, #0
    12a4:	2303      	movs	r3, #3
    12a6:	f363 0002 	bfi	r0, r3, #0, #3
    12aa:	f36f 00c5 	bfc	r0, #3, #3
    12ae:	4b1c      	ldr	r3, [pc, #112]	; (1320 <boot_swap_type_multi+0xf8>)
    12b0:	4a1c      	ldr	r2, [pc, #112]	; (1324 <boot_swap_type_multi+0xfc>)
    12b2:	1a9b      	subs	r3, r3, r2
    12b4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    12b8:	f363 108f 	bfi	r0, r3, #6, #10
    12bc:	796b      	ldrb	r3, [r5, #5]
    12be:	2b02      	cmp	r3, #2
    12c0:	d007      	beq.n	12d2 <boot_swap_type_multi+0xaa>
    12c2:	2b03      	cmp	r3, #3
    12c4:	d010      	beq.n	12e8 <boot_swap_type_multi+0xc0>
    12c6:	2b04      	cmp	r3, #4
    12c8:	d001      	beq.n	12ce <boot_swap_type_multi+0xa6>
    12ca:	4a17      	ldr	r2, [pc, #92]	; (1328 <boot_swap_type_multi+0x100>)
    12cc:	e002      	b.n	12d4 <boot_swap_type_multi+0xac>
    12ce:	4a17      	ldr	r2, [pc, #92]	; (132c <boot_swap_type_multi+0x104>)
    12d0:	e000      	b.n	12d4 <boot_swap_type_multi+0xac>
    12d2:	4a17      	ldr	r2, [pc, #92]	; (1330 <boot_swap_type_multi+0x108>)
    12d4:	4917      	ldr	r1, [pc, #92]	; (1334 <boot_swap_type_multi+0x10c>)
    12d6:	f003 ff84 	bl	51e2 <log_string_sync>
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    12da:	7968      	ldrb	r0, [r5, #5]
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
    12dc:	1e83      	subs	r3, r0, #2
    12de:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    12e0:	2b02      	cmp	r3, #2
    12e2:	d915      	bls.n	1310 <boot_swap_type_multi+0xe8>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
    12e4:	20ff      	movs	r0, #255	; 0xff
    12e6:	e013      	b.n	1310 <boot_swap_type_multi+0xe8>
            BOOT_LOG_INF("Swap type: %s",
    12e8:	4a13      	ldr	r2, [pc, #76]	; (1338 <boot_swap_type_multi+0x110>)
    12ea:	e7f3      	b.n	12d4 <boot_swap_type_multi+0xac>
            }
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
    12ec:	f04f 0000 	mov.w	r0, #0
    12f0:	2303      	movs	r3, #3
    12f2:	f363 0002 	bfi	r0, r3, #0, #3
    12f6:	f36f 00c5 	bfc	r0, #3, #3
    12fa:	4b09      	ldr	r3, [pc, #36]	; (1320 <boot_swap_type_multi+0xf8>)
    12fc:	4a09      	ldr	r2, [pc, #36]	; (1324 <boot_swap_type_multi+0xfc>)
    12fe:	1a9b      	subs	r3, r3, r2
    1300:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1304:	f363 108f 	bfi	r0, r3, #6, #10
    1308:	490c      	ldr	r1, [pc, #48]	; (133c <boot_swap_type_multi+0x114>)
    130a:	f003 ff6a 	bl	51e2 <log_string_sync>
    return BOOT_SWAP_TYPE_NONE;
    130e:	2001      	movs	r0, #1
}
    1310:	b005      	add	sp, #20
    1312:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
    1314:	20ff      	movs	r0, #255	; 0xff
    1316:	e7fb      	b.n	1310 <boot_swap_type_multi+0xe8>
        return BOOT_SWAP_TYPE_PANIC;
    1318:	20ff      	movs	r0, #255	; 0xff
    131a:	e7f9      	b.n	1310 <boot_swap_type_multi+0xe8>
    131c:	00008158 	.word	0x00008158
    1320:	00007d50 	.word	0x00007d50
    1324:	00007d48 	.word	0x00007d48
    1328:	00008038 	.word	0x00008038
    132c:	0000817c 	.word	0x0000817c
    1330:	0000816c 	.word	0x0000816c
    1334:	00008184 	.word	0x00008184
    1338:	00008174 	.word	0x00008174
    133c:	00008194 	.word	0x00008194

00001340 <bootutil_find_key>:
#endif

#ifdef EXPECTED_SIG_TLV
static int
bootutil_find_key(uint8_t *keyhash, uint8_t keyhash_len)
{
    1340:	b570      	push	{r4, r5, r6, lr}
    1342:	b0a4      	sub	sp, #144	; 0x90
    bootutil_sha256_context sha256_ctx;
    int i;
    const struct bootutil_key *key;
    uint8_t hash[32];

    if (keyhash_len > 32) {
    1344:	2920      	cmp	r1, #32
    1346:	d828      	bhi.n	139a <bootutil_find_key+0x5a>
    1348:	460d      	mov	r5, r1
    134a:	4606      	mov	r6, r0
        return -1;
    }

    for (i = 0; i < bootutil_key_cnt; i++) {
    134c:	2400      	movs	r4, #0
    134e:	4b14      	ldr	r3, [pc, #80]	; (13a0 <bootutil_find_key+0x60>)
    1350:	681b      	ldr	r3, [r3, #0]
    1352:	42a3      	cmp	r3, r4
    1354:	dd1c      	ble.n	1390 <bootutil_find_key+0x50>
#ifdef MCUBOOT_USE_MBED_TLS
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
    1356:	a809      	add	r0, sp, #36	; 0x24
    1358:	f006 f8df 	bl	751a <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    135c:	2100      	movs	r1, #0
    135e:	a809      	add	r0, sp, #36	; 0x24
    1360:	f001 fffe 	bl	3360 <mbedtls_sha256_starts_ret>
        key = &bootutil_keys[i];
        bootutil_sha256_init(&sha256_ctx);
        bootutil_sha256_update(&sha256_ctx, key->key, *key->len);
    1364:	4b0f      	ldr	r3, [pc, #60]	; (13a4 <bootutil_find_key+0x64>)
    1366:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    136a:	6852      	ldr	r2, [r2, #4]

static inline void bootutil_sha256_update(bootutil_sha256_context *ctx,
                                          const void *data,
                                          uint32_t data_len)
{
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    136c:	6812      	ldr	r2, [r2, #0]
    136e:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
    1372:	a809      	add	r0, sp, #36	; 0x24
    1374:	f006 f8d7 	bl	7526 <mbedtls_sha256_update_ret>
}

static inline void bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    (void)mbedtls_sha256_finish_ret(ctx, output);
    1378:	a901      	add	r1, sp, #4
    137a:	a809      	add	r0, sp, #36	; 0x24
    137c:	f006 f916 	bl	75ac <mbedtls_sha256_finish_ret>
        bootutil_sha256_finish(&sha256_ctx, hash);
        if (!memcmp(hash, keyhash, keyhash_len)) {
    1380:	462a      	mov	r2, r5
    1382:	4631      	mov	r1, r6
    1384:	a801      	add	r0, sp, #4
    1386:	f004 fa11 	bl	57ac <memcmp>
    138a:	b118      	cbz	r0, 1394 <bootutil_find_key+0x54>
    for (i = 0; i < bootutil_key_cnt; i++) {
    138c:	3401      	adds	r4, #1
    138e:	e7de      	b.n	134e <bootutil_find_key+0xe>
            return i;
        }
    }
    return -1;
    1390:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
}
    1394:	4620      	mov	r0, r4
    1396:	b024      	add	sp, #144	; 0x90
    1398:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
    139a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    139e:	e7f9      	b.n	1394 <bootutil_find_key+0x54>
    13a0:	00007e90 	.word	0x00007e90
    13a4:	00007e94 	.word	0x00007e94

000013a8 <bootutil_img_validate>:
int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
    13a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    13ac:	b0d6      	sub	sp, #344	; 0x158
    13ae:	4617      	mov	r7, r2
    13b0:	461d      	mov	r5, r3
    struct image_tlv_iter it;
    uint8_t buf[SIG_BUF_SIZE];
    uint8_t hash[32];
    int rc;

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
    13b2:	9c5f      	ldr	r4, [sp, #380]	; 0x17c
    13b4:	9404      	str	r4, [sp, #16]
    13b6:	9c5e      	ldr	r4, [sp, #376]	; 0x178
    13b8:	9403      	str	r4, [sp, #12]
    13ba:	ac06      	add	r4, sp, #24
    13bc:	9402      	str	r4, [sp, #8]
    13be:	9c5d      	ldr	r4, [sp, #372]	; 0x174
    13c0:	9401      	str	r4, [sp, #4]
    13c2:	9c5c      	ldr	r4, [sp, #368]	; 0x170
    13c4:	9400      	str	r4, [sp, #0]
    13c6:	f003 fb22 	bl	4a0e <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
    13ca:	4606      	mov	r6, r0
    13cc:	2800      	cmp	r0, #0
    13ce:	f040 8082 	bne.w	14d6 <bootutil_img_validate+0x12e>
        return rc;
    }

    if (out_hash) {
    13d2:	9b60      	ldr	r3, [sp, #384]	; 0x180
    13d4:	b123      	cbz	r3, 13e0 <bootutil_img_validate+0x38>
        memcpy(out_hash, hash, 32);
    13d6:	2220      	movs	r2, #32
    13d8:	a906      	add	r1, sp, #24
    13da:	4618      	mov	r0, r3
    13dc:	f004 f9fe 	bl	57dc <memcpy>
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
    13e0:	2300      	movs	r3, #0
    13e2:	9300      	str	r3, [sp, #0]
    13e4:	23ff      	movs	r3, #255	; 0xff
    13e6:	462a      	mov	r2, r5
    13e8:	4639      	mov	r1, r7
    13ea:	a84e      	add	r0, sp, #312	; 0x138
    13ec:	f003 fbd2 	bl	4b94 <bootutil_tlv_iter_begin>
    if (rc) {
    13f0:	4606      	mov	r6, r0
    13f2:	2800      	cmp	r0, #0
    13f4:	d16f      	bne.n	14d6 <bootutil_img_validate+0x12e>
    int valid_signature = 0;
    13f6:	4607      	mov	r7, r0
    int sha256_valid = 0;
    13f8:	4680      	mov	r8, r0
    int key_id = -1;
    13fa:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    13fe:	e01d      	b.n	143c <bootutil_img_validate+0x94>
             * can be multiple signatures, each preceded by a key.
             */
        } else if (type == EXPECTED_SIG_TLV) {
            /* Ignore this signature if it is out of bounds. */
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
                key_id = -1;
    1400:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    1404:	e01a      	b.n	143c <bootutil_img_validate+0x94>
    1406:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    140a:	e017      	b.n	143c <bootutil_img_validate+0x94>
            }
            rc = bootutil_verify_sig(hash, sizeof(hash), buf, len, key_id);
            if (rc == 0) {
                valid_signature = 1;
            }
            key_id = -1;
    140c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
                valid_signature = 1;
    1410:	2701      	movs	r7, #1
    1412:	e013      	b.n	143c <bootutil_img_validate+0x94>
            if (len != sizeof(hash)) {
    1414:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    1418:	2b20      	cmp	r3, #32
    141a:	d160      	bne.n	14de <bootutil_img_validate+0x136>
            rc = flash_area_read(fap, off, buf, sizeof hash);
    141c:	aa0e      	add	r2, sp, #56	; 0x38
    141e:	9955      	ldr	r1, [sp, #340]	; 0x154
    1420:	4628      	mov	r0, r5
    1422:	f003 ffde 	bl	53e2 <flash_area_read>
            if (rc) {
    1426:	2800      	cmp	r0, #0
    1428:	d15c      	bne.n	14e4 <bootutil_img_validate+0x13c>
            if (memcmp(hash, buf, sizeof(hash))) {
    142a:	2220      	movs	r2, #32
    142c:	a90e      	add	r1, sp, #56	; 0x38
    142e:	a806      	add	r0, sp, #24
    1430:	f004 f9bc 	bl	57ac <memcmp>
    1434:	2800      	cmp	r0, #0
    1436:	d157      	bne.n	14e8 <bootutil_img_validate+0x140>
            sha256_valid = 1;
    1438:	f04f 0801 	mov.w	r8, #1
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    143c:	f20d 1351 	addw	r3, sp, #337	; 0x151
    1440:	f50d 72a9 	add.w	r2, sp, #338	; 0x152
    1444:	a955      	add	r1, sp, #340	; 0x154
    1446:	a84e      	add	r0, sp, #312	; 0x138
    1448:	f003 fc09 	bl	4c5e <bootutil_tlv_iter_next>
        if (rc < 0) {
    144c:	2800      	cmp	r0, #0
    144e:	db40      	blt.n	14d2 <bootutil_img_validate+0x12a>
        } else if (rc > 0) {
    1450:	dc38      	bgt.n	14c4 <bootutil_img_validate+0x11c>
        if (type == IMAGE_TLV_SHA256) {
    1452:	f89d 3151 	ldrb.w	r3, [sp, #337]	; 0x151
    1456:	2b10      	cmp	r3, #16
    1458:	d0dc      	beq.n	1414 <bootutil_img_validate+0x6c>
        } else if (type == IMAGE_TLV_KEYHASH) {
    145a:	2b01      	cmp	r3, #1
    145c:	d021      	beq.n	14a2 <bootutil_img_validate+0xfa>
        } else if (type == EXPECTED_SIG_TLV) {
    145e:	2b20      	cmp	r3, #32
    1460:	d1ec      	bne.n	143c <bootutil_img_validate+0x94>
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
    1462:	2c00      	cmp	r4, #0
    1464:	dbcc      	blt.n	1400 <bootutil_img_validate+0x58>
    1466:	4b29      	ldr	r3, [pc, #164]	; (150c <bootutil_img_validate+0x164>)
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	42a3      	cmp	r3, r4
    146c:	ddcb      	ble.n	1406 <bootutil_img_validate+0x5e>
            if (!EXPECTED_SIG_LEN(len) || len > sizeof(buf)) {
    146e:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    1472:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    1476:	d13f      	bne.n	14f8 <bootutil_img_validate+0x150>
            rc = flash_area_read(fap, off, buf, len);
    1478:	aa0e      	add	r2, sp, #56	; 0x38
    147a:	9955      	ldr	r1, [sp, #340]	; 0x154
    147c:	4628      	mov	r0, r5
    147e:	f003 ffb0 	bl	53e2 <flash_area_read>
            if (rc) {
    1482:	2800      	cmp	r0, #0
    1484:	d13b      	bne.n	14fe <bootutil_img_validate+0x156>
            rc = bootutil_verify_sig(hash, sizeof(hash), buf, len, key_id);
    1486:	b2e4      	uxtb	r4, r4
    1488:	9400      	str	r4, [sp, #0]
    148a:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    148e:	aa0e      	add	r2, sp, #56	; 0x38
    1490:	2120      	movs	r1, #32
    1492:	a806      	add	r0, sp, #24
    1494:	f000 f8b0 	bl	15f8 <bootutil_verify_sig>
            if (rc == 0) {
    1498:	2800      	cmp	r0, #0
    149a:	d0b7      	beq.n	140c <bootutil_img_validate+0x64>
            key_id = -1;
    149c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    14a0:	e7cc      	b.n	143c <bootutil_img_validate+0x94>
            if (len > 32) {
    14a2:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    14a6:	2b20      	cmp	r3, #32
    14a8:	d821      	bhi.n	14ee <bootutil_img_validate+0x146>
            rc = flash_area_read(fap, off, buf, len);
    14aa:	aa0e      	add	r2, sp, #56	; 0x38
    14ac:	9955      	ldr	r1, [sp, #340]	; 0x154
    14ae:	4628      	mov	r0, r5
    14b0:	f003 ff97 	bl	53e2 <flash_area_read>
            if (rc) {
    14b4:	b9f0      	cbnz	r0, 14f4 <bootutil_img_validate+0x14c>
            key_id = bootutil_find_key(buf, len);
    14b6:	f89d 1152 	ldrb.w	r1, [sp, #338]	; 0x152
    14ba:	a80e      	add	r0, sp, #56	; 0x38
    14bc:	f7ff ff40 	bl	1340 <bootutil_find_key>
    14c0:	4604      	mov	r4, r0
    14c2:	e7bb      	b.n	143c <bootutil_img_validate+0x94>
#endif
        }
    }

    if (!sha256_valid) {
    14c4:	f1b8 0f00 	cmp.w	r8, #0
    14c8:	d01c      	beq.n	1504 <bootutil_img_validate+0x15c>
        return -1;
    }

#ifdef EXPECTED_SIG_TLV
    if (!valid_signature) {
    14ca:	b927      	cbnz	r7, 14d6 <bootutil_img_validate+0x12e>
        return -1;
    14cc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14d0:	e001      	b.n	14d6 <bootutil_img_validate+0x12e>
            return -1;
    14d2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    }
#endif

    return 0;
}
    14d6:	4630      	mov	r0, r6
    14d8:	b056      	add	sp, #344	; 0x158
    14da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                return -1;
    14de:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14e2:	e7f8      	b.n	14d6 <bootutil_img_validate+0x12e>
                return rc;
    14e4:	4606      	mov	r6, r0
    14e6:	e7f6      	b.n	14d6 <bootutil_img_validate+0x12e>
                return -1;
    14e8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14ec:	e7f3      	b.n	14d6 <bootutil_img_validate+0x12e>
                return -1;
    14ee:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14f2:	e7f0      	b.n	14d6 <bootutil_img_validate+0x12e>
                return rc;
    14f4:	4606      	mov	r6, r0
    14f6:	e7ee      	b.n	14d6 <bootutil_img_validate+0x12e>
                return -1;
    14f8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14fc:	e7eb      	b.n	14d6 <bootutil_img_validate+0x12e>
                return -1;
    14fe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    1502:	e7e8      	b.n	14d6 <bootutil_img_validate+0x12e>
        return -1;
    1504:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    1508:	e7e5      	b.n	14d6 <bootutil_img_validate+0x12e>
    150a:	bf00      	nop
    150c:	00007e90 	.word	0x00007e90

00001510 <bootutil_cmp_rsasig>:
 * values.
 */
static int
bootutil_cmp_rsasig(mbedtls_rsa_context *ctx, uint8_t *hash, uint32_t hlen,
  uint8_t *sig)
{
    1510:	b570      	push	{r4, r5, r6, lr}
    1512:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
    uint8_t em[MBEDTLS_MPI_MAX_SIZE];
    uint8_t db_mask[PSS_MASK_LEN];
    uint8_t h2[PSS_HLEN];
    int i;

    if (ctx->len != PSS_EMLEN || PSS_EMLEN > MBEDTLS_MPI_MAX_SIZE) {
    1516:	6844      	ldr	r4, [r0, #4]
    1518:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
    151c:	d155      	bne.n	15ca <bootutil_cmp_rsasig+0xba>
        return -1;
    }

    if (hlen != PSS_HLEN) {
    151e:	2a20      	cmp	r2, #32
    1520:	d156      	bne.n	15d0 <bootutil_cmp_rsasig+0xc0>
    1522:	460e      	mov	r6, r1
        return -1;
    }

    if (mbedtls_rsa_public(ctx, sig, em)) {
    1524:	aa41      	add	r2, sp, #260	; 0x104
    1526:	4619      	mov	r1, r3
    1528:	f001 fed8 	bl	32dc <mbedtls_rsa_public>
    152c:	4605      	mov	r5, r0
    152e:	2800      	cmp	r0, #0
    1530:	d151      	bne.n	15d6 <bootutil_cmp_rsasig+0xc6>
     */

    /* Step 4.  If the rightmost octect of EM does have the value
     * 0xbc, output inconsistent and stop.
     */
    if (em[PSS_EMLEN - 1] != 0xbc) {
    1532:	f89d 3203 	ldrb.w	r3, [sp, #515]	; 0x203
    1536:	2bbc      	cmp	r3, #188	; 0xbc
    1538:	d150      	bne.n	15dc <bootutil_cmp_rsasig+0xcc>
     *
     * 8emLen - emBits is zero, so there is nothing to test here.
     */

    /* Step 7.  let dbMask = MGF(H, emLen - hLen - 1). */
    pss_mgf1(db_mask, &em[PSS_HASH_OFFSET]);
    153a:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
    153e:	a809      	add	r0, sp, #36	; 0x24
    1540:	f003 faf6 	bl	4b30 <pss_mgf1>

    /* Step 8.  let DB = maskedDB xor dbMask.
     * To avoid needing an additional buffer, store the 'db' in the
     * same buffer as db_mask.  From now, to the end of this function,
     * db_mask refers to the unmasked 'db'. */
    for (i = 0; i < PSS_MASK_LEN; i++) {
    1544:	462b      	mov	r3, r5
    1546:	2bde      	cmp	r3, #222	; 0xde
    1548:	dc07      	bgt.n	155a <bootutil_cmp_rsasig+0x4a>
        db_mask[i] ^= em[i];
    154a:	aa41      	add	r2, sp, #260	; 0x104
    154c:	5cd2      	ldrb	r2, [r2, r3]
    154e:	a809      	add	r0, sp, #36	; 0x24
    1550:	5cc4      	ldrb	r4, [r0, r3]
    1552:	4062      	eors	r2, r4
    1554:	54c2      	strb	r2, [r0, r3]
    for (i = 0; i < PSS_MASK_LEN; i++) {
    1556:	3301      	adds	r3, #1
    1558:	e7f5      	b.n	1546 <bootutil_cmp_rsasig+0x36>

    /* Step 9.  Set the leftmost 8emLen - emBits bits of the leftmost
     * octet in DB to zero.
     * pycrypto seems to always make the emBits 2047, so we need to
     * clear the top bit. */
    db_mask[0] &= 0x7F;
    155a:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    155e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    1562:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24

    /* Step 10.  If the emLen - hLen - sLen - 2 leftmost octets of DB
     * are not zero or if the octet at position emLen - hLen - sLen -
     * 1 (the leftmost position is "position 1") does not have
     * hexadecimal value 0x01, output "inconsistent" and stop. */
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
    1566:	2dbd      	cmp	r5, #189	; 0xbd
    1568:	dc05      	bgt.n	1576 <bootutil_cmp_rsasig+0x66>
        if (db_mask[i] != 0) {
    156a:	ab09      	add	r3, sp, #36	; 0x24
    156c:	5d5b      	ldrb	r3, [r3, r5]
    156e:	2b00      	cmp	r3, #0
    1570:	d137      	bne.n	15e2 <bootutil_cmp_rsasig+0xd2>
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
    1572:	3501      	adds	r5, #1
    1574:	e7f7      	b.n	1566 <bootutil_cmp_rsasig+0x56>
            return -1;
        }
    }

    if (db_mask[PSS_MASK_ONE_POS] != 1) {
    1576:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
    157a:	2b01      	cmp	r3, #1
    157c:	d137      	bne.n	15ee <bootutil_cmp_rsasig+0xde>
    mbedtls_sha256_init(ctx);
    157e:	a881      	add	r0, sp, #516	; 0x204
    1580:	f005 ffcb 	bl	751a <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    1584:	2100      	movs	r1, #0
    1586:	a881      	add	r0, sp, #516	; 0x204
    1588:	f001 feea 	bl	3360 <mbedtls_sha256_starts_ret>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    158c:	2208      	movs	r2, #8
    158e:	4919      	ldr	r1, [pc, #100]	; (15f4 <bootutil_cmp_rsasig+0xe4>)
    1590:	a881      	add	r0, sp, #516	; 0x204
    1592:	f005 ffc8 	bl	7526 <mbedtls_sha256_update_ret>
    1596:	2220      	movs	r2, #32
    1598:	4631      	mov	r1, r6
    159a:	a881      	add	r0, sp, #516	; 0x204
    159c:	f005 ffc3 	bl	7526 <mbedtls_sha256_update_ret>
    15a0:	2220      	movs	r2, #32
    15a2:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
    15a6:	a881      	add	r0, sp, #516	; 0x204
    15a8:	f005 ffbd 	bl	7526 <mbedtls_sha256_update_ret>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    15ac:	a901      	add	r1, sp, #4
    15ae:	a881      	add	r0, sp, #516	; 0x204
    15b0:	f005 fffc 	bl	75ac <mbedtls_sha256_finish_ret>
    bootutil_sha256_update(&shactx, &db_mask[PSS_MASK_SALT_POS], PSS_SLEN);
    bootutil_sha256_finish(&shactx, h2);

    /* Step 14.  If H = H', output "consistent".  Otherwise, output
     * "inconsistent". */
    if (memcmp(h2, &em[PSS_HASH_OFFSET], PSS_HLEN) != 0) {
    15b4:	2220      	movs	r2, #32
    15b6:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
    15ba:	a801      	add	r0, sp, #4
    15bc:	f004 f8f6 	bl	57ac <memcmp>
    15c0:	4603      	mov	r3, r0
    15c2:	b180      	cbz	r0, 15e6 <bootutil_cmp_rsasig+0xd6>
        return -1;
    15c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15c8:	e00d      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
        return -1;
    15ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15ce:	e00a      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
        return -1;
    15d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15d4:	e007      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
        return -1;
    15d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15da:	e004      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
        return -1;
    15dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15e0:	e001      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
            return -1;
    15e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }

    return 0;
}
    15e6:	4618      	mov	r0, r3
    15e8:	f50d 7d1c 	add.w	sp, sp, #624	; 0x270
    15ec:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
    15ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    15f2:	e7f8      	b.n	15e6 <bootutil_cmp_rsasig+0xd6>
    15f4:	000081a4 	.word	0x000081a4

000015f8 <bootutil_verify_sig>:

int
bootutil_verify_sig(uint8_t *hash, uint32_t hlen, uint8_t *sig, size_t slen,
  uint8_t key_id)
{
    15f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    15fc:	b0ac      	sub	sp, #176	; 0xb0
    15fe:	4606      	mov	r6, r0
    1600:	460f      	mov	r7, r1
    1602:	4690      	mov	r8, r2
    1604:	461d      	mov	r5, r3
    1606:	f89d 40c8 	ldrb.w	r4, [sp, #200]	; 0xc8
    mbedtls_rsa_context ctx;
    int rc;
    uint8_t *cp;
    uint8_t *end;

    mbedtls_rsa_init(&ctx, 0, 0);
    160a:	2200      	movs	r2, #0
    160c:	4611      	mov	r1, r2
    160e:	a801      	add	r0, sp, #4
    1610:	f005 ff3d 	bl	748e <mbedtls_rsa_init>

    cp = (uint8_t *)bootutil_keys[key_id].key;
    1614:	4b11      	ldr	r3, [pc, #68]	; (165c <bootutil_verify_sig+0x64>)
    1616:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
    161a:	9200      	str	r2, [sp, #0]
    end = cp + *bootutil_keys[key_id].len;
    161c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    1620:	685b      	ldr	r3, [r3, #4]
    1622:	681b      	ldr	r3, [r3, #0]

    rc = bootutil_parse_rsakey(&ctx, &cp, end);
    1624:	441a      	add	r2, r3
    1626:	4669      	mov	r1, sp
    1628:	a801      	add	r0, sp, #4
    162a:	f003 fa2f 	bl	4a8c <bootutil_parse_rsakey>
    if (rc || slen != ctx.len) {
    162e:	4604      	mov	r4, r0
    1630:	b910      	cbnz	r0, 1638 <bootutil_verify_sig+0x40>
    1632:	9b02      	ldr	r3, [sp, #8]
    1634:	42ab      	cmp	r3, r5
    1636:	d006      	beq.n	1646 <bootutil_verify_sig+0x4e>
        mbedtls_rsa_free(&ctx);
    1638:	a801      	add	r0, sp, #4
    163a:	f005 ff36 	bl	74aa <mbedtls_rsa_free>
    }
    rc = bootutil_cmp_rsasig(&ctx, hash, hlen, sig);
    mbedtls_rsa_free(&ctx);

    return rc;
}
    163e:	4620      	mov	r0, r4
    1640:	b02c      	add	sp, #176	; 0xb0
    1642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rc = bootutil_cmp_rsasig(&ctx, hash, hlen, sig);
    1646:	4643      	mov	r3, r8
    1648:	463a      	mov	r2, r7
    164a:	4631      	mov	r1, r6
    164c:	a801      	add	r0, sp, #4
    164e:	f7ff ff5f 	bl	1510 <bootutil_cmp_rsasig>
    1652:	4604      	mov	r4, r0
    mbedtls_rsa_free(&ctx);
    1654:	a801      	add	r0, sp, #4
    1656:	f005 ff28 	bl	74aa <mbedtls_rsa_free>
    return rc;
    165a:	e7f0      	b.n	163e <bootutil_verify_sig+0x46>
    165c:	00007e94 	.word	0x00007e94

00001660 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    1660:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    1662:	680b      	ldr	r3, [r1, #0]
    1664:	3301      	adds	r3, #1
    1666:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    1668:	4b01      	ldr	r3, [pc, #4]	; (1670 <char_out+0x10>)
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	4798      	blx	r3
}
    166e:	bd08      	pop	{r3, pc}
    1670:	20005b38 	.word	0x20005b38

00001674 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
    1674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1678:	b083      	sub	sp, #12
    167a:	4682      	mov	sl, r0
    167c:	9101      	str	r1, [sp, #4]
    167e:	4615      	mov	r5, r2
    1680:	469b      	mov	fp, r3
    1682:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
	if (sizeof(long) == 8) {
		pos *= 10000000000;
	}

	/* make sure we don't skip if value is zero */
	if (min_width <= 0) {
    1686:	f1b9 0f00 	cmp.w	r9, #0
    168a:	dd2c      	ble.n	16e6 <_printk_dec_ulong+0x72>
		min_width = 1;
    168c:	f04f 0801 	mov.w	r8, #1
    1690:	260a      	movs	r6, #10
    1692:	2700      	movs	r7, #0
    1694:	4c21      	ldr	r4, [pc, #132]	; (171c <_printk_dec_ulong+0xa8>)
    1696:	e010      	b.n	16ba <_printk_dec_ulong+0x46>
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
    1698:	fbb5 f0f4 	udiv	r0, r5, r4
    169c:	9901      	ldr	r1, [sp, #4]
    169e:	3030      	adds	r0, #48	; 0x30
    16a0:	47d0      	blx	sl
			digits++;
    16a2:	f108 0801 	add.w	r8, r8, #1
			found_largest_digit = 1;
    16a6:	2701      	movs	r7, #1
		} else if (remaining <= min_width
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
    16a8:	3e01      	subs	r6, #1
		remainder %= pos;
    16aa:	fbb5 f3f4 	udiv	r3, r5, r4
    16ae:	fb04 5513 	mls	r5, r4, r3, r5
		pos /= 10;
    16b2:	4b1b      	ldr	r3, [pc, #108]	; (1720 <_printk_dec_ulong+0xac>)
    16b4:	fba3 3404 	umull	r3, r4, r3, r4
    16b8:	08e4      	lsrs	r4, r4, #3
	while (pos >= 10) {
    16ba:	2c09      	cmp	r4, #9
    16bc:	d916      	bls.n	16ec <_printk_dec_ulong+0x78>
		if (found_largest_digit != 0 || remainder >= pos) {
    16be:	2f00      	cmp	r7, #0
    16c0:	d1ea      	bne.n	1698 <_printk_dec_ulong+0x24>
    16c2:	42ac      	cmp	r4, r5
    16c4:	d9e8      	bls.n	1698 <_printk_dec_ulong+0x24>
		} else if (remaining <= min_width
    16c6:	454e      	cmp	r6, r9
    16c8:	dcee      	bgt.n	16a8 <_printk_dec_ulong+0x34>
				&& padding < PAD_SPACE_AFTER) {
    16ca:	f1bb 0f02 	cmp.w	fp, #2
    16ce:	d8eb      	bhi.n	16a8 <_printk_dec_ulong+0x34>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    16d0:	f1bb 0f01 	cmp.w	fp, #1
    16d4:	d005      	beq.n	16e2 <_printk_dec_ulong+0x6e>
    16d6:	2020      	movs	r0, #32
    16d8:	9901      	ldr	r1, [sp, #4]
    16da:	47d0      	blx	sl
			digits++;
    16dc:	f108 0801 	add.w	r8, r8, #1
    16e0:	e7e2      	b.n	16a8 <_printk_dec_ulong+0x34>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    16e2:	2030      	movs	r0, #48	; 0x30
    16e4:	e7f8      	b.n	16d8 <_printk_dec_ulong+0x64>
		min_width = 1;
    16e6:	f04f 0901 	mov.w	r9, #1
    16ea:	e7cf      	b.n	168c <_printk_dec_ulong+0x18>
	}
	out((int)(remainder + 48), ctx);
    16ec:	9901      	ldr	r1, [sp, #4]
    16ee:	f105 0030 	add.w	r0, r5, #48	; 0x30
    16f2:	47d0      	blx	sl

	if (padding == PAD_SPACE_AFTER) {
    16f4:	f1bb 0f03 	cmp.w	fp, #3
    16f8:	d002      	beq.n	1700 <_printk_dec_ulong+0x8c>
		remaining = min_width - digits;
		while (remaining-- > 0) {
			out(' ', ctx);
		}
	}
}
    16fa:	b003      	add	sp, #12
    16fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		remaining = min_width - digits;
    1700:	eba9 0808 	sub.w	r8, r9, r8
		while (remaining-- > 0) {
    1704:	e003      	b.n	170e <_printk_dec_ulong+0x9a>
			out(' ', ctx);
    1706:	9901      	ldr	r1, [sp, #4]
    1708:	2020      	movs	r0, #32
    170a:	47d0      	blx	sl
		while (remaining-- > 0) {
    170c:	46a0      	mov	r8, r4
    170e:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
    1712:	f1b8 0f00 	cmp.w	r8, #0
    1716:	dcf6      	bgt.n	1706 <_printk_dec_ulong+0x92>
    1718:	e7ef      	b.n	16fa <_printk_dec_ulong+0x86>
    171a:	bf00      	nop
    171c:	3b9aca00 	.word	0x3b9aca00
    1720:	cccccccd 	.word	0xcccccccd

00001724 <__printk_hook_install>:
	_char_out = fn;
    1724:	4b01      	ldr	r3, [pc, #4]	; (172c <__printk_hook_install+0x8>)
    1726:	6018      	str	r0, [r3, #0]
}
    1728:	4770      	bx	lr
    172a:	bf00      	nop
    172c:	20005b38 	.word	0x20005b38

00001730 <vprintk>:
{
    1730:	b500      	push	{lr}
    1732:	b083      	sub	sp, #12
	struct out_context ctx = { 0 };
    1734:	2300      	movs	r3, #0
    1736:	9301      	str	r3, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
    1738:	460b      	mov	r3, r1
    173a:	4602      	mov	r2, r0
    173c:	a901      	add	r1, sp, #4
    173e:	4803      	ldr	r0, [pc, #12]	; (174c <vprintk+0x1c>)
    1740:	f003 fb96 	bl	4e70 <z_vprintk>
}
    1744:	b003      	add	sp, #12
    1746:	f85d fb04 	ldr.w	pc, [sp], #4
    174a:	bf00      	nop
    174c:	00001661 	.word	0x00001661

00001750 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
    1750:	f04f 0220 	mov.w	r2, #32
    1754:	f3ef 8311 	mrs	r3, BASEPRI
    1758:	f382 8811 	msr	BASEPRI, r2
    175c:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1760:	4a04      	ldr	r2, [pc, #16]	; (1774 <nordicsemi_nrf91_init+0x24>)
    1762:	2101      	movs	r1, #1
    1764:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1768:	f383 8811 	msr	BASEPRI, r3
    176c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1770:	2000      	movs	r0, #0
    1772:	4770      	bx	lr
    1774:	50039000 	.word	0x50039000

00001778 <log_generic>:

	return args;
}

void log_generic(struct log_msg_ids src_level, const char *fmt, va_list ap)
{
    1778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    177c:	b083      	sub	sp, #12
    177e:	4680      	mov	r8, r0
    1780:	460f      	mov	r7, r1
    1782:	4616      	mov	r6, r2
	if (_is_user_context()) {
		log_generic_from_user(src_level, fmt, ap);
	} else  if (IS_ENABLED(CONFIG_LOG_IMMEDIATE) &&
	    (!IS_ENABLED(CONFIG_LOG_FRONTEND))) {
		struct log_backend const *backend;
		u32_t timestamp = timestamp_func();
    1784:	4b11      	ldr	r3, [pc, #68]	; (17cc <log_generic+0x54>)
    1786:	681b      	ldr	r3, [r3, #0]
    1788:	4798      	blx	r3
    178a:	4681      	mov	r9, r0

		for (int i = 0; i < log_backend_count_get(); i++) {
    178c:	2400      	movs	r4, #0
    178e:	e000      	b.n	1792 <log_generic+0x1a>
    1790:	3401      	adds	r4, #1
    1792:	4b0f      	ldr	r3, [pc, #60]	; (17d0 <log_generic+0x58>)
    1794:	4a0f      	ldr	r2, [pc, #60]	; (17d4 <log_generic+0x5c>)
    1796:	1a9b      	subs	r3, r3, r2
    1798:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    179c:	da12      	bge.n	17c4 <log_generic+0x4c>
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(u32_t idx)
{
	return &__log_backends_start[idx];
    179e:	480d      	ldr	r0, [pc, #52]	; (17d4 <log_generic+0x5c>)
    17a0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    17a4:	6843      	ldr	r3, [r0, #4]
    17a6:	795b      	ldrb	r3, [r3, #5]
			backend = log_backend_get(i);

			if (log_backend_is_active(backend)) {
    17a8:	2b00      	cmp	r3, #0
    17aa:	d0f1      	beq.n	1790 <log_generic+0x18>
	if (backend->api->put_sync_string) {
    17ac:	0123      	lsls	r3, r4, #4
    17ae:	4a09      	ldr	r2, [pc, #36]	; (17d4 <log_generic+0x5c>)
    17b0:	58d3      	ldr	r3, [r2, r3]
    17b2:	685d      	ldr	r5, [r3, #4]
    17b4:	2d00      	cmp	r5, #0
    17b6:	d0eb      	beq.n	1790 <log_generic+0x18>
		backend->api->put_sync_string(backend, src_level,
    17b8:	9600      	str	r6, [sp, #0]
    17ba:	463b      	mov	r3, r7
    17bc:	464a      	mov	r2, r9
    17be:	4641      	mov	r1, r8
    17c0:	47a8      	blx	r5
    17c2:	e7e5      	b.n	1790 <log_generic+0x18>
			args[i] = va_arg(ap, log_arg_t);
		}

		log_n(fmt, args, nargs, src_level);
	}
}
    17c4:	b003      	add	sp, #12
    17c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    17ca:	bf00      	nop
    17cc:	20005b3c 	.word	0x20005b3c
    17d0:	00007d88 	.word	0x00007d88
    17d4:	00007d78 	.word	0x00007d78

000017d8 <log_core_init>:
	 */
	return k_cycle_get_32();
}

void log_core_init(void)
{
    17d8:	b508      	push	{r3, lr}
	/* Set default timestamp. */
	if (sys_clock_hw_cycles_per_sec() > 1000000) {
		timestamp_func = k_uptime_get_32;
		freq = 1000;
	} else {
		timestamp_func = k_cycle_get_32_wrapper;
    17da:	4b04      	ldr	r3, [pc, #16]	; (17ec <log_core_init+0x14>)
    17dc:	4a04      	ldr	r2, [pc, #16]	; (17f0 <log_core_init+0x18>)
    17de:	601a      	str	r2, [r3, #0]
		freq = sys_clock_hw_cycles_per_sec();
	}

	log_output_timestamp_freq_set(freq);
    17e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    17e4:	f000 fa08 	bl	1bf8 <log_output_timestamp_freq_set>
			LOG_FILTER_SLOT_SET(filters,
					    LOG_FILTER_AGGR_SLOT_IDX,
					    level);
		}
	}
}
    17e8:	bd08      	pop	{r3, pc}
    17ea:	bf00      	nop
    17ec:	20005b3c 	.word	0x20005b3c
    17f0:	000051db 	.word	0x000051db

000017f4 <log_source_name_get>:
	return log_sources_count();
}

const char *log_source_name_get(u32_t domain_id, u32_t src_id)
{
	return src_id < log_sources_count() ? log_name_get(src_id) : NULL;
    17f4:	4b05      	ldr	r3, [pc, #20]	; (180c <log_source_name_get+0x18>)
    17f6:	4a06      	ldr	r2, [pc, #24]	; (1810 <log_source_name_get+0x1c>)
    17f8:	1a9b      	subs	r3, r3, r2
    17fa:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
    17fe:	d202      	bcs.n	1806 <log_source_name_get+0x12>
 * @param source_id Source ID.
 * @return Name.
 */
static inline const char *log_name_get(u32_t source_id)
{
	return __log_const_start[source_id].name;
    1800:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
    1804:	4770      	bx	lr
    1806:	2000      	movs	r0, #0
}
    1808:	4770      	bx	lr
    180a:	bf00      	nop
    180c:	00007d78 	.word	0x00007d78
    1810:	00007d48 	.word	0x00007d48

00001814 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			u32_t level)
{
    1814:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	u32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    1816:	4b0b      	ldr	r3, [pc, #44]	; (1844 <log_backend_enable+0x30>)
    1818:	1ac3      	subs	r3, r0, r3
    181a:	111b      	asrs	r3, r3, #4
    181c:	3301      	adds	r3, #1
	backend->cb->id = id;
    181e:	6842      	ldr	r2, [r0, #4]
    1820:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
    1822:	6843      	ldr	r3, [r0, #4]
    1824:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    1826:	6843      	ldr	r3, [r0, #4]
    1828:	2201      	movs	r2, #1
    182a:	715a      	strb	r2, [r3, #5]
	log_backend_activate(backend, ctx);

	/* Wakeup logger thread after attaching first backend. It might be
	 * blocked with log messages pending.
	 */
	if (!backend_attached) {
    182c:	4b06      	ldr	r3, [pc, #24]	; (1848 <log_backend_enable+0x34>)
    182e:	781b      	ldrb	r3, [r3, #0]
    1830:	b11b      	cbz	r3, 183a <log_backend_enable+0x26>
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    1832:	4b05      	ldr	r3, [pc, #20]	; (1848 <log_backend_enable+0x34>)
    1834:	2201      	movs	r2, #1
    1836:	701a      	strb	r2, [r3, #0]
}
    1838:	bd08      	pop	{r3, pc}
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    183a:	4804      	ldr	r0, [pc, #16]	; (184c <log_backend_enable+0x38>)
    183c:	f002 fc80 	bl	4140 <z_impl_k_sem_give>
    1840:	e7f7      	b.n	1832 <log_backend_enable+0x1e>
    1842:	bf00      	nop
    1844:	00007d78 	.word	0x00007d78
    1848:	20002b2c 	.word	0x20002b2c
    184c:	20005c20 	.word	0x20005c20

00001850 <log_init>:
{
    1850:	b538      	push	{r3, r4, r5, lr}
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    1852:	4b13      	ldr	r3, [pc, #76]	; (18a0 <log_init+0x50>)
    1854:	e8d3 2fef 	ldaex	r2, [r3]
    1858:	1c51      	adds	r1, r2, #1
    185a:	e8c3 1fe0 	stlex	r0, r1, [r3]
    185e:	2800      	cmp	r0, #0
    1860:	d1f8      	bne.n	1854 <log_init+0x4>
	if (atomic_inc(&initialized) != 0) {
    1862:	b9da      	cbnz	r2, 189c <log_init+0x4c>
	for (i = 0; i < log_backend_count_get(); i++) {
    1864:	2400      	movs	r4, #0
    1866:	e005      	b.n	1874 <log_init+0x24>
			log_backend_enable(backend, NULL, CONFIG_LOG_MAX_LEVEL);
    1868:	2204      	movs	r2, #4
    186a:	2100      	movs	r1, #0
    186c:	4628      	mov	r0, r5
    186e:	f7ff ffd1 	bl	1814 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    1872:	3401      	adds	r4, #1
    1874:	4b0b      	ldr	r3, [pc, #44]	; (18a4 <log_init+0x54>)
    1876:	4a0c      	ldr	r2, [pc, #48]	; (18a8 <log_init+0x58>)
    1878:	1a9b      	subs	r3, r3, r2
    187a:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    187e:	da0d      	bge.n	189c <log_init+0x4c>
	return &__log_backends_start[idx];
    1880:	4d09      	ldr	r5, [pc, #36]	; (18a8 <log_init+0x58>)
    1882:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
    1886:	7b2b      	ldrb	r3, [r5, #12]
    1888:	2b00      	cmp	r3, #0
    188a:	d0f2      	beq.n	1872 <log_init+0x22>
			if (backend->api->init != NULL) {
    188c:	0123      	lsls	r3, r4, #4
    188e:	4a06      	ldr	r2, [pc, #24]	; (18a8 <log_init+0x58>)
    1890:	58d3      	ldr	r3, [r2, r3]
    1892:	695b      	ldr	r3, [r3, #20]
    1894:	2b00      	cmp	r3, #0
    1896:	d0e7      	beq.n	1868 <log_init+0x18>
				backend->api->init();
    1898:	4798      	blx	r3
    189a:	e7e5      	b.n	1868 <log_init+0x18>
}
    189c:	bd38      	pop	{r3, r4, r5, pc}
    189e:	bf00      	nop
    18a0:	20002978 	.word	0x20002978
    18a4:	00007d88 	.word	0x00007d88
    18a8:	00007d78 	.word	0x00007d78

000018ac <z_impl_log_panic>:
	if (panic_mode) {
    18ac:	4b10      	ldr	r3, [pc, #64]	; (18f0 <z_impl_log_panic+0x44>)
    18ae:	781b      	ldrb	r3, [r3, #0]
    18b0:	b103      	cbz	r3, 18b4 <z_impl_log_panic+0x8>
    18b2:	4770      	bx	lr
{
    18b4:	b510      	push	{r4, lr}
	log_init();
    18b6:	f7ff ffcb 	bl	1850 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
    18ba:	2400      	movs	r4, #0
    18bc:	e000      	b.n	18c0 <z_impl_log_panic+0x14>
    18be:	3401      	adds	r4, #1
    18c0:	4b0c      	ldr	r3, [pc, #48]	; (18f4 <z_impl_log_panic+0x48>)
    18c2:	4a0d      	ldr	r2, [pc, #52]	; (18f8 <z_impl_log_panic+0x4c>)
    18c4:	1a9b      	subs	r3, r3, r2
    18c6:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    18ca:	da0c      	bge.n	18e6 <z_impl_log_panic+0x3a>
    18cc:	480a      	ldr	r0, [pc, #40]	; (18f8 <z_impl_log_panic+0x4c>)
    18ce:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
    18d2:	6843      	ldr	r3, [r0, #4]
    18d4:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
    18d6:	2b00      	cmp	r3, #0
    18d8:	d0f1      	beq.n	18be <z_impl_log_panic+0x12>
	backend->api->panic(backend);
    18da:	0123      	lsls	r3, r4, #4
    18dc:	4a06      	ldr	r2, [pc, #24]	; (18f8 <z_impl_log_panic+0x4c>)
    18de:	58d3      	ldr	r3, [r2, r3]
    18e0:	691b      	ldr	r3, [r3, #16]
    18e2:	4798      	blx	r3
    18e4:	e7eb      	b.n	18be <z_impl_log_panic+0x12>
	panic_mode = true;
    18e6:	4b02      	ldr	r3, [pc, #8]	; (18f0 <z_impl_log_panic+0x44>)
    18e8:	2201      	movs	r2, #1
    18ea:	701a      	strb	r2, [r3, #0]
}
    18ec:	bd10      	pop	{r4, pc}
    18ee:	bf00      	nop
    18f0:	20002b2d 	.word	0x20002b2d
    18f4:	00007d88 	.word	0x00007d88
    18f8:	00007d78 	.word	0x00007d78

000018fc <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *log_output,
			   const char *fmt, ...)
{
    18fc:	b40e      	push	{r1, r2, r3}
    18fe:	b500      	push	{lr}
    1900:	b082      	sub	sp, #8
    1902:	ab03      	add	r3, sp, #12
    1904:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
    1908:	9301      	str	r3, [sp, #4]
#if !defined(CONFIG_NEWLIB_LIBC) && !defined(CONFIG_ARCH_POSIX) && \
    defined(CONFIG_LOG_ENABLE_FANCY_OUTPUT_FORMATTING)
	length = z_prf(out_func, (void *)log_output, (char *)fmt, args);
#else
	z_vprintk(out_func, (void *)log_output, fmt, args);
    190a:	4601      	mov	r1, r0
    190c:	4804      	ldr	r0, [pc, #16]	; (1920 <print_formatted+0x24>)
    190e:	f003 faaf 	bl	4e70 <z_vprintk>
#endif
	va_end(args);

	return length;
}
    1912:	2000      	movs	r0, #0
    1914:	b002      	add	sp, #8
    1916:	f85d eb04 	ldr.w	lr, [sp], #4
    191a:	b003      	add	sp, #12
    191c:	4770      	bx	lr
    191e:	bf00      	nop
    1920:	000052d1 	.word	0x000052d1

00001924 <timestamp_print>:
	log_output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *log_output,
			   u32_t flags, u32_t timestamp)
{
    1924:	b5f0      	push	{r4, r5, r6, r7, lr}
    1926:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
    1928:	f011 0f44 	tst.w	r1, #68	; 0x44
    192c:	d005      	beq.n	193a <timestamp_print+0x16>
		length = print_formatted(log_output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
    192e:	4b1a      	ldr	r3, [pc, #104]	; (1998 <timestamp_print+0x74>)
    1930:	6819      	ldr	r1, [r3, #0]
    1932:	b931      	cbnz	r1, 1942 <timestamp_print+0x1e>
			length = print_formatted(log_output,
						 "[%02d:%02d:%02d.%03d,%03d] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
    1934:	2000      	movs	r0, #0
	}

	return length;
}
    1936:	b005      	add	sp, #20
    1938:	bdf0      	pop	{r4, r5, r6, r7, pc}
		length = print_formatted(log_output, "[%08lu] ", timestamp);
    193a:	4918      	ldr	r1, [pc, #96]	; (199c <timestamp_print+0x78>)
    193c:	f7ff ffde 	bl	18fc <print_formatted>
    1940:	e7f9      	b.n	1936 <timestamp_print+0x12>
		timestamp /= timestamp_div;
    1942:	4b17      	ldr	r3, [pc, #92]	; (19a0 <timestamp_print+0x7c>)
    1944:	681d      	ldr	r5, [r3, #0]
    1946:	fbb2 f5f5 	udiv	r5, r2, r5
		seconds = timestamp / freq;
    194a:	fbb5 f4f1 	udiv	r4, r5, r1
		hours = seconds / 3600U;
    194e:	4a15      	ldr	r2, [pc, #84]	; (19a4 <timestamp_print+0x80>)
    1950:	fba2 3204 	umull	r3, r2, r2, r4
    1954:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
    1956:	f44f 6661 	mov.w	r6, #3600	; 0xe10
    195a:	fb06 4612 	mls	r6, r6, r2, r4
		mins = seconds / 60U;
    195e:	4b12      	ldr	r3, [pc, #72]	; (19a8 <timestamp_print+0x84>)
    1960:	fba3 7306 	umull	r7, r3, r3, r6
    1964:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
    1966:	fb01 5414 	mls	r4, r1, r4, r5
		ms = (remainder * 1000U) / freq;
    196a:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    196e:	fb05 f404 	mul.w	r4, r5, r4
    1972:	fbb4 f7f1 	udiv	r7, r4, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1976:	fb07 4411 	mls	r4, r7, r1, r4
    197a:	fb05 f404 	mul.w	r4, r5, r4
    197e:	fbb4 f1f1 	udiv	r1, r4, r1
			length = print_formatted(log_output,
    1982:	9102      	str	r1, [sp, #8]
    1984:	9701      	str	r7, [sp, #4]
    1986:	ebc3 1403 	rsb	r4, r3, r3, lsl #4
    198a:	00a1      	lsls	r1, r4, #2
    198c:	1a71      	subs	r1, r6, r1
    198e:	9100      	str	r1, [sp, #0]
    1990:	4906      	ldr	r1, [pc, #24]	; (19ac <timestamp_print+0x88>)
    1992:	f7ff ffb3 	bl	18fc <print_formatted>
    1996:	e7ce      	b.n	1936 <timestamp_print+0x12>
    1998:	2000297c 	.word	0x2000297c
    199c:	00008380 	.word	0x00008380
    19a0:	20002980 	.word	0x20002980
    19a4:	91a2b3c5 	.word	0x91a2b3c5
    19a8:	88888889 	.word	0x88888889
    19ac:	0000838c 	.word	0x0000838c

000019b0 <color_print>:

static void color_print(const struct log_output *log_output,
			bool color, bool start, u32_t level)
{
	if (color) {
    19b0:	b161      	cbz	r1, 19cc <color_print+0x1c>
{
    19b2:	b508      	push	{r3, lr}
		const char *color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    19b4:	b12a      	cbz	r2, 19c2 <color_print+0x12>
		const char *color = start && (colors[level] != NULL) ?
    19b6:	4a06      	ldr	r2, [pc, #24]	; (19d0 <color_print+0x20>)
    19b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    19bc:	b912      	cbnz	r2, 19c4 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    19be:	4a05      	ldr	r2, [pc, #20]	; (19d4 <color_print+0x24>)
    19c0:	e000      	b.n	19c4 <color_print+0x14>
    19c2:	4a04      	ldr	r2, [pc, #16]	; (19d4 <color_print+0x24>)
		print_formatted(log_output, "%s", color);
    19c4:	4904      	ldr	r1, [pc, #16]	; (19d8 <color_print+0x28>)
    19c6:	f7ff ff99 	bl	18fc <print_formatted>
	}
}
    19ca:	bd08      	pop	{r3, pc}
    19cc:	4770      	bx	lr
    19ce:	bf00      	nop
    19d0:	00008308 	.word	0x00008308
    19d4:	000082fc 	.word	0x000082fc
    19d8:	00008304 	.word	0x00008304

000019dc <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    19dc:	f011 0f10 	tst.w	r1, #16
    19e0:	d10b      	bne.n	19fa <newline_print+0x1e>
{
    19e2:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    19e4:	f011 0f20 	tst.w	r1, #32
    19e8:	d003      	beq.n	19f2 <newline_print+0x16>
		print_formatted(ctx, "\n");
    19ea:	4904      	ldr	r1, [pc, #16]	; (19fc <newline_print+0x20>)
    19ec:	f7ff ff86 	bl	18fc <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
    19f0:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
    19f2:	4903      	ldr	r1, [pc, #12]	; (1a00 <newline_print+0x24>)
    19f4:	f7ff ff82 	bl	18fc <print_formatted>
    19f8:	e7fa      	b.n	19f0 <newline_print+0x14>
    19fa:	4770      	bx	lr
    19fc:	0000852c 	.word	0x0000852c
    1a00:	00008344 	.word	0x00008344

00001a04 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *log_output,
			       const u8_t *data, u32_t length,
			       int prefix_offset, u32_t flags)
{
    1a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1a08:	4605      	mov	r5, r0
    1a0a:	460f      	mov	r7, r1
    1a0c:	4616      	mov	r6, r2
    1a0e:	4698      	mov	r8, r3
	newline_print(log_output, flags);
    1a10:	9906      	ldr	r1, [sp, #24]
    1a12:	f7ff ffe3 	bl	19dc <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
    1a16:	2400      	movs	r4, #0
    1a18:	e004      	b.n	1a24 <hexdump_line_print+0x20>
		print_formatted(log_output, " ");
    1a1a:	4924      	ldr	r1, [pc, #144]	; (1aac <hexdump_line_print+0xa8>)
    1a1c:	4628      	mov	r0, r5
    1a1e:	f7ff ff6d 	bl	18fc <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    1a22:	3401      	adds	r4, #1
    1a24:	4544      	cmp	r4, r8
    1a26:	dbf8      	blt.n	1a1a <hexdump_line_print+0x16>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a28:	2400      	movs	r4, #0
    1a2a:	e009      	b.n	1a40 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    1a2c:	491f      	ldr	r1, [pc, #124]	; (1aac <hexdump_line_print+0xa8>)
    1a2e:	4628      	mov	r0, r5
    1a30:	f7ff ff64 	bl	18fc <print_formatted>
    1a34:	e00b      	b.n	1a4e <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(log_output, "%02x ", data[i]);
		} else {
			print_formatted(log_output, "   ");
    1a36:	491e      	ldr	r1, [pc, #120]	; (1ab0 <hexdump_line_print+0xac>)
    1a38:	4628      	mov	r0, r5
    1a3a:	f7ff ff5f 	bl	18fc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a3e:	3401      	adds	r4, #1
    1a40:	2c0f      	cmp	r4, #15
    1a42:	dc0c      	bgt.n	1a5e <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
    1a44:	2c00      	cmp	r4, #0
    1a46:	dd02      	ble.n	1a4e <hexdump_line_print+0x4a>
    1a48:	f014 0f07 	tst.w	r4, #7
    1a4c:	d0ee      	beq.n	1a2c <hexdump_line_print+0x28>
		if (i < length) {
    1a4e:	42b4      	cmp	r4, r6
    1a50:	d2f1      	bcs.n	1a36 <hexdump_line_print+0x32>
			print_formatted(log_output, "%02x ", data[i]);
    1a52:	5d3a      	ldrb	r2, [r7, r4]
    1a54:	4917      	ldr	r1, [pc, #92]	; (1ab4 <hexdump_line_print+0xb0>)
    1a56:	4628      	mov	r0, r5
    1a58:	f7ff ff50 	bl	18fc <print_formatted>
    1a5c:	e7ef      	b.n	1a3e <hexdump_line_print+0x3a>
		}
	}

	print_formatted(log_output, "|");
    1a5e:	4916      	ldr	r1, [pc, #88]	; (1ab8 <hexdump_line_print+0xb4>)
    1a60:	4628      	mov	r0, r5
    1a62:	f7ff ff4b 	bl	18fc <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a66:	2400      	movs	r4, #0
    1a68:	e009      	b.n	1a7e <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    1a6a:	4910      	ldr	r1, [pc, #64]	; (1aac <hexdump_line_print+0xa8>)
    1a6c:	4628      	mov	r0, r5
    1a6e:	f7ff ff45 	bl	18fc <print_formatted>
    1a72:	e00b      	b.n	1a8c <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(log_output, "%c",
    1a74:	4911      	ldr	r1, [pc, #68]	; (1abc <hexdump_line_print+0xb8>)
    1a76:	4628      	mov	r0, r5
    1a78:	f7ff ff40 	bl	18fc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a7c:	3401      	adds	r4, #1
    1a7e:	2c0f      	cmp	r4, #15
    1a80:	dc12      	bgt.n	1aa8 <hexdump_line_print+0xa4>
		if (i > 0 && !(i % 8)) {
    1a82:	2c00      	cmp	r4, #0
    1a84:	dd02      	ble.n	1a8c <hexdump_line_print+0x88>
    1a86:	f014 0f07 	tst.w	r4, #7
    1a8a:	d0ee      	beq.n	1a6a <hexdump_line_print+0x66>
		if (i < length) {
    1a8c:	42b4      	cmp	r4, r6
    1a8e:	d206      	bcs.n	1a9e <hexdump_line_print+0x9a>
			char c = (char)data[i];
    1a90:	5d3a      	ldrb	r2, [r7, r4]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isprint(int c)
{
	return (int)((((unsigned)c) >= ' ') &&
    1a92:	f1a2 0320 	sub.w	r3, r2, #32
			print_formatted(log_output, "%c",
    1a96:	2b5e      	cmp	r3, #94	; 0x5e
    1a98:	d9ec      	bls.n	1a74 <hexdump_line_print+0x70>
    1a9a:	222e      	movs	r2, #46	; 0x2e
    1a9c:	e7ea      	b.n	1a74 <hexdump_line_print+0x70>
			      isprint((int)c) ? c : '.');
		} else {
			print_formatted(log_output, " ");
    1a9e:	4903      	ldr	r1, [pc, #12]	; (1aac <hexdump_line_print+0xa8>)
    1aa0:	4628      	mov	r0, r5
    1aa2:	f7ff ff2b 	bl	18fc <print_formatted>
    1aa6:	e7e9      	b.n	1a7c <hexdump_line_print+0x78>
		}
	}
}
    1aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1aac:	00008340 	.word	0x00008340
    1ab0:	00008324 	.word	0x00008324
    1ab4:	0000831c 	.word	0x0000831c
    1ab8:	00008328 	.word	0x00008328
    1abc:	0000832c 	.word	0x0000832c

00001ac0 <ids_print>:
{
    1ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ac2:	4604      	mov	r4, r0
    1ac4:	4616      	mov	r6, r2
    1ac6:	461f      	mov	r7, r3
	if (level_on) {
    1ac8:	b949      	cbnz	r1, 1ade <ids_print+0x1e>
	int total = 0;
    1aca:	2500      	movs	r5, #0
	total += print_formatted(log_output,
    1acc:	b186      	cbz	r6, 1af0 <ids_print+0x30>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    1ace:	2301      	movs	r3, #1
    1ad0:	9a07      	ldr	r2, [sp, #28]
    1ad2:	4093      	lsls	r3, r2
				(func_on &&
    1ad4:	f013 0f10 	tst.w	r3, #16
    1ad8:	d116      	bne.n	1b08 <ids_print+0x48>
	total += print_formatted(log_output,
    1ada:	4e0c      	ldr	r6, [pc, #48]	; (1b0c <ids_print+0x4c>)
    1adc:	e009      	b.n	1af2 <ids_print+0x32>
		total += print_formatted(log_output, "<%s> ", severity[level]);
    1ade:	4b0c      	ldr	r3, [pc, #48]	; (1b10 <ids_print+0x50>)
    1ae0:	9a07      	ldr	r2, [sp, #28]
    1ae2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1ae6:	490b      	ldr	r1, [pc, #44]	; (1b14 <ids_print+0x54>)
    1ae8:	f7ff ff08 	bl	18fc <print_formatted>
    1aec:	4605      	mov	r5, r0
    1aee:	e7ed      	b.n	1acc <ids_print+0xc>
	total += print_formatted(log_output,
    1af0:	4e06      	ldr	r6, [pc, #24]	; (1b0c <ids_print+0x4c>)
    1af2:	9906      	ldr	r1, [sp, #24]
    1af4:	4638      	mov	r0, r7
    1af6:	f7ff fe7d 	bl	17f4 <log_source_name_get>
    1afa:	4602      	mov	r2, r0
    1afc:	4631      	mov	r1, r6
    1afe:	4620      	mov	r0, r4
    1b00:	f7ff fefc 	bl	18fc <print_formatted>
}
    1b04:	4428      	add	r0, r5
    1b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	total += print_formatted(log_output,
    1b08:	4e03      	ldr	r6, [pc, #12]	; (1b18 <ids_print+0x58>)
    1b0a:	e7f2      	b.n	1af2 <ids_print+0x32>
    1b0c:	00008330 	.word	0x00008330
    1b10:	0000834c 	.word	0x0000834c
    1b14:	0000833c 	.word	0x0000833c
    1b18:	00008338 	.word	0x00008338

00001b1c <log_output_string>:
}

void log_output_string(const struct log_output *log_output,
		       struct log_msg_ids src_level, u32_t timestamp,
		       const char *fmt, va_list ap, u32_t flags)
{
    1b1c:	b570      	push	{r4, r5, r6, lr}
    1b1e:	b084      	sub	sp, #16
    1b20:	4605      	mov	r5, r0
    1b22:	461e      	mov	r6, r3
	int length;
	u8_t level = (u8_t)src_level.level;
	u8_t domain_id = (u8_t)src_level.domain_id;
    1b24:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	u16_t source_id = (u16_t)src_level.source_id;
    1b28:	f3c1 1089 	ubfx	r0, r1, #6, #10
		log_output_string_syst_process(log_output,
				src_level, fmt, ap, flags);
		return;
	}

	if (!raw_string) {
    1b2c:	f011 0407 	ands.w	r4, r1, #7
    1b30:	d10f      	bne.n	1b52 <log_output_string+0x36>

#if !defined(CONFIG_NEWLIB_LIBC) && !defined(CONFIG_ARCH_POSIX) && \
    defined(CONFIG_LOG_ENABLE_FANCY_OUTPUT_FORMATTING)
	length = z_prf(out_func, (void *)log_output, (char *)fmt, ap);
#else
	z_vprintk(out_func, (void *)log_output, fmt, ap);
    1b32:	9b08      	ldr	r3, [sp, #32]
    1b34:	4632      	mov	r2, r6
    1b36:	4629      	mov	r1, r5
    1b38:	4810      	ldr	r0, [pc, #64]	; (1b7c <log_output_string+0x60>)
    1b3a:	f003 f999 	bl	4e70 <z_vprintk>
#endif

	(void)length;

	if (raw_string) {
    1b3e:	b994      	cbnz	r4, 1b66 <log_output_string+0x4a>
		/* add \r if string ends with newline. */
		if (ends_with_newline(fmt)) {
    1b40:	4630      	mov	r0, r6
    1b42:	f003 fb6e 	bl	5222 <ends_with_newline>
    1b46:	b198      	cbz	r0, 1b70 <log_output_string+0x54>
			print_formatted(log_output, "\r");
    1b48:	490d      	ldr	r1, [pc, #52]	; (1b80 <log_output_string+0x64>)
    1b4a:	4628      	mov	r0, r5
    1b4c:	f7ff fed6 	bl	18fc <print_formatted>
    1b50:	e00e      	b.n	1b70 <log_output_string+0x54>
		prefix_print(log_output, flags, true, timestamp,
    1b52:	9002      	str	r0, [sp, #8]
    1b54:	9301      	str	r3, [sp, #4]
    1b56:	9400      	str	r4, [sp, #0]
    1b58:	4613      	mov	r3, r2
    1b5a:	2201      	movs	r2, #1
    1b5c:	9909      	ldr	r1, [sp, #36]	; 0x24
    1b5e:	4628      	mov	r0, r5
    1b60:	f003 fb82 	bl	5268 <prefix_print>
    1b64:	e7e5      	b.n	1b32 <log_output_string+0x16>
		}
	} else {
		postfix_print(log_output, flags, level);
    1b66:	4622      	mov	r2, r4
    1b68:	9909      	ldr	r1, [sp, #36]	; 0x24
    1b6a:	4628      	mov	r0, r5
    1b6c:	f003 fb70 	bl	5250 <postfix_print>
	}

	log_output_flush(log_output);
    1b70:	4628      	mov	r0, r5
    1b72:	f003 fba0 	bl	52b6 <log_output_flush>
}
    1b76:	b004      	add	sp, #16
    1b78:	bd70      	pop	{r4, r5, r6, pc}
    1b7a:	bf00      	nop
    1b7c:	000052d1 	.word	0x000052d1
    1b80:	00008348 	.word	0x00008348

00001b84 <log_output_hexdump>:

void log_output_hexdump(const struct log_output *log_output,
			     struct log_msg_ids src_level, u32_t timestamp,
			     const char *metadata, const u8_t *data,
			     u32_t length, u32_t flags)
{
    1b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1b88:	b084      	sub	sp, #16
    1b8a:	4680      	mov	r8, r0
    1b8c:	461d      	mov	r5, r3
    1b8e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    1b90:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    1b92:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	u32_t prefix_offset;
	u8_t level = (u8_t)src_level.level;
    1b94:	f001 0a07 	and.w	sl, r1, #7
	u8_t domain_id = (u8_t)src_level.domain_id;
    1b98:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	u16_t source_id = (u16_t)src_level.source_id;
    1b9c:	f3c1 1189 	ubfx	r1, r1, #6, #10
		log_output_hexdump_syst_process(log_output,
				src_level, data, length, flags);
		return;
	}

	prefix_offset = prefix_print(log_output, flags, true, timestamp,
    1ba0:	9102      	str	r1, [sp, #8]
    1ba2:	9301      	str	r3, [sp, #4]
    1ba4:	f8cd a000 	str.w	sl, [sp]
    1ba8:	4613      	mov	r3, r2
    1baa:	2201      	movs	r2, #1
    1bac:	4639      	mov	r1, r7
    1bae:	f003 fb5b 	bl	5268 <prefix_print>
    1bb2:	4681      	mov	r9, r0
				     level, domain_id, source_id);

	/* Print metadata */
	print_formatted(log_output, "%s", metadata);
    1bb4:	462a      	mov	r2, r5
    1bb6:	490f      	ldr	r1, [pc, #60]	; (1bf4 <log_output_hexdump+0x70>)
    1bb8:	4640      	mov	r0, r8
    1bba:	f7ff fe9f 	bl	18fc <print_formatted>

	while (length) {
    1bbe:	b16c      	cbz	r4, 1bdc <log_output_hexdump+0x58>
		u32_t part_len = length > HEXDUMP_BYTES_IN_LINE ?
    1bc0:	4625      	mov	r5, r4
    1bc2:	2c10      	cmp	r4, #16
    1bc4:	bf28      	it	cs
    1bc6:	2510      	movcs	r5, #16
				HEXDUMP_BYTES_IN_LINE : length;

		hexdump_line_print(log_output, data, part_len,
    1bc8:	9700      	str	r7, [sp, #0]
    1bca:	464b      	mov	r3, r9
    1bcc:	462a      	mov	r2, r5
    1bce:	4631      	mov	r1, r6
    1bd0:	4640      	mov	r0, r8
    1bd2:	f7ff ff17 	bl	1a04 <hexdump_line_print>
				   prefix_offset, flags);

		data += part_len;
    1bd6:	442e      	add	r6, r5
		length -= part_len;
    1bd8:	1b64      	subs	r4, r4, r5
    1bda:	e7f0      	b.n	1bbe <log_output_hexdump+0x3a>
	};

	postfix_print(log_output, flags, level);
    1bdc:	4652      	mov	r2, sl
    1bde:	4639      	mov	r1, r7
    1be0:	4640      	mov	r0, r8
    1be2:	f003 fb35 	bl	5250 <postfix_print>
	log_output_flush(log_output);
    1be6:	4640      	mov	r0, r8
    1be8:	f003 fb65 	bl	52b6 <log_output_flush>
}
    1bec:	b004      	add	sp, #16
    1bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1bf2:	bf00      	nop
    1bf4:	00008304 	.word	0x00008304

00001bf8 <log_output_timestamp_freq_set>:
	buffer_write(outf, (u8_t *)postfix, sizeof(postfix) - 1, dev);
}

void log_output_timestamp_freq_set(u32_t frequency)
{
	timestamp_div = 1U;
    1bf8:	4b07      	ldr	r3, [pc, #28]	; (1c18 <log_output_timestamp_freq_set+0x20>)
    1bfa:	2201      	movs	r2, #1
    1bfc:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    1bfe:	4b07      	ldr	r3, [pc, #28]	; (1c1c <log_output_timestamp_freq_set+0x24>)
    1c00:	4298      	cmp	r0, r3
    1c02:	d905      	bls.n	1c10 <log_output_timestamp_freq_set+0x18>
		frequency /= 2U;
    1c04:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    1c06:	4a04      	ldr	r2, [pc, #16]	; (1c18 <log_output_timestamp_freq_set+0x20>)
    1c08:	6813      	ldr	r3, [r2, #0]
    1c0a:	005b      	lsls	r3, r3, #1
    1c0c:	6013      	str	r3, [r2, #0]
    1c0e:	e7f6      	b.n	1bfe <log_output_timestamp_freq_set+0x6>
	}

	freq = frequency;
    1c10:	4b03      	ldr	r3, [pc, #12]	; (1c20 <log_output_timestamp_freq_set+0x28>)
    1c12:	6018      	str	r0, [r3, #0]
}
    1c14:	4770      	bx	lr
    1c16:	bf00      	nop
    1c18:	20002980 	.word	0x20002980
    1c1c:	000f4240 	.word	0x000f4240
    1c20:	2000297c 	.word	0x2000297c

00001c24 <log_backend_uart_init>:

	log_backend_std_put(&log_output, flag, msg);
}

static void log_backend_uart_init(void)
{
    1c24:	b508      	push	{r3, lr}
    1c26:	4803      	ldr	r0, [pc, #12]	; (1c34 <log_backend_uart_init+0x10>)
    1c28:	f002 f932 	bl	3e90 <z_impl_device_get_binding>
 * @param ctx		User context.
 */
static inline void log_output_ctx_set(const struct log_output *log_output,
				      void *ctx)
{
	log_output->control_block->ctx = ctx;
    1c2c:	4b02      	ldr	r3, [pc, #8]	; (1c38 <log_backend_uart_init+0x14>)
    1c2e:	6058      	str	r0, [r3, #4]

	dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
	assert(dev);

	log_output_ctx_set(&log_output, dev);
}
    1c30:	bd08      	pop	{r3, pc}
    1c32:	bf00      	nop
    1c34:	000083c0 	.word	0x000083c0
    1c38:	2000298c 	.word	0x2000298c

00001c3c <panic>:

static void panic(struct log_backend const *const backend)
{
    1c3c:	b508      	push	{r3, lr}
 * @param log_output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const log_output)
{
	log_output_flush(log_output);
    1c3e:	4802      	ldr	r0, [pc, #8]	; (1c48 <panic+0xc>)
    1c40:	f003 fb39 	bl	52b6 <log_output_flush>
	log_backend_std_panic(&log_output);
}
    1c44:	bd08      	pop	{r3, pc}
    1c46:	bf00      	nop
    1c48:	000083c8 	.word	0x000083c8

00001c4c <sync_hexdump>:
}

static void sync_hexdump(const struct log_backend *const backend,
			 struct log_msg_ids src_level, u32_t timestamp,
			 const char *metadata, const u8_t *data, u32_t length)
{
    1c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1c50:	b084      	sub	sp, #16
    1c52:	460e      	mov	r6, r1
    1c54:	4617      	mov	r7, r2
    1c56:	4698      	mov	r8, r3
	__asm__ volatile(
    1c58:	f04f 0320 	mov.w	r3, #32
    1c5c:	f3ef 8511 	mrs	r5, BASEPRI
    1c60:	f383 8811 	msr	BASEPRI, r3
    1c64:	f3bf 8f6f 	isb	sy
	 * it may lead to failure. Log output is not re-entrant and irq_lock
	 * does not prevent NMI or ZLI (Zero latency interrupts). If context
	 * is interrupted by NMI it usually means fault scenario and best that
	 * can be done is to flush the output and process new data.
	 */
	log_output_flush(log_output);
    1c68:	4c0b      	ldr	r4, [pc, #44]	; (1c98 <sync_hexdump+0x4c>)
    1c6a:	4620      	mov	r0, r4
    1c6c:	f003 fb23 	bl	52b6 <log_output_flush>
	log_output_hexdump(log_output, src_level, timestamp,
    1c70:	230f      	movs	r3, #15
    1c72:	9302      	str	r3, [sp, #8]
    1c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1c76:	9301      	str	r3, [sp, #4]
    1c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1c7a:	9300      	str	r3, [sp, #0]
    1c7c:	4643      	mov	r3, r8
    1c7e:	463a      	mov	r2, r7
    1c80:	4631      	mov	r1, r6
    1c82:	4620      	mov	r0, r4
    1c84:	f7ff ff7e 	bl	1b84 <log_output_hexdump>
	__asm__ volatile(
    1c88:	f385 8811 	msr	BASEPRI, r5
    1c8c:	f3bf 8f6f 	isb	sy
	u32_t flag = IS_ENABLED(CONFIG_LOG_BACKEND_UART_SYST_ENABLE) ?
		LOG_OUTPUT_FLAG_FORMAT_SYST : 0;

	log_backend_std_sync_hexdump(&log_output, flag, src_level,
				     timestamp, metadata, data, length);
}
    1c90:	b004      	add	sp, #16
    1c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1c96:	bf00      	nop
    1c98:	000083c8 	.word	0x000083c8

00001c9c <sync_string>:
{
    1c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ca0:	b082      	sub	sp, #8
    1ca2:	460e      	mov	r6, r1
    1ca4:	4617      	mov	r7, r2
    1ca6:	4698      	mov	r8, r3
	__asm__ volatile(
    1ca8:	f04f 0320 	mov.w	r3, #32
    1cac:	f3ef 8511 	mrs	r5, BASEPRI
    1cb0:	f383 8811 	msr	BASEPRI, r3
    1cb4:	f3bf 8f6f 	isb	sy
	log_output_flush(log_output);
    1cb8:	4c0a      	ldr	r4, [pc, #40]	; (1ce4 <sync_string+0x48>)
    1cba:	4620      	mov	r0, r4
    1cbc:	f003 fafb 	bl	52b6 <log_output_flush>
	log_output_string(log_output, src_level, timestamp, fmt, ap, flags);
    1cc0:	230f      	movs	r3, #15
    1cc2:	9301      	str	r3, [sp, #4]
    1cc4:	9b08      	ldr	r3, [sp, #32]
    1cc6:	9300      	str	r3, [sp, #0]
    1cc8:	4643      	mov	r3, r8
    1cca:	463a      	mov	r2, r7
    1ccc:	4631      	mov	r1, r6
    1cce:	4620      	mov	r0, r4
    1cd0:	f7ff ff24 	bl	1b1c <log_output_string>
	__asm__ volatile(
    1cd4:	f385 8811 	msr	BASEPRI, r5
    1cd8:	f3bf 8f6f 	isb	sy
}
    1cdc:	b002      	add	sp, #8
    1cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1ce2:	bf00      	nop
    1ce4:	000083c8 	.word	0x000083c8

00001ce8 <get_flash_area_from_id>:

extern const struct flash_area *flash_map;
extern const int flash_map_entries;

static struct flash_area const *get_flash_area_from_id(int idx)
{
    1ce8:	b410      	push	{r4}
    1cea:	4604      	mov	r4, r0
	for (int i = 0; i < flash_map_entries; i++) {
    1cec:	2200      	movs	r2, #0
    1cee:	4b08      	ldr	r3, [pc, #32]	; (1d10 <get_flash_area_from_id+0x28>)
    1cf0:	681b      	ldr	r3, [r3, #0]
    1cf2:	4293      	cmp	r3, r2
    1cf4:	dd08      	ble.n	1d08 <get_flash_area_from_id+0x20>
		if (flash_map[i].fa_id == idx) {
    1cf6:	0113      	lsls	r3, r2, #4
    1cf8:	4906      	ldr	r1, [pc, #24]	; (1d14 <get_flash_area_from_id+0x2c>)
    1cfa:	6809      	ldr	r1, [r1, #0]
    1cfc:	18c8      	adds	r0, r1, r3
    1cfe:	5ccb      	ldrb	r3, [r1, r3]
    1d00:	42a3      	cmp	r3, r4
    1d02:	d002      	beq.n	1d0a <get_flash_area_from_id+0x22>
	for (int i = 0; i < flash_map_entries; i++) {
    1d04:	3201      	adds	r2, #1
    1d06:	e7f2      	b.n	1cee <get_flash_area_from_id+0x6>
			return &flash_map[i];
		}
	}

	return NULL;
    1d08:	2000      	movs	r0, #0
}
    1d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
    1d0e:	4770      	bx	lr
    1d10:	0000847c 	.word	0x0000847c
    1d14:	20005b40 	.word	0x20005b40

00001d18 <flash_area_open>:

int flash_area_open(u8_t id, const struct flash_area **fap)
{
	const struct flash_area *area;

	if (flash_map == NULL) {
    1d18:	4b08      	ldr	r3, [pc, #32]	; (1d3c <flash_area_open+0x24>)
    1d1a:	681b      	ldr	r3, [r3, #0]
    1d1c:	b13b      	cbz	r3, 1d2e <flash_area_open+0x16>
{
    1d1e:	b510      	push	{r4, lr}
    1d20:	460c      	mov	r4, r1
		return -EACCES;
	}

	area = get_flash_area_from_id(id);
    1d22:	f7ff ffe1 	bl	1ce8 <get_flash_area_from_id>
	if (area == NULL) {
    1d26:	b128      	cbz	r0, 1d34 <flash_area_open+0x1c>
		return -ENOENT;
	}

	*fap = area;
    1d28:	6020      	str	r0, [r4, #0]
	return 0;
    1d2a:	2000      	movs	r0, #0
}
    1d2c:	bd10      	pop	{r4, pc}
		return -EACCES;
    1d2e:	f06f 000c 	mvn.w	r0, #12
}
    1d32:	4770      	bx	lr
		return -ENOENT;
    1d34:	f06f 0001 	mvn.w	r0, #1
    1d38:	e7f8      	b.n	1d2c <flash_area_open+0x14>
    1d3a:	bf00      	nop
    1d3c:	20005b40 	.word	0x20005b40

00001d40 <flash_area_get_sectors>:

	return true;
}

int flash_area_get_sectors(int idx, u32_t *cnt, struct flash_sector *ret)
{
    1d40:	b500      	push	{lr}
    1d42:	b08b      	sub	sp, #44	; 0x2c
	struct layout_data data;

	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
    1d44:	ab03      	add	r3, sp, #12
    1d46:	9300      	str	r3, [sp, #0]
    1d48:	4b02      	ldr	r3, [pc, #8]	; (1d54 <flash_area_get_sectors+0x14>)
    1d4a:	f003 fb22 	bl	5392 <flash_area_layout>
}
    1d4e:	b00b      	add	sp, #44	; 0x2c
    1d50:	f85d fb04 	ldr.w	pc, [sp], #4
    1d54:	00005357 	.word	0x00005357

00001d58 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1d58:	b510      	push	{r4, lr}
    1d5a:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1d5c:	280a      	cmp	r0, #10
    1d5e:	d007      	beq.n	1d70 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1d60:	4b07      	ldr	r3, [pc, #28]	; (1d80 <console_out+0x28>)
    1d62:	6818      	ldr	r0, [r3, #0]
    1d64:	b2e1      	uxtb	r1, r4
				      unsigned char out_char);

static inline void z_impl_uart_poll_out(struct device *dev,
						unsigned char out_char)
{
	const struct uart_driver_api *api =
    1d66:	6843      	ldr	r3, [r0, #4]
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
    1d68:	685b      	ldr	r3, [r3, #4]
    1d6a:	4798      	blx	r3

	return c;
}
    1d6c:	4620      	mov	r0, r4
    1d6e:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1d70:	4b03      	ldr	r3, [pc, #12]	; (1d80 <console_out+0x28>)
    1d72:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1d74:	6843      	ldr	r3, [r0, #4]
	api->poll_out(dev, out_char);
    1d76:	685b      	ldr	r3, [r3, #4]
    1d78:	210d      	movs	r1, #13
    1d7a:	4798      	blx	r3
    1d7c:	e7f0      	b.n	1d60 <console_out+0x8>
    1d7e:	bf00      	nop
    1d80:	20002998 	.word	0x20002998

00001d84 <uart_console_hook_install>:
 *
 * @return N/A
 */

void uart_console_hook_install(void)
{
    1d84:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    1d86:	4c04      	ldr	r4, [pc, #16]	; (1d98 <uart_console_hook_install+0x14>)
    1d88:	4620      	mov	r0, r4
    1d8a:	f000 fbef 	bl	256c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1d8e:	4620      	mov	r0, r4
    1d90:	f7ff fcc8 	bl	1724 <__printk_hook_install>
}
    1d94:	bd10      	pop	{r4, pc}
    1d96:	bf00      	nop
    1d98:	00001d59 	.word	0x00001d59

00001d9c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
    1d9c:	b508      	push	{r3, lr}
    1d9e:	4804      	ldr	r0, [pc, #16]	; (1db0 <uart_console_init+0x14>)
    1da0:	f002 f876 	bl	3e90 <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    1da4:	4b03      	ldr	r3, [pc, #12]	; (1db4 <uart_console_init+0x18>)
    1da6:	6018      	str	r0, [r3, #0]
		}
	}
	k_busy_wait(1000000);
#endif

	uart_console_hook_install();
    1da8:	f7ff ffec 	bl	1d84 <uart_console_hook_install>

	return 0;
}
    1dac:	2000      	movs	r0, #0
    1dae:	bd08      	pop	{r3, pc}
    1db0:	000083c0 	.word	0x000083c0
    1db4:	20002998 	.word	0x20002998

00001db8 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
    1db8:	b508      	push	{r3, lr}
	ARG_UNUSED(arg);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
    1dba:	2101      	movs	r1, #1
    1dbc:	f44f 7080 	mov.w	r0, #256	; 0x100
    1dc0:	f003 fb93 	bl	54ea <clock_event_check_and_clean>
    1dc4:	b118      	cbz	r0, 1dce <nrf_power_clock_isr+0x16>
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct device *hfclk_dev = DEVICE_GET(clock_nrf5_m16src);
		struct nrf_clock_control *data = hfclk_dev->driver_data;
    1dc6:	4b09      	ldr	r3, [pc, #36]	; (1dec <nrf_power_clock_isr+0x34>)
    1dc8:	689b      	ldr	r3, [r3, #8]

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
    1dca:	7a5b      	ldrb	r3, [r3, #9]
    1dcc:	b133      	cbz	r3, 1ddc <nrf_power_clock_isr+0x24>
			clkstarted_handle(hfclk_dev);
		}
	}

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_LFCLKSTARTED,
    1dce:	2102      	movs	r1, #2
    1dd0:	f44f 7082 	mov.w	r0, #260	; 0x104
    1dd4:	f003 fb89 	bl	54ea <clock_event_check_and_clean>
    1dd8:	b920      	cbnz	r0, 1de4 <nrf_power_clock_isr+0x2c>
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
    1dda:	bd08      	pop	{r3, pc}
			clkstarted_handle(hfclk_dev);
    1ddc:	4803      	ldr	r0, [pc, #12]	; (1dec <nrf_power_clock_isr+0x34>)
    1dde:	f003 fc38 	bl	5652 <clkstarted_handle>
    1de2:	e7f4      	b.n	1dce <nrf_power_clock_isr+0x16>
		clkstarted_handle(lfclk_dev);
    1de4:	4802      	ldr	r0, [pc, #8]	; (1df0 <nrf_power_clock_isr+0x38>)
    1de6:	f003 fc34 	bl	5652 <clkstarted_handle>
}
    1dea:	e7f6      	b.n	1dda <nrf_power_clock_isr+0x22>
    1dec:	20005bb4 	.word	0x20005bb4
    1df0:	20005bc0 	.word	0x20005bc0

00001df4 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(u32_t cyc)
{
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    1df4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    1df8:	4b01      	ldr	r3, [pc, #4]	; (1e00 <set_comparator+0xc>)
    1dfa:	f8c3 0540 	str.w	r0, [r3, #1344]	; 0x540
}
    1dfe:	4770      	bx	lr
    1e00:	50015000 	.word	0x50015000

00001e04 <counter>:
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    1e04:	4b01      	ldr	r3, [pc, #4]	; (1e0c <counter+0x8>)
    1e06:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static u32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    1e0a:	4770      	bx	lr
    1e0c:	50015000 	.word	0x50015000

00001e10 <rtc1_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
    1e10:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
    1e12:	4b0e      	ldr	r3, [pc, #56]	; (1e4c <rtc1_nrf_isr+0x3c>)
    1e14:	2200      	movs	r2, #0
    1e16:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
    1e1a:	f04f 0320 	mov.w	r3, #32
    1e1e:	f3ef 8611 	mrs	r6, BASEPRI
    1e22:	f383 8811 	msr	BASEPRI, r3
    1e26:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
    1e2a:	f7ff ffeb 	bl	1e04 <counter>
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    1e2e:	4d08      	ldr	r5, [pc, #32]	; (1e50 <rtc1_nrf_isr+0x40>)
    1e30:	682c      	ldr	r4, [r5, #0]
    1e32:	4621      	mov	r1, r4
    1e34:	f003 fc44 	bl	56c0 <counter_sub>

	last_count += dticks * CYC_PER_TICK;
    1e38:	4404      	add	r4, r0
    1e3a:	602c      	str	r4, [r5, #0]
	__asm__ volatile(
    1e3c:	f386 8811 	msr	BASEPRI, r6
    1e40:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
    1e44:	f002 f9b0 	bl	41a8 <z_clock_announce>
}
    1e48:	bd70      	pop	{r4, r5, r6, pc}
    1e4a:	bf00      	nop
    1e4c:	50015000 	.word	0x50015000
    1e50:	200029b4 	.word	0x200029b4

00001e54 <z_clock_driver_init>:

int z_clock_driver_init(struct device *device)
{
    1e54:	b570      	push	{r4, r5, r6, lr}
    1e56:	4817      	ldr	r0, [pc, #92]	; (1eb4 <z_clock_driver_init+0x60>)
    1e58:	f002 f81a 	bl	3e90 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL "_32K");
	if (!clock) {
    1e5c:	b338      	cbz	r0, 1eae <z_clock_driver_init+0x5a>
 * @param sys A pointer to an opaque data representing the sub-system
 */
static inline int clock_control_on(struct device *dev,
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
    1e5e:	6842      	ldr	r2, [r0, #4]
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
    1e60:	6812      	ldr	r2, [r2, #0]
    1e62:	2100      	movs	r1, #0
    1e64:	4790      	blx	r2
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    1e66:	4d14      	ldr	r5, [pc, #80]	; (1eb8 <z_clock_driver_init+0x64>)
    1e68:	2400      	movs	r4, #0
    1e6a:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
    1e6e:	2601      	movs	r6, #1
    1e70:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
    1e74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1e78:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1e7c:	4b0f      	ldr	r3, [pc, #60]	; (1ebc <z_clock_driver_init+0x68>)
    1e7e:	601c      	str	r4, [r3, #0]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1e80:	4b0f      	ldr	r3, [pc, #60]	; (1ec0 <z_clock_driver_init+0x6c>)
    1e82:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    1e86:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
    1e8a:	4622      	mov	r2, r4
    1e8c:	4631      	mov	r1, r6
    1e8e:	2015      	movs	r0, #21
    1e90:	f000 f904 	bl	209c <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
    1e94:	2015      	movs	r0, #21
    1e96:	f000 f8f1 	bl	207c <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1e9a:	4b0a      	ldr	r3, [pc, #40]	; (1ec4 <z_clock_driver_init+0x70>)
    1e9c:	601e      	str	r6, [r3, #0]
    1e9e:	602e      	str	r6, [r5, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	if (!IS_ENABLED(TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
    1ea0:	f7ff ffb0 	bl	1e04 <counter>
    1ea4:	4430      	add	r0, r6
    1ea6:	f7ff ffa5 	bl	1df4 <set_comparator>
	}

	return 0;
    1eaa:	4620      	mov	r0, r4
}
    1eac:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    1eae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1eb2:	e7fb      	b.n	1eac <z_clock_driver_init+0x58>
    1eb4:	000084ac 	.word	0x000084ac
    1eb8:	50015000 	.word	0x50015000
    1ebc:	50015140 	.word	0x50015140
    1ec0:	e000e100 	.word	0xe000e100
    1ec4:	50015008 	.word	0x50015008

00001ec8 <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
    1ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    1eca:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    1ece:	d02a      	beq.n	1f26 <z_clock_set_timeout+0x5e>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    1ed0:	1e44      	subs	r4, r0, #1
    1ed2:	4b23      	ldr	r3, [pc, #140]	; (1f60 <z_clock_set_timeout+0x98>)
    1ed4:	429c      	cmp	r4, r3
    1ed6:	dc01      	bgt.n	1edc <z_clock_set_timeout+0x14>
    1ed8:	2c00      	cmp	r4, #0
    1eda:	dd26      	ble.n	1f2a <z_clock_set_timeout+0x62>
    1edc:	4b20      	ldr	r3, [pc, #128]	; (1f60 <z_clock_set_timeout+0x98>)
    1ede:	429c      	cmp	r4, r3
    1ee0:	dd00      	ble.n	1ee4 <z_clock_set_timeout+0x1c>
    1ee2:	4c20      	ldr	r4, [pc, #128]	; (1f64 <z_clock_set_timeout+0x9c>)
	__asm__ volatile(
    1ee4:	f04f 0320 	mov.w	r3, #32
    1ee8:	f3ef 8611 	mrs	r6, BASEPRI
    1eec:	f383 8811 	msr	BASEPRI, r3
    1ef0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
    1ef4:	f7ff ff86 	bl	1e04 <counter>
    1ef8:	4607      	mov	r7, r0
	bool zli_fixup = IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS);

	/* Round up to next tick boundary */
	cyc = ticks * CYC_PER_TICK + 1 + counter_sub(t, last_count);
    1efa:	4b1b      	ldr	r3, [pc, #108]	; (1f68 <z_clock_set_timeout+0xa0>)
    1efc:	681d      	ldr	r5, [r3, #0]
    1efe:	4629      	mov	r1, r5
    1f00:	f003 fbde 	bl	56c0 <counter_sub>
    1f04:	4420      	add	r0, r4
    1f06:	3001      	adds	r0, #1
	cyc += (CYC_PER_TICK - 1);
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;
	cyc += last_count;
    1f08:	4405      	add	r5, r0
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
    1f0a:	4639      	mov	r1, r7
    1f0c:	4628      	mov	r0, r5
    1f0e:	f003 fbd7 	bl	56c0 <counter_sub>
    1f12:	2802      	cmp	r0, #2
    1f14:	d90b      	bls.n	1f2e <z_clock_set_timeout+0x66>
		set_comparator(cyc);
    1f16:	4628      	mov	r0, r5
    1f18:	f7ff ff6c 	bl	1df4 <set_comparator>
	__asm__ volatile(
    1f1c:	f386 8811 	msr	BASEPRI, r6
    1f20:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
    1f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    1f26:	480f      	ldr	r0, [pc, #60]	; (1f64 <z_clock_set_timeout+0x9c>)
    1f28:	e7d2      	b.n	1ed0 <z_clock_set_timeout+0x8>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    1f2a:	2400      	movs	r4, #0
    1f2c:	e7da      	b.n	1ee4 <z_clock_set_timeout+0x1c>
		set_comparator(cyc);
    1f2e:	4628      	mov	r0, r5
    1f30:	f7ff ff60 	bl	1df4 <set_comparator>
		dt = counter_sub(cyc, counter());
    1f34:	f7ff ff66 	bl	1e04 <counter>
    1f38:	4601      	mov	r1, r0
    1f3a:	4628      	mov	r0, r5
    1f3c:	f003 fbc0 	bl	56c0 <counter_sub>
		if (dt == 0 || dt > 0x7fffff) {
    1f40:	1e42      	subs	r2, r0, #1
    1f42:	4b0a      	ldr	r3, [pc, #40]	; (1f6c <z_clock_set_timeout+0xa4>)
    1f44:	429a      	cmp	r2, r3
    1f46:	d905      	bls.n	1f54 <z_clock_set_timeout+0x8c>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1f48:	4b09      	ldr	r3, [pc, #36]	; (1f70 <z_clock_set_timeout+0xa8>)
    1f4a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    1f4e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    1f52:	e7e3      	b.n	1f1c <z_clock_set_timeout+0x54>
		} else if (dt == 1) {
    1f54:	2801      	cmp	r0, #1
    1f56:	d1e1      	bne.n	1f1c <z_clock_set_timeout+0x54>
			set_comparator(cyc + 2);
    1f58:	1ca8      	adds	r0, r5, #2
    1f5a:	f7ff ff4b 	bl	1df4 <set_comparator>
    1f5e:	e7dd      	b.n	1f1c <z_clock_set_timeout+0x54>
    1f60:	00fffffd 	.word	0x00fffffd
    1f64:	00fffffe 	.word	0x00fffffe
    1f68:	200029b4 	.word	0x200029b4
    1f6c:	007ffffe 	.word	0x007ffffe
    1f70:	e000e100 	.word	0xe000e100

00001f74 <z_clock_elapsed>:

u32_t z_clock_elapsed(void)
{
    1f74:	b510      	push	{r4, lr}
	__asm__ volatile(
    1f76:	f04f 0320 	mov.w	r3, #32
    1f7a:	f3ef 8411 	mrs	r4, BASEPRI
    1f7e:	f383 8811 	msr	BASEPRI, r3
    1f82:	f3bf 8f6f 	isb	sy
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    1f86:	f7ff ff3d 	bl	1e04 <counter>
    1f8a:	4b04      	ldr	r3, [pc, #16]	; (1f9c <z_clock_elapsed+0x28>)
    1f8c:	6819      	ldr	r1, [r3, #0]
    1f8e:	f003 fb97 	bl	56c0 <counter_sub>
	__asm__ volatile(
    1f92:	f384 8811 	msr	BASEPRI, r4
    1f96:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    1f9a:	bd10      	pop	{r4, pc}
    1f9c:	200029b4 	.word	0x200029b4

00001fa0 <z_timer_cycle_get_32>:

u32_t z_timer_cycle_get_32(void)
{
    1fa0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    1fa2:	f04f 0320 	mov.w	r3, #32
    1fa6:	f3ef 8511 	mrs	r5, BASEPRI
    1faa:	f383 8811 	msr	BASEPRI, r3
    1fae:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) + last_count;
    1fb2:	f7ff ff27 	bl	1e04 <counter>
    1fb6:	4b05      	ldr	r3, [pc, #20]	; (1fcc <z_timer_cycle_get_32+0x2c>)
    1fb8:	681c      	ldr	r4, [r3, #0]
    1fba:	4621      	mov	r1, r4
    1fbc:	f003 fb80 	bl	56c0 <counter_sub>
    1fc0:	4420      	add	r0, r4
	__asm__ volatile(
    1fc2:	f385 8811 	msr	BASEPRI, r5
    1fc6:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    1fca:	bd38      	pop	{r3, r4, r5, pc}
    1fcc:	200029b4 	.word	0x200029b4

00001fd0 <z_arm_exc_exit>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
    1fd0:	4770      	bx	lr
    1fd2:	bf00      	nop

00001fd4 <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
    1fd4:	4a09      	ldr	r2, [pc, #36]	; (1ffc <arch_swap+0x28>)
    1fd6:	6893      	ldr	r3, [r2, #8]
    1fd8:	6658      	str	r0, [r3, #100]	; 0x64
	_current->arch.swap_return_value = _k_neg_eagain;
    1fda:	4909      	ldr	r1, [pc, #36]	; (2000 <arch_swap+0x2c>)
    1fdc:	6809      	ldr	r1, [r1, #0]
    1fde:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1fe0:	4908      	ldr	r1, [pc, #32]	; (2004 <arch_swap+0x30>)
    1fe2:	684b      	ldr	r3, [r1, #4]
    1fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1fe8:	604b      	str	r3, [r1, #4]
    1fea:	2300      	movs	r3, #0
    1fec:	f383 8811 	msr	BASEPRI, r3
    1ff0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1ff4:	6893      	ldr	r3, [r2, #8]
}
    1ff6:	6e98      	ldr	r0, [r3, #104]	; 0x68
    1ff8:	4770      	bx	lr
    1ffa:	bf00      	nop
    1ffc:	20002b00 	.word	0x20002b00
    2000:	000086ec 	.word	0x000086ec
    2004:	e000ed00 	.word	0xe000ed00

00002008 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2008:	4912      	ldr	r1, [pc, #72]	; (2054 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    200a:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    200c:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
    2010:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2012:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2016:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    201a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    201c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2020:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2024:	4f0c      	ldr	r7, [pc, #48]	; (2058 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2026:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    202a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    202c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    202e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2030:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
    2032:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2034:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2036:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
    203a:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    203c:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    203e:	f003 fb74 	bl	572a <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2042:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2046:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
    204a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    204e:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    2052:	4770      	bx	lr
    ldr r1, =_kernel
    2054:	20002b00 	.word	0x20002b00
    ldr v4, =_SCS_ICSR
    2058:	e000ed04 	.word	0xe000ed04

0000205c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    205c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2060:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2062:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2066:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    206a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    206c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2070:	2902      	cmp	r1, #2
    beq _oops
    2072:	d0ff      	beq.n	2074 <_oops>

00002074 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2074:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    2076:	f003 fb2f 	bl	56d8 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    207a:	bd01      	pop	{r0, pc}

0000207c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    207c:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    207e:	2b00      	cmp	r3, #0
    2080:	db08      	blt.n	2094 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2082:	f000 001f 	and.w	r0, r0, #31
    2086:	095b      	lsrs	r3, r3, #5
    2088:	2201      	movs	r2, #1
    208a:	fa02 f000 	lsl.w	r0, r2, r0
    208e:	4a02      	ldr	r2, [pc, #8]	; (2098 <arch_irq_enable+0x1c>)
    2090:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    2094:	4770      	bx	lr
    2096:	bf00      	nop
    2098:	e000e100 	.word	0xe000e100

0000209c <z_arm_irq_priority_set>:
	} else {
		prio += _IRQ_PRIO_OFFSET;
	}
#else
	ARG_UNUSED(flags);
	prio += _IRQ_PRIO_OFFSET;
    209c:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    209e:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    20a0:	2b00      	cmp	r3, #0
    20a2:	db08      	blt.n	20b6 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20a4:	0149      	lsls	r1, r1, #5
    20a6:	b2c9      	uxtb	r1, r1
    20a8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    20ac:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    20b0:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    20b4:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    20b6:	f000 000f 	and.w	r0, r0, #15
    20ba:	0149      	lsls	r1, r1, #5
    20bc:	b2c9      	uxtb	r1, r1
    20be:	4b01      	ldr	r3, [pc, #4]	; (20c4 <z_arm_irq_priority_set+0x28>)
    20c0:	5419      	strb	r1, [r3, r0]
}
    20c2:	4770      	bx	lr
    20c4:	e000ed14 	.word	0xe000ed14

000020c8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
    20c8:	4901      	ldr	r1, [pc, #4]	; (20d0 <z_arm_cpu_idle_init+0x8>)
	movs.n r2, #_SCR_INIT_BITS
    20ca:	2210      	movs	r2, #16
	str r2, [r1]
    20cc:	600a      	str	r2, [r1, #0]
#endif
	bx lr
    20ce:	4770      	bx	lr
	ldr r1, =_SCB_SCR
    20d0:	e000ed10 	.word	0xe000ed10

000020d4 <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
    20d4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    20d8:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
    20dc:	4672      	mov	r2, lr

	push {r0, lr}
    20de:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
    20e0:	f000 f8d6 	bl	2290 <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
    20e4:	bd01      	pop	{r0, pc}
    20e6:	bf00      	nop

000020e8 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    20e8:	bf30      	wfi
    b z_SysNmiOnReset
    20ea:	f7ff bffd 	b.w	20e8 <z_SysNmiOnReset>
    20ee:	bf00      	nop

000020f0 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    20f0:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    20f2:	4b08      	ldr	r3, [pc, #32]	; (2114 <z_arm_prep_c+0x24>)
    20f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    20f8:	4a07      	ldr	r2, [pc, #28]	; (2118 <z_arm_prep_c+0x28>)
    20fa:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    20fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2100:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    2104:	f001 feec 	bl	3ee0 <z_bss_zero>
	z_data_copy();
    2108:	f001 fef6 	bl	3ef8 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
    210c:	f000 f914 	bl	2338 <z_arm_int_lib_init>
	z_cstart();
    2110:	f001 ff22 	bl	3f58 <z_cstart>
    2114:	00000000 	.word	0x00000000
    2118:	e000ed00 	.word	0xe000ed00

0000211c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    211c:	b501      	push	{r0, lr}

	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    211e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2122:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2126:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    212a:	4904      	ldr	r1, [pc, #16]	; (213c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    212c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    212e:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    2130:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2132:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2136:	4902      	ldr	r1, [pc, #8]	; (2140 <_isr_wrapper+0x24>)
	bx r1
    2138:	4708      	bx	r1
    213a:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
    213c:	00007aa4 	.word	0x00007aa4
	ldr r1, =z_arm_int_exit
    2140:	00001fd1 	.word	0x00001fd1

00002144 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    2144:	f003 f843 	bl	51ce <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2148:	2020      	movs	r0, #32
    msr BASEPRI, r0
    214a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
    214e:	4808      	ldr	r0, [pc, #32]	; (2170 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    2150:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    2154:	1840      	adds	r0, r0, r1
    msr PSP, r0
    2156:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    215a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    215e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2160:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2162:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2166:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    216a:	f7ff ffc1 	bl	20f0 <z_arm_prep_c>
    216e:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
    2170:	20005338 	.word	0x20005338

00002174 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static u32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    2174:	b510      	push	{r4, lr}
    2176:	4614      	mov	r4, r2
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2178:	4b0f      	ldr	r3, [pc, #60]	; (21b8 <mem_manage_fault+0x44>)
    217a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    217c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    217e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2180:	f013 0f02 	tst.w	r3, #2
    2184:	d00b      	beq.n	219e <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    2186:	4b0c      	ldr	r3, [pc, #48]	; (21b8 <mem_manage_fault+0x44>)
    2188:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    218c:	f013 0f80 	tst.w	r3, #128	; 0x80
    2190:	d005      	beq.n	219e <mem_manage_fault+0x2a>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    2192:	b121      	cbz	r1, 219e <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2194:	4a08      	ldr	r2, [pc, #32]	; (21b8 <mem_manage_fault+0x44>)
    2196:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2198:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    219c:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    219e:	4b06      	ldr	r3, [pc, #24]	; (21b8 <mem_manage_fault+0x44>)
    21a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    21a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    21a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    21a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    21a8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    21ac:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    21ae:	f003 fa9f 	bl	56f0 <memory_fault_recoverable>
    21b2:	7020      	strb	r0, [r4, #0]

	return reason;
}
    21b4:	2000      	movs	r0, #0
    21b6:	bd10      	pop	{r4, pc}
    21b8:	e000ed00 	.word	0xe000ed00

000021bc <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    21bc:	b510      	push	{r4, lr}
    21be:	4614      	mov	r4, r2
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    21c0:	4b12      	ldr	r3, [pc, #72]	; (220c <bus_fault+0x50>)
    21c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    21c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    21c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    21c8:	f413 7f00 	tst.w	r3, #512	; 0x200
    21cc:	d00b      	beq.n	21e6 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    21ce:	4b0f      	ldr	r3, [pc, #60]	; (220c <bus_fault+0x50>)
    21d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    21d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    21d4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    21d8:	d005      	beq.n	21e6 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    21da:	b121      	cbz	r1, 21e6 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    21dc:	4a0b      	ldr	r2, [pc, #44]	; (220c <bus_fault+0x50>)
    21de:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    21e4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    21e6:	4b09      	ldr	r3, [pc, #36]	; (220c <bus_fault+0x50>)
    21e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    21ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    21ec:	f413 7f80 	tst.w	r3, #256	; 0x100
    21f0:	d101      	bne.n	21f6 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    21f2:	4b06      	ldr	r3, [pc, #24]	; (220c <bus_fault+0x50>)
    21f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    21f6:	4a05      	ldr	r2, [pc, #20]	; (220c <bus_fault+0x50>)
    21f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21fa:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    21fe:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf);
    2200:	f003 fa76 	bl	56f0 <memory_fault_recoverable>
    2204:	7020      	strb	r0, [r4, #0]

	return reason;
}
    2206:	2000      	movs	r0, #0
    2208:	bd10      	pop	{r4, pc}
    220a:	bf00      	nop
    220c:	e000ed00 	.word	0xe000ed00

00002210 <usage_fault>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2210:	4b07      	ldr	r3, [pc, #28]	; (2230 <usage_fault+0x20>)
    2212:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2214:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    2216:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    221a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    221c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    221e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2222:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2226:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    222a:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    222c:	2000      	movs	r0, #0
    222e:	4770      	bx	lr
    2230:	e000ed00 	.word	0xe000ed00

00002234 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static u32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    2234:	b538      	push	{r3, r4, r5, lr}
	}
#undef _SVC_OPCODE

	*recoverable = memory_fault_recoverable(esf);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    2236:	2300      	movs	r3, #0
    2238:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    223a:	4b12      	ldr	r3, [pc, #72]	; (2284 <hard_fault+0x50>)
    223c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    223e:	f014 0402 	ands.w	r4, r4, #2
    2242:	d11d      	bne.n	2280 <hard_fault+0x4c>
    2244:	4605      	mov	r5, r0
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2246:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    2248:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    224c:	d019      	beq.n	2282 <hard_fault+0x4e>
    224e:	460a      	mov	r2, r1
    2250:	4628      	mov	r0, r5
		PR_EXC("  Fault escalation (see below)");
		if (SCB_MMFSR != 0) {
    2252:	3328      	adds	r3, #40	; 0x28
    2254:	781b      	ldrb	r3, [r3, #0]
    2256:	b943      	cbnz	r3, 226a <hard_fault+0x36>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    2258:	4b0b      	ldr	r3, [pc, #44]	; (2288 <hard_fault+0x54>)
    225a:	781b      	ldrb	r3, [r3, #0]
    225c:	b94b      	cbnz	r3, 2272 <hard_fault+0x3e>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    225e:	4b0b      	ldr	r3, [pc, #44]	; (228c <hard_fault+0x58>)
    2260:	881b      	ldrh	r3, [r3, #0]
    2262:	b29b      	uxth	r3, r3
    2264:	b94b      	cbnz	r3, 227a <hard_fault+0x46>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    2266:	4620      	mov	r0, r4
	}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
    2268:	e00b      	b.n	2282 <hard_fault+0x4e>
			reason = mem_manage_fault(esf, 1, recoverable);
    226a:	2101      	movs	r1, #1
    226c:	f7ff ff82 	bl	2174 <mem_manage_fault>
    2270:	e007      	b.n	2282 <hard_fault+0x4e>
			reason = bus_fault(esf, 1, recoverable);
    2272:	2101      	movs	r1, #1
    2274:	f7ff ffa2 	bl	21bc <bus_fault>
    2278:	e003      	b.n	2282 <hard_fault+0x4e>
			reason = usage_fault(esf);
    227a:	f7ff ffc9 	bl	2210 <usage_fault>
    227e:	e000      	b.n	2282 <hard_fault+0x4e>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    2280:	2000      	movs	r0, #0
}
    2282:	bd38      	pop	{r3, r4, r5, pc}
    2284:	e000ed00 	.word	0xe000ed00
    2288:	e000ed29 	.word	0xe000ed29
    228c:	e000ed2a 	.word	0xe000ed2a

00002290 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    2290:	b570      	push	{r4, r5, r6, lr}
    2292:	b08a      	sub	sp, #40	; 0x28
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2294:	4b23      	ldr	r3, [pc, #140]	; (2324 <CONFIG_NRF_CLOUD_PORT+0x71>)
    2296:	685b      	ldr	r3, [r3, #4]
    2298:	f3c3 0308 	ubfx	r3, r3, #0, #9
    229c:	2500      	movs	r5, #0
    229e:	f385 8811 	msr	BASEPRI, r5
    22a2:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    22a6:	f002 457f 	and.w	r5, r2, #4278190080	; 0xff000000
    22aa:	f1b5 4f7f 	cmp.w	r5, #4278190080	; 0xff000000
    22ae:	d117      	bne.n	22e0 <CONFIG_NRF_CLOUD_PORT+0x2d>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    22b0:	f002 050c 	and.w	r5, r2, #12
    22b4:	2d08      	cmp	r5, #8
    22b6:	d016      	beq.n	22e6 <CONFIG_NRF_CLOUD_PORT+0x33>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    22b8:	f012 0f08 	tst.w	r2, #8
    22bc:	d00d      	beq.n	22da <CONFIG_NRF_CLOUD_PORT+0x27>
			ptr_esf =  (z_arch_esf_t *)psp;
    22be:	460c      	mov	r4, r1
	*nested_exc = false;
    22c0:	2500      	movs	r5, #0
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
    22c2:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    22c6:	4619      	mov	r1, r3
    22c8:	4620      	mov	r0, r4
    22ca:	f003 fa13 	bl	56f4 <fault_handle>
    22ce:	4606      	mov	r6, r0
	if (recoverable) {
    22d0:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    22d4:	b153      	cbz	r3, 22ec <CONFIG_NRF_CLOUD_PORT+0x39>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    22d6:	b00a      	add	sp, #40	; 0x28
    22d8:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    22da:	4604      	mov	r4, r0
			*nested_exc = true;
    22dc:	2501      	movs	r5, #1
    22de:	e7f0      	b.n	22c2 <CONFIG_NRF_CLOUD_PORT+0xf>
	*nested_exc = false;
    22e0:	2500      	movs	r5, #0
		return NULL;
    22e2:	462c      	mov	r4, r5
    22e4:	e7ed      	b.n	22c2 <CONFIG_NRF_CLOUD_PORT+0xf>
	*nested_exc = false;
    22e6:	2500      	movs	r5, #0
		return NULL;
    22e8:	462c      	mov	r4, r5
    22ea:	e7ea      	b.n	22c2 <CONFIG_NRF_CLOUD_PORT+0xf>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    22ec:	2220      	movs	r2, #32
    22ee:	4621      	mov	r1, r4
    22f0:	a801      	add	r0, sp, #4
    22f2:	f003 fa73 	bl	57dc <memcpy>
	if (nested_exc) {
    22f6:	b14d      	cbz	r5, 230c <CONFIG_NRF_CLOUD_PORT+0x59>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    22f8:	9b08      	ldr	r3, [sp, #32]
    22fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
    22fe:	b95a      	cbnz	r2, 2318 <CONFIG_NRF_CLOUD_PORT+0x65>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2300:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2304:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    2308:	9308      	str	r3, [sp, #32]
    230a:	e005      	b.n	2318 <CONFIG_NRF_CLOUD_PORT+0x65>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    230c:	9b08      	ldr	r3, [sp, #32]
    230e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2312:	f023 0301 	bic.w	r3, r3, #1
    2316:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    2318:	a901      	add	r1, sp, #4
    231a:	4630      	mov	r0, r6
    231c:	f003 f9d8 	bl	56d0 <z_arm_fatal_error>
    2320:	e7d9      	b.n	22d6 <CONFIG_NRF_CLOUD_PORT+0x23>
    2322:	bf00      	nop
    2324:	e000ed00 	.word	0xe000ed00

00002328 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2328:	4a02      	ldr	r2, [pc, #8]	; (2334 <z_arm_fault_init+0xc>)
    232a:	6953      	ldr	r3, [r2, #20]
    232c:	f043 0310 	orr.w	r3, r3, #16
    2330:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2332:	4770      	bx	lr
    2334:	e000ed00 	.word	0xe000ed00

00002338 <z_arm_int_lib_init>:
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
    2338:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    233a:	e006      	b.n	234a <z_arm_int_lib_init+0x12>
    233c:	f002 010f 	and.w	r1, r2, #15
    2340:	4b09      	ldr	r3, [pc, #36]	; (2368 <z_arm_int_lib_init+0x30>)
    2342:	440b      	add	r3, r1
    2344:	2120      	movs	r1, #32
    2346:	7619      	strb	r1, [r3, #24]
    2348:	3201      	adds	r2, #1
    234a:	2a40      	cmp	r2, #64	; 0x40
    234c:	dc0a      	bgt.n	2364 <z_arm_int_lib_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    234e:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    2350:	2b00      	cmp	r3, #0
    2352:	dbf3      	blt.n	233c <z_arm_int_lib_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2354:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2358:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    235c:	2120      	movs	r1, #32
    235e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    2362:	e7f1      	b.n	2348 <z_arm_int_lib_init+0x10>
	}
}
    2364:	4770      	bx	lr
    2366:	bf00      	nop
    2368:	e000ecfc 	.word	0xe000ecfc

0000236c <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    236c:	b538      	push	{r3, r4, r5, lr}
    236e:	4605      	mov	r5, r0
	__asm__ volatile(
    2370:	f04f 0320 	mov.w	r3, #32
    2374:	f3ef 8411 	mrs	r4, BASEPRI
    2378:	f383 8811 	msr	BASEPRI, r3
    237c:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    2380:	f005 fb1c 	bl	79bc <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    2384:	4b0a      	ldr	r3, [pc, #40]	; (23b0 <z_impl_k_thread_abort+0x44>)
    2386:	689b      	ldr	r3, [r3, #8]
    2388:	42ab      	cmp	r3, r5
    238a:	d003      	beq.n	2394 <z_impl_k_thread_abort+0x28>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    238c:	4620      	mov	r0, r4
    238e:	f005 faa2 	bl	78d6 <z_reschedule_irqlock>
}
    2392:	bd38      	pop	{r3, r4, r5, pc}
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    2394:	4b07      	ldr	r3, [pc, #28]	; (23b4 <z_impl_k_thread_abort+0x48>)
    2396:	685b      	ldr	r3, [r3, #4]
    2398:	f3c3 0308 	ubfx	r3, r3, #0, #9
    239c:	b12b      	cbz	r3, 23aa <z_impl_k_thread_abort+0x3e>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    239e:	4a05      	ldr	r2, [pc, #20]	; (23b4 <z_impl_k_thread_abort+0x48>)
    23a0:	6853      	ldr	r3, [r2, #4]
    23a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    23a6:	6053      	str	r3, [r2, #4]
    23a8:	e7f0      	b.n	238c <z_impl_k_thread_abort+0x20>
	z_check_stack_sentinel();

#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    23aa:	4620      	mov	r0, r4
    23ac:	f7ff fe12 	bl	1fd4 <arch_swap>
			CODE_UNREACHABLE;
    23b0:	20002b00 	.word	0x20002b00
    23b4:	e000ed00 	.word	0xe000ed00

000023b8 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    23b8:	4b01      	ldr	r3, [pc, #4]	; (23c0 <mpu_init+0x8>)
    23ba:	4a02      	ldr	r2, [pc, #8]	; (23c4 <mpu_init+0xc>)
    23bc:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    23be:	4770      	bx	lr
    23c0:	e000ed90 	.word	0xe000ed90
    23c4:	0044ffaa 	.word	0x0044ffaa

000023c8 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    23c8:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    23ca:	680b      	ldr	r3, [r1, #0]
    23cc:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    23d0:	7a0c      	ldrb	r4, [r1, #8]
    23d2:	f004 031f 	and.w	r3, r4, #31
    23d6:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    23d8:	68cb      	ldr	r3, [r1, #12]
    23da:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    23de:	0964      	lsrs	r4, r4, #5
    23e0:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    23e4:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    23e8:	4903      	ldr	r1, [pc, #12]	; (23f8 <region_init+0x30>)
    23ea:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    23ec:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    23ee:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    23f0:	f85d 4b04 	ldr.w	r4, [sp], #4
    23f4:	4770      	bx	lr
    23f6:	bf00      	nop
    23f8:	e000ed90 	.word	0xe000ed90

000023fc <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const u8_t index,
	const struct arm_mpu_region *region_conf)
{
    23fc:	b510      	push	{r4, lr}
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    23fe:	280f      	cmp	r0, #15
    2400:	d804      	bhi.n	240c <region_allocate_and_init+0x10>
    2402:	4604      	mov	r4, r0
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    2404:	f7ff ffe0 	bl	23c8 <region_init>

	return index;
}
    2408:	4620      	mov	r0, r4
    240a:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    240c:	f04f 0400 	mov.w	r4, #0
    2410:	2301      	movs	r3, #1
    2412:	f363 0402 	bfi	r4, r3, #0, #3
    2416:	f36f 04c5 	bfc	r4, #3, #3
    241a:	4b07      	ldr	r3, [pc, #28]	; (2438 <region_allocate_and_init+0x3c>)
    241c:	4a07      	ldr	r2, [pc, #28]	; (243c <region_allocate_and_init+0x40>)
    241e:	1a9b      	subs	r3, r3, r2
    2420:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    2424:	f363 148f 	bfi	r4, r3, #6, #10
    2428:	4602      	mov	r2, r0
    242a:	4905      	ldr	r1, [pc, #20]	; (2440 <region_allocate_and_init+0x44>)
    242c:	4620      	mov	r0, r4
    242e:	f002 fed8 	bl	51e2 <log_string_sync>
		return -EINVAL;
    2432:	f06f 0415 	mvn.w	r4, #21
    2436:	e7e7      	b.n	2408 <region_allocate_and_init+0xc>
    2438:	00007d58 	.word	0x00007d58
    243c:	00007d48 	.word	0x00007d48
    2440:	00008508 	.word	0x00008508

00002444 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct k_mem_partition
	*regions[], u8_t regions_num, u8_t start_reg_index,
	bool do_sanity_check)
{
    2444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2448:	4680      	mov	r8, r0
    244a:	460f      	mov	r7, r1
    244c:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
    244e:	4615      	mov	r5, r2

	for (i = 0; i < regions_num; i++) {
    2450:	2400      	movs	r4, #0
    2452:	e009      	b.n	2468 <mpu_configure_regions+0x24>
				(!mpu_partition_is_valid(regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, regions[i]);
    2454:	4631      	mov	r1, r6
    2456:	b2e8      	uxtb	r0, r5
    2458:	f003 f97f 	bl	575a <mpu_configure_region>
    245c:	4605      	mov	r5, r0

		if (reg_index == -EINVAL) {
    245e:	f110 0f16 	cmn.w	r0, #22
    2462:	d022      	beq.n	24aa <mpu_configure_regions+0x66>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    2464:	3501      	adds	r5, #1
	for (i = 0; i < regions_num; i++) {
    2466:	3401      	adds	r4, #1
    2468:	42bc      	cmp	r4, r7
    246a:	da1e      	bge.n	24aa <mpu_configure_regions+0x66>
		if (regions[i]->size == 0U) {
    246c:	f858 6024 	ldr.w	r6, [r8, r4, lsl #2]
    2470:	6873      	ldr	r3, [r6, #4]
    2472:	2b00      	cmp	r3, #0
    2474:	d0f7      	beq.n	2466 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    2476:	f1b9 0f00 	cmp.w	r9, #0
    247a:	d0eb      	beq.n	2454 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(regions[i]))) {
    247c:	4630      	mov	r0, r6
    247e:	f003 f95a 	bl	5736 <mpu_partition_is_valid>
		if (do_sanity_check &&
    2482:	2800      	cmp	r0, #0
    2484:	d1e6      	bne.n	2454 <mpu_configure_regions+0x10>
			LOG_ERR("Partition %u: sanity check failed.", i);
    2486:	2301      	movs	r3, #1
    2488:	f363 0002 	bfi	r0, r3, #0, #3
    248c:	f36f 00c5 	bfc	r0, #3, #3
    2490:	4b07      	ldr	r3, [pc, #28]	; (24b0 <mpu_configure_regions+0x6c>)
    2492:	4a08      	ldr	r2, [pc, #32]	; (24b4 <mpu_configure_regions+0x70>)
    2494:	1a9b      	subs	r3, r3, r2
    2496:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    249a:	f363 108f 	bfi	r0, r3, #6, #10
    249e:	4622      	mov	r2, r4
    24a0:	4905      	ldr	r1, [pc, #20]	; (24b8 <mpu_configure_regions+0x74>)
    24a2:	f002 fe9e 	bl	51e2 <log_string_sync>
			return -EINVAL;
    24a6:	f06f 0515 	mvn.w	r5, #21
	}

	return reg_index;
}
    24aa:	4628      	mov	r0, r5
    24ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    24b0:	00007d58 	.word	0x00007d58
    24b4:	00007d48 	.word	0x00007d48
    24b8:	000084e4 	.word	0x000084e4

000024bc <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
    24bc:	b538      	push	{r3, r4, r5, lr}
	int mpu_reg_index = static_regions_num;
    24be:	4b0e      	ldr	r3, [pc, #56]	; (24f8 <mpu_configure_dynamic_mpu_regions+0x3c>)
    24c0:	781a      	ldrb	r2, [r3, #0]
    24c2:	4613      	mov	r3, r2

	/* Disable all MPU regions except for the static ones. */
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    24c4:	2b0f      	cmp	r3, #15
    24c6:	dc05      	bgt.n	24d4 <mpu_configure_dynamic_mpu_regions+0x18>
  mpu->RNR = rnr;
    24c8:	4c0c      	ldr	r4, [pc, #48]	; (24fc <mpu_configure_dynamic_mpu_regions+0x40>)
    24ca:	60a3      	str	r3, [r4, #8]
  mpu->RLAR = 0U;
    24cc:	2500      	movs	r5, #0
    24ce:	6125      	str	r5, [r4, #16]
    24d0:	3301      	adds	r3, #1
    24d2:	e7f7      	b.n	24c4 <mpu_configure_dynamic_mpu_regions+0x8>

	/* We are going to skip the full partition of the background areas.
	 * So we can disable MPU regions inside which dynamic memroy regions
	 * may be programmed.
	 */
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
    24d4:	2300      	movs	r3, #0
    24d6:	e009      	b.n	24ec <mpu_configure_dynamic_mpu_regions+0x30>
		ARM_MPU_ClrRegion(dyn_reg_info[i].index);
    24d8:	eb03 0583 	add.w	r5, r3, r3, lsl #2
    24dc:	00ac      	lsls	r4, r5, #2
    24de:	4d08      	ldr	r5, [pc, #32]	; (2500 <mpu_configure_dynamic_mpu_regions+0x44>)
    24e0:	592d      	ldr	r5, [r5, r4]
  mpu->RNR = rnr;
    24e2:	4c06      	ldr	r4, [pc, #24]	; (24fc <mpu_configure_dynamic_mpu_regions+0x40>)
    24e4:	60a5      	str	r5, [r4, #8]
  mpu->RLAR = 0U;
    24e6:	2500      	movs	r5, #0
    24e8:	6125      	str	r5, [r4, #16]
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
    24ea:	3301      	adds	r3, #1
    24ec:	2b00      	cmp	r3, #0
    24ee:	ddf3      	ble.n	24d8 <mpu_configure_dynamic_mpu_regions+0x1c>
	}

	/* The dynamic regions are now programmed on top of
	 * existing SRAM region configuration.
	 */
	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    24f0:	2301      	movs	r3, #1
    24f2:	f7ff ffa7 	bl	2444 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

#endif /* CONFIG_MPU_GAP_FILLING */
	return mpu_reg_index;
}
    24f6:	bd38      	pop	{r3, r4, r5, pc}
    24f8:	20002b2f 	.word	0x20002b2f
    24fc:	e000ed90 	.word	0xe000ed90
    2500:	200029b8 	.word	0x200029b8

00002504 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2504:	4b03      	ldr	r3, [pc, #12]	; (2514 <arm_core_mpu_enable+0x10>)
    2506:	2205      	movs	r2, #5
    2508:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    250a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    250e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2512:	4770      	bx	lr
    2514:	e000ed90 	.word	0xe000ed90

00002518 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    2518:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    251c:	4b01      	ldr	r3, [pc, #4]	; (2524 <arm_core_mpu_disable+0xc>)
    251e:	2200      	movs	r2, #0
    2520:	605a      	str	r2, [r3, #4]
}
    2522:	4770      	bx	lr
    2524:	e000ed90 	.word	0xe000ed90

00002528 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    2528:	b538      	push	{r3, r4, r5, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    252a:	4b0e      	ldr	r3, [pc, #56]	; (2564 <arm_mpu_init+0x3c>)
    252c:	681d      	ldr	r5, [r3, #0]
    252e:	2d10      	cmp	r5, #16
    2530:	d815      	bhi.n	255e <arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    2532:	f7ff fff1 	bl	2518 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();
    2536:	f7ff ff3f 	bl	23b8 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    253a:	2400      	movs	r4, #0
    253c:	42a5      	cmp	r5, r4
    253e:	d908      	bls.n	2552 <arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    2540:	4b08      	ldr	r3, [pc, #32]	; (2564 <arm_mpu_init+0x3c>)
    2542:	6859      	ldr	r1, [r3, #4]
    2544:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    2548:	4620      	mov	r0, r4
    254a:	f7ff ff3d 	bl	23c8 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    254e:	3401      	adds	r4, #1
    2550:	e7f4      	b.n	253c <arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    2552:	4b05      	ldr	r3, [pc, #20]	; (2568 <arm_mpu_init+0x40>)
    2554:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    2556:	f7ff ffd5 	bl	2504 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    255a:	2000      	movs	r0, #0
}
    255c:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    255e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2562:	e7fb      	b.n	255c <arm_mpu_init+0x34>
    2564:	000082c4 	.word	0x000082c4
    2568:	20002b2f 	.word	0x20002b2f

0000256c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    256c:	4b01      	ldr	r3, [pc, #4]	; (2574 <__stdout_hook_install+0x8>)
    256e:	6018      	str	r0, [r3, #0]
}
    2570:	4770      	bx	lr
    2572:	bf00      	nop
    2574:	20005b44 	.word	0x20005b44

00002578 <gpiote_channel_alloc>:
	return port->config->config_info;
}

static int gpiote_channel_alloc(u32_t abs_pin, nrf_gpiote_polarity_t polarity)
{
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    2578:	2300      	movs	r3, #0
    257a:	2b07      	cmp	r3, #7
    257c:	d83d      	bhi.n	25fa <gpiote_channel_alloc+0x82>
{
    257e:	b4f0      	push	{r4, r5, r6, r7}
    p_reg->CONFIG[idx] = 0;
}

NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return (p_reg->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
    2580:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    2584:	4c1e      	ldr	r4, [pc, #120]	; (2600 <gpiote_channel_alloc+0x88>)
    2586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
		if (!nrf_gpiote_te_is_enabled(NRF_GPIOTE, channel)) {
    258a:	f012 0f03 	tst.w	r2, #3
    258e:	d007      	beq.n	25a0 <gpiote_channel_alloc+0x28>
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    2590:	3301      	adds	r3, #1
    2592:	b2db      	uxtb	r3, r3
    2594:	2b07      	cmp	r3, #7
    2596:	d9f3      	bls.n	2580 <gpiote_channel_alloc+0x8>
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
			return 0;
		}
	}

	return -ENODEV;
    2598:	f06f 0012 	mvn.w	r0, #18
}
    259c:	bcf0      	pop	{r4, r5, r6, r7}
    259e:	4770      	bx	lr
			nrf_gpiote_event_t evt =
    25a0:	f103 0240 	add.w	r2, r3, #64	; 0x40
    25a4:	0092      	lsls	r2, r2, #2
    25a6:	b294      	uxth	r4, r2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    25a8:	4e15      	ldr	r6, [pc, #84]	; (2600 <gpiote_channel_alloc+0x88>)
    25aa:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    25ae:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
    25b2:	f422 3247 	bic.w	r2, r2, #203776	; 0x31c00
    25b6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    25ba:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    25be:	f856 7025 	ldr.w	r7, [r6, r5, lsl #2]
    25c2:	0200      	lsls	r0, r0, #8
    25c4:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    25c8:	040a      	lsls	r2, r1, #16
    25ca:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    25ce:	4310      	orrs	r0, r2
    25d0:	4338      	orrs	r0, r7
    25d2:	f846 0025 	str.w	r0, [r6, r5, lsl #2]
    return ((uint32_t)p_reg + event);
    25d6:	f104 42a0 	add.w	r2, r4, #1342177280	; 0x50000000
    25da:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    25de:	2000      	movs	r0, #0
    25e0:	6010      	str	r0, [r2, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    25e2:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
    25e6:	f042 0201 	orr.w	r2, r2, #1
    25ea:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    25ee:	2201      	movs	r2, #1
    25f0:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    25f4:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
			return 0;
    25f8:	e7d0      	b.n	259c <gpiote_channel_alloc+0x24>
	return -ENODEV;
    25fa:	f06f 0012 	mvn.w	r0, #18
}
    25fe:	4770      	bx	lr
    2600:	5000d000 	.word	0x5000d000

00002604 <gpiote_channel_free>:

static void gpiote_channel_free(u32_t abs_pin)
{
    2604:	b410      	push	{r4}
    return p_reg->INTENSET & mask;
    2606:	4b14      	ldr	r3, [pc, #80]	; (2658 <gpiote_channel_free+0x54>)
    2608:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    260c:	b2e4      	uxtb	r4, r4
	u32_t intenset = nrf_gpiote_int_enable_check(NRF_GPIOTE,
						     NRF_GPIOTE_INT_IN_MASK);

	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    260e:	2300      	movs	r3, #0
    2610:	e000      	b.n	2614 <gpiote_channel_free+0x10>
    2612:	3301      	adds	r3, #1
    2614:	2b07      	cmp	r3, #7
    2616:	d81b      	bhi.n	2650 <gpiote_channel_free+0x4c>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2618:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    261c:	490e      	ldr	r1, [pc, #56]	; (2658 <gpiote_channel_free+0x54>)
    261e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    2622:	f3c2 2204 	ubfx	r2, r2, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    2626:	4290      	cmp	r0, r2
    2628:	d1f3      	bne.n	2612 <gpiote_channel_free+0xe>
		    && (intenset & BIT(i))) {
    262a:	fa24 f203 	lsr.w	r2, r4, r3
    262e:	f012 0f01 	tst.w	r2, #1
    2632:	d0ee      	beq.n	2612 <gpiote_channel_free+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    2634:	460a      	mov	r2, r1
    2636:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    263a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    263e:	f021 0101 	bic.w	r1, r1, #1
    2642:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_event_disable(NRF_GPIOTE, i);
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    2646:	2101      	movs	r1, #1
    2648:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->INTENCLR = mask;
    264c:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
			return;
		}
	}
}
    2650:	f85d 4b04 	ldr.w	r4, [sp], #4
    2654:	4770      	bx	lr
    2656:	bf00      	nop
    2658:	5000d000 	.word	0x5000d000

0000265c <gpiote_pin_int_cfg>:
	}
	return NRF_GPIO_PIN_SENSE_LOW;
}

static int gpiote_pin_int_cfg(struct device *port, u32_t pin)
{
    265c:	b570      	push	{r4, r5, r6, lr}
    265e:	460d      	mov	r5, r1
	return port->driver_data;
    2660:	6886      	ldr	r6, [r0, #8]
	return port->config->config_info;
    2662:	6803      	ldr	r3, [r0, #0]
    2664:	689b      	ldr	r3, [r3, #8]
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2666:	791b      	ldrb	r3, [r3, #4]
    2668:	f001 041f 	and.w	r4, r1, #31
    266c:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	int res = 0;

	gpiote_channel_free(abs_pin);
    2670:	4620      	mov	r0, r4
    2672:	f7ff ffc7 	bl	2604 <gpiote_channel_free>
NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
                                              nrf_gpio_pin_sense_t sense_config)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    /*lint -e{845} // A zero has been given as right argument to operator '|'" */
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    2676:	4a27      	ldr	r2, [pc, #156]	; (2714 <gpiote_pin_int_cfg+0xb8>)
    2678:	f104 0180 	add.w	r1, r4, #128	; 0x80
    267c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    2680:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000

    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    2684:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);

	/* Pins trigger interrupts only if pin has been configured to do so
	 * and callback has been enabled for that pin.
	 */
	if ((data->pin_int_en & BIT(pin)) && (data->int_en & BIT(pin))) {
    2688:	68b3      	ldr	r3, [r6, #8]
    268a:	40eb      	lsrs	r3, r5
    268c:	f013 0f01 	tst.w	r3, #1
    2690:	d03b      	beq.n	270a <gpiote_pin_int_cfg+0xae>
    2692:	68f3      	ldr	r3, [r6, #12]
    2694:	40eb      	lsrs	r3, r5
    2696:	f013 0f01 	tst.w	r3, #1
    269a:	d038      	beq.n	270e <gpiote_pin_int_cfg+0xb2>
		if (data->trig_edge & BIT(pin)) {
    269c:	6973      	ldr	r3, [r6, #20]
    269e:	40eb      	lsrs	r3, r5
    26a0:	f013 0f01 	tst.w	r3, #1
    26a4:	d01a      	beq.n	26dc <gpiote_pin_int_cfg+0x80>
		/* For edge triggering we use GPIOTE channels. */
			nrf_gpiote_polarity_t pol;

			if (data->double_edge & BIT(pin)) {
    26a6:	69b3      	ldr	r3, [r6, #24]
    26a8:	40eb      	lsrs	r3, r5
    26aa:	f013 0f01 	tst.w	r3, #1
    26ae:	d10e      	bne.n	26ce <gpiote_pin_int_cfg+0x72>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
			} else if (((data->active_level & BIT(pin)) != 0U)
    26b0:	6933      	ldr	r3, [r6, #16]
    26b2:	40eb      	lsrs	r3, r5
    26b4:	f003 0301 	and.w	r3, r3, #1
    26b8:	b2da      	uxtb	r2, r3
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    26ba:	69f3      	ldr	r3, [r6, #28]
    26bc:	fa23 f505 	lsr.w	r5, r3, r5
    26c0:	f005 0501 	and.w	r5, r5, #1
			} else if (((data->active_level & BIT(pin)) != 0U)
    26c4:	b2ed      	uxtb	r5, r5
    26c6:	42aa      	cmp	r2, r5
    26c8:	d006      	beq.n	26d8 <gpiote_pin_int_cfg+0x7c>
				pol = NRF_GPIOTE_POLARITY_LOTOHI;
    26ca:	2101      	movs	r1, #1
    26cc:	e000      	b.n	26d0 <gpiote_pin_int_cfg+0x74>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    26ce:	2103      	movs	r1, #3
			} else {
				pol = NRF_GPIOTE_POLARITY_HITOLO;
			}

			res = gpiote_channel_alloc(abs_pin, pol);
    26d0:	4620      	mov	r0, r4
    26d2:	f7ff ff51 	bl	2578 <gpiote_channel_alloc>
    26d6:	e019      	b.n	270c <gpiote_pin_int_cfg+0xb0>
				pol = NRF_GPIOTE_POLARITY_HITOLO;
    26d8:	2102      	movs	r1, #2
    26da:	e7f9      	b.n	26d0 <gpiote_pin_int_cfg+0x74>
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    26dc:	6933      	ldr	r3, [r6, #16]
    26de:	69f2      	ldr	r2, [r6, #28]
    26e0:	4053      	eors	r3, r2
    26e2:	fa23 f505 	lsr.w	r5, r3, r5
    26e6:	f015 0f01 	tst.w	r5, #1
    26ea:	d10c      	bne.n	2706 <gpiote_pin_int_cfg+0xaa>
	return NRF_GPIO_PIN_SENSE_LOW;
    26ec:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    26ee:	4a09      	ldr	r2, [pc, #36]	; (2714 <gpiote_pin_int_cfg+0xb8>)
    26f0:	3480      	adds	r4, #128	; 0x80
    26f2:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
    26f6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    26fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    26fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	int res = 0;
    2702:	2000      	movs	r0, #0
    2704:	e002      	b.n	270c <gpiote_pin_int_cfg+0xb0>
		return NRF_GPIO_PIN_SENSE_HIGH;
    2706:	2102      	movs	r1, #2
    2708:	e7f1      	b.n	26ee <gpiote_pin_int_cfg+0x92>
	int res = 0;
    270a:	2000      	movs	r0, #0

			nrf_gpio_cfg_sense_set(abs_pin, sense);
		}
	}
	return res;
}
    270c:	bd70      	pop	{r4, r5, r6, pc}
	int res = 0;
    270e:	2000      	movs	r0, #0
	return res;
    2710:	e7fc      	b.n	270c <gpiote_pin_int_cfg+0xb0>
    2712:	bf00      	nop
    2714:	50842500 	.word	0x50842500

00002718 <gpio_nrfx_config>:

static int gpio_nrfx_config(struct device *port, int access_op,
			    u32_t pin, int flags)
{
    2718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    271c:	b083      	sub	sp, #12
	return port->driver_data;
    271e:	6884      	ldr	r4, [r0, #8]
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;
	u8_t from_pin;
	u8_t to_pin;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2720:	f403 4570 	and.w	r5, r3, #61440	; 0xf000
    2724:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
    2728:	d037      	beq.n	279a <gpio_nrfx_config+0x82>
    272a:	dd20      	ble.n	276e <gpio_nrfx_config+0x56>
    272c:	f5b5 4fe0 	cmp.w	r5, #28672	; 0x7000
    2730:	d03f      	beq.n	27b2 <gpio_nrfx_config+0x9a>
    2732:	dd29      	ble.n	2788 <gpio_nrfx_config+0x70>
    2734:	f5b5 4f40 	cmp.w	r5, #49152	; 0xc000
    2738:	d03e      	beq.n	27b8 <gpio_nrfx_config+0xa0>
    273a:	f5b5 4f50 	cmp.w	r5, #53248	; 0xd000
    273e:	f040 80b0 	bne.w	28a2 <CONFIG_MAIN_STACK_SIZE+0xa2>
		break;
	case GPIO_DS_ALT_LOW | GPIO_DS_ALT_HIGH:
		drive = NRF_GPIO_PIN_H0H1;
		break;
	case GPIO_DS_ALT_LOW | GPIO_DS_DISCONNECT_HIGH:
		drive = NRF_GPIO_PIN_H0D1;
    2742:	f04f 0807 	mov.w	r8, #7

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_UP) {
    2746:	f403 7540 	and.w	r5, r3, #768	; 0x300
    274a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    274e:	d039      	beq.n	27c4 <gpio_nrfx_config+0xac>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_DOWN) {
    2750:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
    2754:	d033      	beq.n	27be <gpio_nrfx_config+0xa6>
		pull = NRF_GPIO_PIN_PULLDOWN;
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
    2756:	2500      	movs	r5, #0
    2758:	9501      	str	r5, [sp, #4]
    275a:	461e      	mov	r6, r3
    275c:	4607      	mov	r7, r0
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = (dir == NRF_GPIO_PIN_DIR_INPUT)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    275e:	f003 0b01 	and.w	fp, r3, #1
    2762:	46da      	mov	sl, fp

	if (access_op == GPIO_ACCESS_BY_PORT) {
    2764:	2901      	cmp	r1, #1
    2766:	d030      	beq.n	27ca <gpio_nrfx_config+0xb2>
		from_pin = 0U;
		to_pin   = 31U;
	} else {
		from_pin = pin;
    2768:	b2d5      	uxtb	r5, r2
		to_pin   = pin;
    276a:	46a9      	mov	r9, r5
    276c:	e059      	b.n	2822 <CONFIG_MAIN_STACK_SIZE+0x22>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    276e:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
    2772:	d015      	beq.n	27a0 <gpio_nrfx_config+0x88>
    2774:	f5b5 5f40 	cmp.w	r5, #12288	; 0x3000
    2778:	d015      	beq.n	27a6 <gpio_nrfx_config+0x8e>
    277a:	b1bd      	cbz	r5, 27ac <gpio_nrfx_config+0x94>
		return -EINVAL;
    277c:	f06f 0315 	mvn.w	r3, #21
			return res;
		}
	}

	return 0;
}
    2780:	4618      	mov	r0, r3
    2782:	b003      	add	sp, #12
    2784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2788:	f5b5 4fa0 	cmp.w	r5, #20480	; 0x5000
    278c:	d102      	bne.n	2794 <gpio_nrfx_config+0x7c>
		drive = NRF_GPIO_PIN_H0H1;
    278e:	f04f 0803 	mov.w	r8, #3
    2792:	e7d8      	b.n	2746 <gpio_nrfx_config+0x2e>
		return -EINVAL;
    2794:	f06f 0315 	mvn.w	r3, #21
    2798:	e7f2      	b.n	2780 <gpio_nrfx_config+0x68>
		drive = NRF_GPIO_PIN_S0H1;
    279a:	f04f 0802 	mov.w	r8, #2
    279e:	e7d2      	b.n	2746 <gpio_nrfx_config+0x2e>
		drive = NRF_GPIO_PIN_H0S1;
    27a0:	f04f 0801 	mov.w	r8, #1
    27a4:	e7cf      	b.n	2746 <gpio_nrfx_config+0x2e>
		drive = NRF_GPIO_PIN_D0S1;
    27a6:	f04f 0804 	mov.w	r8, #4
    27aa:	e7cc      	b.n	2746 <gpio_nrfx_config+0x2e>
		drive = NRF_GPIO_PIN_S0S1;
    27ac:	f04f 0800 	mov.w	r8, #0
    27b0:	e7c9      	b.n	2746 <gpio_nrfx_config+0x2e>
		drive = NRF_GPIO_PIN_D0H1;
    27b2:	f04f 0805 	mov.w	r8, #5
    27b6:	e7c6      	b.n	2746 <gpio_nrfx_config+0x2e>
		drive = NRF_GPIO_PIN_S0D1;
    27b8:	f04f 0806 	mov.w	r8, #6
    27bc:	e7c3      	b.n	2746 <gpio_nrfx_config+0x2e>
		pull = NRF_GPIO_PIN_PULLDOWN;
    27be:	2501      	movs	r5, #1
    27c0:	9501      	str	r5, [sp, #4]
    27c2:	e7ca      	b.n	275a <gpio_nrfx_config+0x42>
		pull = NRF_GPIO_PIN_PULLUP;
    27c4:	2503      	movs	r5, #3
    27c6:	9501      	str	r5, [sp, #4]
    27c8:	e7c7      	b.n	275a <gpio_nrfx_config+0x42>
		to_pin   = 31U;
    27ca:	f04f 091f 	mov.w	r9, #31
		from_pin = 0U;
    27ce:	2500      	movs	r5, #0
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    27d0:	e027      	b.n	2822 <CONFIG_MAIN_STACK_SIZE+0x22>
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    27d2:	68a3      	ldr	r3, [r4, #8]
    27d4:	2201      	movs	r2, #1
    27d6:	40aa      	lsls	r2, r5
    27d8:	ea23 0302 	bic.w	r3, r3, r2
    27dc:	e03d      	b.n	285a <CONFIG_MAIN_STACK_SIZE+0x5a>
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    27de:	6963      	ldr	r3, [r4, #20]
    27e0:	2201      	movs	r2, #1
    27e2:	408a      	lsls	r2, r1
    27e4:	ea23 0302 	bic.w	r3, r3, r2
    27e8:	e03f      	b.n	286a <CONFIG_MAIN_STACK_SIZE+0x6a>
		WRITE_BIT(data->double_edge, curr_pin,
    27ea:	69a3      	ldr	r3, [r4, #24]
    27ec:	2201      	movs	r2, #1
    27ee:	408a      	lsls	r2, r1
    27f0:	ea23 0302 	bic.w	r3, r3, r2
    27f4:	e041      	b.n	287a <CONFIG_MAIN_STACK_SIZE+0x7a>
		WRITE_BIT(data->active_level, curr_pin,
    27f6:	6923      	ldr	r3, [r4, #16]
    27f8:	2201      	movs	r2, #1
    27fa:	408a      	lsls	r2, r1
    27fc:	ea23 0302 	bic.w	r3, r3, r2
    2800:	e043      	b.n	288a <CONFIG_MAIN_STACK_SIZE+0x8a>
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    2802:	69e3      	ldr	r3, [r4, #28]
    2804:	2201      	movs	r2, #1
    2806:	fa02 f101 	lsl.w	r1, r2, r1
    280a:	ea23 0101 	bic.w	r1, r3, r1
    280e:	61e1      	str	r1, [r4, #28]
		res = gpiote_pin_int_cfg(port, curr_pin);
    2810:	4629      	mov	r1, r5
    2812:	4638      	mov	r0, r7
    2814:	f7ff ff22 	bl	265c <gpiote_pin_int_cfg>
		if (res != 0) {
    2818:	4603      	mov	r3, r0
    281a:	2800      	cmp	r0, #0
    281c:	d1b0      	bne.n	2780 <gpio_nrfx_config+0x68>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    281e:	3501      	adds	r5, #1
    2820:	b2ed      	uxtb	r5, r5
    2822:	45a9      	cmp	r9, r5
    2824:	d33b      	bcc.n	289e <CONFIG_MAIN_STACK_SIZE+0x9e>
	return port->config->config_info;
    2826:	683b      	ldr	r3, [r7, #0]
    2828:	689b      	ldr	r3, [r3, #8]
		nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num,
    282a:	791a      	ldrb	r2, [r3, #4]
    282c:	4629      	mov	r1, r5
    282e:	f005 031f 	and.w	r3, r5, #31
    2832:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
                               | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
    2836:	ea4b 024a 	orr.w	r2, fp, sl, lsl #1
                               | ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)
    283a:	9801      	ldr	r0, [sp, #4]
    283c:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    2840:	ea42 2208 	orr.w	r2, r2, r8, lsl #8
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2844:	3380      	adds	r3, #128	; 0x80
    2846:	4818      	ldr	r0, [pc, #96]	; (28a8 <CONFIG_MAIN_STACK_SIZE+0xa8>)
    2848:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    284c:	f016 0f02 	tst.w	r6, #2
    2850:	d0bf      	beq.n	27d2 <gpio_nrfx_config+0xba>
    2852:	68a3      	ldr	r3, [r4, #8]
    2854:	2201      	movs	r2, #1
    2856:	40aa      	lsls	r2, r5
    2858:	4313      	orrs	r3, r2
    285a:	60a3      	str	r3, [r4, #8]
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    285c:	f016 0f20 	tst.w	r6, #32
    2860:	d0bd      	beq.n	27de <gpio_nrfx_config+0xc6>
    2862:	6963      	ldr	r3, [r4, #20]
    2864:	2201      	movs	r2, #1
    2866:	408a      	lsls	r2, r1
    2868:	4313      	orrs	r3, r2
    286a:	6163      	str	r3, [r4, #20]
		WRITE_BIT(data->double_edge, curr_pin,
    286c:	f016 0f40 	tst.w	r6, #64	; 0x40
    2870:	d0bb      	beq.n	27ea <gpio_nrfx_config+0xd2>
    2872:	69a3      	ldr	r3, [r4, #24]
    2874:	2201      	movs	r2, #1
    2876:	408a      	lsls	r2, r1
    2878:	4313      	orrs	r3, r2
    287a:	61a3      	str	r3, [r4, #24]
		WRITE_BIT(data->active_level, curr_pin,
    287c:	f016 0f04 	tst.w	r6, #4
    2880:	d0b9      	beq.n	27f6 <gpio_nrfx_config+0xde>
    2882:	6923      	ldr	r3, [r4, #16]
    2884:	2201      	movs	r2, #1
    2886:	408a      	lsls	r2, r1
    2888:	4313      	orrs	r3, r2
    288a:	6123      	str	r3, [r4, #16]
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    288c:	f016 0f80 	tst.w	r6, #128	; 0x80
    2890:	d0b7      	beq.n	2802 <CONFIG_MAIN_STACK_SIZE+0x2>
    2892:	69e3      	ldr	r3, [r4, #28]
    2894:	2201      	movs	r2, #1
    2896:	fa02 f101 	lsl.w	r1, r2, r1
    289a:	4319      	orrs	r1, r3
    289c:	e7b7      	b.n	280e <CONFIG_MAIN_STACK_SIZE+0xe>
	return 0;
    289e:	2300      	movs	r3, #0
    28a0:	e76e      	b.n	2780 <gpio_nrfx_config+0x68>
		return -EINVAL;
    28a2:	f06f 0315 	mvn.w	r3, #21
    28a6:	e76b      	b.n	2780 <gpio_nrfx_config+0x68>
    28a8:	50842500 	.word	0x50842500

000028ac <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(struct device *port)
{
    28ac:	b4f0      	push	{r4, r5, r6, r7}
	return port->driver_data;
    28ae:	6885      	ldr	r5, [r0, #8]
	return port->config->config_info;
    28b0:	6803      	ldr	r3, [r0, #0]
    28b2:	689e      	ldr	r6, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    28b4:	68ea      	ldr	r2, [r5, #12]
    28b6:	68ab      	ldr	r3, [r5, #8]
    28b8:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    28ba:	696a      	ldr	r2, [r5, #20]
    28bc:	69a9      	ldr	r1, [r5, #24]
    28be:	430a      	orrs	r2, r1
    28c0:	ea23 0302 	bic.w	r3, r3, r2
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t pin = 0U;
	u32_t bit = 1U << pin;
    28c4:	2201      	movs	r2, #1
	u32_t pin = 0U;
    28c6:	2000      	movs	r0, #0
	u32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    28c8:	e00f      	b.n	28ea <cfg_level_pins+0x3e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    28ca:	f04f 0c02 	mov.w	ip, #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    28ce:	4f11      	ldr	r7, [pc, #68]	; (2914 <cfg_level_pins+0x68>)
    28d0:	3180      	adds	r1, #128	; 0x80
    28d2:	f857 4021 	ldr.w	r4, [r7, r1, lsl #2]
    28d6:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    28da:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
    28de:	f847 4021 	str.w	r4, [r7, r1, lsl #2]
		if (level_pins & bit) {
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			u32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    28e2:	ea23 0302 	bic.w	r3, r3, r2
		}
		++pin;
    28e6:	3001      	adds	r0, #1
		bit <<= 1;
    28e8:	0052      	lsls	r2, r2, #1
	while (level_pins) {
    28ea:	b183      	cbz	r3, 290e <cfg_level_pins+0x62>
		if (level_pins & bit) {
    28ec:	421a      	tst	r2, r3
    28ee:	d0fa      	beq.n	28e6 <cfg_level_pins+0x3a>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    28f0:	7934      	ldrb	r4, [r6, #4]
    28f2:	f000 011f 	and.w	r1, r0, #31
    28f6:	ea41 1144 	orr.w	r1, r1, r4, lsl #5
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    28fa:	692c      	ldr	r4, [r5, #16]
    28fc:	69ef      	ldr	r7, [r5, #28]
    28fe:	407c      	eors	r4, r7
    2900:	40c4      	lsrs	r4, r0
    2902:	f014 0f01 	tst.w	r4, #1
    2906:	d1e0      	bne.n	28ca <cfg_level_pins+0x1e>
	return NRF_GPIO_PIN_SENSE_LOW;
    2908:	f04f 0c03 	mov.w	ip, #3
    290c:	e7df      	b.n	28ce <cfg_level_pins+0x22>
	}
}
    290e:	bcf0      	pop	{r4, r5, r6, r7}
    2910:	4770      	bx	lr
    2912:	bf00      	nop
    2914:	50842500 	.word	0x50842500

00002918 <check_level_trigger_pins>:
 * @param port Pointer to GPIO port device.
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static u32_t check_level_trigger_pins(struct device *port)
{
    2918:	b4f0      	push	{r4, r5, r6, r7}
	return port->driver_data;
    291a:	6881      	ldr	r1, [r0, #8]
	return port->config->config_info;
    291c:	6803      	ldr	r3, [r0, #0]
    291e:	689f      	ldr	r7, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    2920:	68cb      	ldr	r3, [r1, #12]
    2922:	688a      	ldr	r2, [r1, #8]
    2924:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    2926:	694a      	ldr	r2, [r1, #20]
    2928:	6988      	ldr	r0, [r1, #24]
    292a:	4302      	orrs	r2, r0
    292c:	ea23 0302 	bic.w	r3, r3, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t level_pins = get_level_pins(port);
	u32_t port_in = nrf_gpio_port_in_read(cfg->port);
    2930:	683a      	ldr	r2, [r7, #0]
}


NRF_STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg)
{
    return p_reg->IN;
    2932:	6910      	ldr	r0, [r2, #16]

	/* Extract which pins after inversion, have logic level same as
	 * interrupt trigger level.
	 */
	u32_t pin_states = ~(port_in ^ data->inverted ^ data->active_level);
    2934:	69ca      	ldr	r2, [r1, #28]
    2936:	4050      	eors	r0, r2
    2938:	690a      	ldr	r2, [r1, #16]
    293a:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	u32_t out = pin_states & level_pins;
    293c:	ea23 0000 	bic.w	r0, r3, r0
	/* Disable sense detection on all pins that use it, whether
	 * they appear to have triggered or not.  This ensures
	 * nobody's requesting DETECT.
	 */
	u32_t pin = 0U;
	u32_t bit = 1U << pin;
    2940:	2201      	movs	r2, #1
	u32_t pin = 0U;
    2942:	2400      	movs	r4, #0

	while (level_pins) {
    2944:	e001      	b.n	294a <check_level_trigger_pins+0x32>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			level_pins &= ~bit;
		}
		++pin;
    2946:	3401      	adds	r4, #1
		bit <<= 1;
    2948:	0052      	lsls	r2, r2, #1
	while (level_pins) {
    294a:	b18b      	cbz	r3, 2970 <check_level_trigger_pins+0x58>
		if (level_pins & bit) {
    294c:	4213      	tst	r3, r2
    294e:	d0fa      	beq.n	2946 <check_level_trigger_pins+0x2e>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2950:	793d      	ldrb	r5, [r7, #4]
    2952:	f004 011f 	and.w	r1, r4, #31
    2956:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    295a:	4e06      	ldr	r6, [pc, #24]	; (2974 <check_level_trigger_pins+0x5c>)
    295c:	3180      	adds	r1, #128	; 0x80
    295e:	f856 5021 	ldr.w	r5, [r6, r1, lsl #2]
    2962:	f425 3540 	bic.w	r5, r5, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    2966:	f846 5021 	str.w	r5, [r6, r1, lsl #2]
			level_pins &= ~bit;
    296a:	ea23 0302 	bic.w	r3, r3, r2
    296e:	e7ea      	b.n	2946 <check_level_trigger_pins+0x2e>
	}

	return out;
}
    2970:	bcf0      	pop	{r4, r5, r6, r7}
    2972:	4770      	bx	lr
    2974:	50842500 	.word	0x50842500

00002978 <gpiote_event_handler>:
#ifdef CONFIG_GPIO_NRF_P1
DEVICE_DECLARE(gpio_nrfx_p1);
#endif

static void gpiote_event_handler(void)
{
    2978:	b5f0      	push	{r4, r5, r6, r7, lr}
    297a:	b083      	sub	sp, #12
	u32_t fired_triggers[GPIO_COUNT] = {0};
    297c:	2300      	movs	r3, #0
    297e:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2980:	4b2e      	ldr	r3, [pc, #184]	; (2a3c <gpiote_event_handler+0xc4>)
    2982:	681c      	ldr	r4, [r3, #0]
	bool port_event = nrf_gpiote_event_check(NRF_GPIOTE,
						 NRF_GPIOTE_EVENT_PORT);

	if (port_event) {
    2984:	b90c      	cbnz	r4, 298a <gpiote_event_handler+0x12>
{
    2986:	2100      	movs	r1, #0
    2988:	e008      	b.n	299c <gpiote_event_handler+0x24>
#ifdef CONFIG_GPIO_NRF_P0
		fired_triggers[0] =
			check_level_trigger_pins(DEVICE_GET(gpio_nrfx_p0));
    298a:	482d      	ldr	r0, [pc, #180]	; (2a40 <gpiote_event_handler+0xc8>)
    298c:	f7ff ffc4 	bl	2918 <check_level_trigger_pins>
		fired_triggers[0] =
    2990:	9001      	str	r0, [sp, #4]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2992:	4b2a      	ldr	r3, [pc, #168]	; (2a3c <gpiote_event_handler+0xc4>)
    2994:	2200      	movs	r2, #0
    2996:	601a      	str	r2, [r3, #0]
    2998:	e7f5      	b.n	2986 <gpiote_event_handler+0xe>
		 */
		nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
	}

	/* Handle interrupt from GPIOTE channels. */
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    299a:	3101      	adds	r1, #1
    299c:	2907      	cmp	r1, #7
    299e:	d825      	bhi.n	29ec <gpiote_event_handler+0x74>
		nrf_gpiote_event_t evt =
    29a0:	f101 0340 	add.w	r3, r1, #64	; 0x40
    29a4:	009b      	lsls	r3, r3, #2
    29a6:	b29a      	uxth	r2, r3
			offsetof(NRF_GPIOTE_Type, EVENTS_IN[i]);

		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    29a8:	2301      	movs	r3, #1
    29aa:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    29ac:	4825      	ldr	r0, [pc, #148]	; (2a44 <gpiote_event_handler+0xcc>)
    29ae:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    29b2:	4203      	tst	r3, r0
    29b4:	d0f1      	beq.n	299a <gpiote_event_handler+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    29b6:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    29ba:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    29be:	681b      	ldr	r3, [r3, #0]
    29c0:	2b00      	cmp	r3, #0
    29c2:	d0ea      	beq.n	299a <gpiote_event_handler+0x22>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    29c4:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    29c8:	481e      	ldr	r0, [pc, #120]	; (2a44 <gpiote_event_handler+0xcc>)
    29ca:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    29ce:	f3c0 2004 	ubfx	r0, r0, #8, #5
		    nrf_gpiote_event_check(NRF_GPIOTE, evt)) {
			u32_t abs_pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, i);
			/* Divide absolute pin number to port and pin parts. */
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    29d2:	2301      	movs	r3, #1
    29d4:	fa03 f000 	lsl.w	r0, r3, r0
    29d8:	9b01      	ldr	r3, [sp, #4]
    29da:	4303      	orrs	r3, r0
    29dc:	9301      	str	r3, [sp, #4]
    return ((uint32_t)p_reg + event);
    29de:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    29e2:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    29e6:	2200      	movs	r2, #0
    29e8:	601a      	str	r2, [r3, #0]
    29ea:	e7d6      	b.n	299a <gpiote_event_handler+0x22>
			nrf_gpiote_event_clear(NRF_GPIOTE, evt);
		}
	}

#ifdef CONFIG_GPIO_NRF_P0
	if (fired_triggers[0]) {
    29ec:	9e01      	ldr	r6, [sp, #4]
    29ee:	b916      	cbnz	r6, 29f6 <gpiote_event_handler+0x7e>
	if (fired_triggers[1]) {
		fire_callbacks(DEVICE_GET(gpio_nrfx_p1), fired_triggers[1]);
	}
#endif

	if (port_event) {
    29f0:	b9fc      	cbnz	r4, 2a32 <gpiote_event_handler+0xba>
#endif
#ifdef CONFIG_GPIO_NRF_P1
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p1));
#endif
	}
}
    29f2:	b003      	add	sp, #12
    29f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return port->driver_data;
    29f6:	4b12      	ldr	r3, [pc, #72]	; (2a40 <gpiote_event_handler+0xc8>)
    29f8:	689f      	ldr	r7, [r3, #8]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    29fa:	6839      	ldr	r1, [r7, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    29fc:	b119      	cbz	r1, 2a06 <gpiote_event_handler+0x8e>
    29fe:	460d      	mov	r5, r1
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    2a00:	b149      	cbz	r1, 2a16 <gpiote_event_handler+0x9e>
	return node->next;
    2a02:	680d      	ldr	r5, [r1, #0]
    2a04:	e007      	b.n	2a16 <gpiote_event_handler+0x9e>
    2a06:	460d      	mov	r5, r1
    2a08:	e005      	b.n	2a16 <gpiote_event_handler+0x9e>
    2a0a:	b185      	cbz	r5, 2a2e <gpiote_event_handler+0xb6>
    2a0c:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    2a0e:	b105      	cbz	r5, 2a12 <gpiote_event_handler+0x9a>
	return node->next;
    2a10:	682b      	ldr	r3, [r5, #0]
    2a12:	4629      	mov	r1, r5
    2a14:	461d      	mov	r5, r3
    2a16:	2900      	cmp	r1, #0
    2a18:	d0ea      	beq.n	29f0 <gpiote_event_handler+0x78>
		if ((cb->pin_mask & pins) & data->int_en) {
    2a1a:	688b      	ldr	r3, [r1, #8]
    2a1c:	4033      	ands	r3, r6
    2a1e:	68fa      	ldr	r2, [r7, #12]
    2a20:	4213      	tst	r3, r2
    2a22:	d0f2      	beq.n	2a0a <gpiote_event_handler+0x92>
			cb->handler(port, cb, pins);
    2a24:	684b      	ldr	r3, [r1, #4]
    2a26:	4632      	mov	r2, r6
    2a28:	4805      	ldr	r0, [pc, #20]	; (2a40 <gpiote_event_handler+0xc8>)
    2a2a:	4798      	blx	r3
    2a2c:	e7ed      	b.n	2a0a <gpiote_event_handler+0x92>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2a2e:	462b      	mov	r3, r5
    2a30:	e7ef      	b.n	2a12 <gpiote_event_handler+0x9a>
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p0));
    2a32:	4803      	ldr	r0, [pc, #12]	; (2a40 <gpiote_event_handler+0xc8>)
    2a34:	f7ff ff3a 	bl	28ac <cfg_level_pins>
}
    2a38:	e7db      	b.n	29f2 <gpiote_event_handler+0x7a>
    2a3a:	bf00      	nop
    2a3c:	5000d17c 	.word	0x5000d17c
    2a40:	20005c08 	.word	0x20005c08
    2a44:	5000d000 	.word	0x5000d000

00002a48 <gpio_nrfx_init>:

static int gpio_nrfx_init(struct device *port)
{
    2a48:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    2a4a:	4b0b      	ldr	r3, [pc, #44]	; (2a78 <gpio_nrfx_init+0x30>)
    2a4c:	781b      	ldrb	r3, [r3, #0]
    2a4e:	b10b      	cbz	r3, 2a54 <gpio_nrfx_init+0xc>
		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0);
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    2a50:	2000      	movs	r0, #0
    2a52:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    2a54:	4b08      	ldr	r3, [pc, #32]	; (2a78 <gpio_nrfx_init+0x30>)
    2a56:	2201      	movs	r2, #1
    2a58:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0,
    2a5a:	2200      	movs	r2, #0
    2a5c:	2105      	movs	r1, #5
    2a5e:	200d      	movs	r0, #13
    2a60:	f7ff fb1c 	bl	209c <z_arm_irq_priority_set>
		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0);
    2a64:	200d      	movs	r0, #13
    2a66:	f7ff fb09 	bl	207c <arch_irq_enable>
    p_reg->INTENSET = mask;
    2a6a:	4b04      	ldr	r3, [pc, #16]	; (2a7c <gpio_nrfx_init+0x34>)
    2a6c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2a70:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    2a74:	e7ec      	b.n	2a50 <gpio_nrfx_init+0x8>
    2a76:	bf00      	nop
    2a78:	20002b30 	.word	0x20002b30
    2a7c:	5000d000 	.word	0x5000d000

00002a80 <nvmc_wait_ready>:

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    2a80:	4b03      	ldr	r3, [pc, #12]	; (2a90 <nvmc_wait_ready+0x10>)
    2a82:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
	       is_uicr_addr_valid(addr, len);
}

static void nvmc_wait_ready(void)
{
	while (!nrfx_nvmc_write_done_check()) {
    2a86:	f013 0f01 	tst.w	r3, #1
    2a8a:	d0f9      	beq.n	2a80 <nvmc_wait_ready>
	}
}
    2a8c:	4770      	bx	lr
    2a8e:	bf00      	nop
    2a90:	50039000 	.word	0x50039000

00002a94 <flash_nrf_write_protection>:
}

static int flash_nrf_write_protection(struct device *dev, bool enable)
{
	/* virtual write-erase protection */
	write_protect = enable;
    2a94:	4b01      	ldr	r3, [pc, #4]	; (2a9c <flash_nrf_write_protection+0x8>)
    2a96:	7019      	strb	r1, [r3, #0]

	return 0;
}
    2a98:	2000      	movs	r0, #0
    2a9a:	4770      	bx	lr
    2a9c:	20002b31 	.word	0x20002b31

00002aa0 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
    2aa0:	4b02      	ldr	r3, [pc, #8]	; (2aac <flash_nrf_pages_layout+0xc>)
    2aa2:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    2aa4:	2301      	movs	r3, #1
    2aa6:	6013      	str	r3, [r2, #0]
}
    2aa8:	4770      	bx	lr
    2aaa:	bf00      	nop
    2aac:	200029ec 	.word	0x200029ec

00002ab0 <nrf_flash_init>:
#endif
	.write_block_size = 1,
};

static int nrf_flash_init(struct device *dev)
{
    2ab0:	b510      	push	{r4, lr}
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
	k_sem_init(&sem_sync, 0, 1);
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
    2ab2:	f004 fea2 	bl	77fa <nrfx_nvmc_flash_page_count_get>
    2ab6:	4c05      	ldr	r4, [pc, #20]	; (2acc <nrf_flash_init+0x1c>)
    2ab8:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
    2aba:	f004 fe9a 	bl	77f2 <nrfx_nvmc_flash_page_size_get>
    2abe:	6060      	str	r0, [r4, #4]
#endif
	write_protect = true;
    2ac0:	4b03      	ldr	r3, [pc, #12]	; (2ad0 <nrf_flash_init+0x20>)
    2ac2:	2201      	movs	r2, #1
    2ac4:	701a      	strb	r2, [r3, #0]

	return 0;
}
    2ac6:	2000      	movs	r0, #0
    2ac8:	bd10      	pop	{r4, pc}
    2aca:	bf00      	nop
    2acc:	200029ec 	.word	0x200029ec
    2ad0:	20002b31 	.word	0x20002b31

00002ad4 <flash_nrf_erase>:
{
    2ad4:	b570      	push	{r4, r5, r6, lr}
    2ad6:	460c      	mov	r4, r1
    2ad8:	4615      	mov	r5, r2
	u32_t pg_size = nrfx_nvmc_flash_page_size_get();
    2ada:	f004 fe8a 	bl	77f2 <nrfx_nvmc_flash_page_size_get>
	if (write_protect) {
    2ade:	4b1b      	ldr	r3, [pc, #108]	; (2b4c <flash_nrf_erase+0x78>)
    2ae0:	781b      	ldrb	r3, [r3, #0]
    2ae2:	b9f3      	cbnz	r3, 2b22 <flash_nrf_erase+0x4e>
    2ae4:	4606      	mov	r6, r0
	size_t flash_size = nrfx_nvmc_flash_size_get();
    2ae6:	f004 fe80 	bl	77ea <nrfx_nvmc_flash_size_get>
	if (addr >= DT_FLASH_BASE_ADDRESS + flash_size ||
    2aea:	42a0      	cmp	r0, r4
    2aec:	d91c      	bls.n	2b28 <flash_nrf_erase+0x54>
    2aee:	2c00      	cmp	r4, #0
    2af0:	db1d      	blt.n	2b2e <flash_nrf_erase+0x5a>
	    addr < DT_FLASH_BASE_ADDRESS ||
    2af2:	4285      	cmp	r5, r0
    2af4:	d81e      	bhi.n	2b34 <flash_nrf_erase+0x60>
	    (addr - DT_FLASH_BASE_ADDRESS) + len > flash_size) {
    2af6:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    2af8:	4298      	cmp	r0, r3
    2afa:	d31e      	bcc.n	2b3a <flash_nrf_erase+0x66>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
    2afc:	fbb4 f3f6 	udiv	r3, r4, r6
    2b00:	fb06 4313 	mls	r3, r6, r3, r4
    2b04:	b9e3      	cbnz	r3, 2b40 <flash_nrf_erase+0x6c>
    2b06:	fbb5 f3f6 	udiv	r3, r5, r6
    2b0a:	fb06 5313 	mls	r3, r6, r3, r5
    2b0e:	b9d3      	cbnz	r3, 2b46 <flash_nrf_erase+0x72>
		if (!n_pages) {
    2b10:	42ae      	cmp	r6, r5
    2b12:	d901      	bls.n	2b18 <flash_nrf_erase+0x44>
			return 0;
    2b14:	2000      	movs	r0, #0
    2b16:	e009      	b.n	2b2c <flash_nrf_erase+0x58>
		ret = erase(addr, size);
    2b18:	4629      	mov	r1, r5
    2b1a:	4620      	mov	r0, r4
    2b1c:	f002 ff5d 	bl	59da <erase>
	return ret;
    2b20:	e004      	b.n	2b2c <flash_nrf_erase+0x58>
		return -EACCES;
    2b22:	f06f 000c 	mvn.w	r0, #12
    2b26:	e001      	b.n	2b2c <flash_nrf_erase+0x58>
		return -EINVAL;
    2b28:	f06f 0015 	mvn.w	r0, #21
}
    2b2c:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    2b2e:	f06f 0015 	mvn.w	r0, #21
    2b32:	e7fb      	b.n	2b2c <flash_nrf_erase+0x58>
    2b34:	f06f 0015 	mvn.w	r0, #21
    2b38:	e7f8      	b.n	2b2c <flash_nrf_erase+0x58>
    2b3a:	f06f 0015 	mvn.w	r0, #21
    2b3e:	e7f5      	b.n	2b2c <flash_nrf_erase+0x58>
			return -EINVAL;
    2b40:	f06f 0015 	mvn.w	r0, #21
    2b44:	e7f2      	b.n	2b2c <flash_nrf_erase+0x58>
    2b46:	f06f 0015 	mvn.w	r0, #21
    2b4a:	e7ef      	b.n	2b2c <flash_nrf_erase+0x58>
    2b4c:	20002b31 	.word	0x20002b31

00002b50 <flash_nrf_write>:
	if (write_protect) {
    2b50:	4815      	ldr	r0, [pc, #84]	; (2ba8 <flash_nrf_write+0x58>)
    2b52:	7800      	ldrb	r0, [r0, #0]
    2b54:	bb08      	cbnz	r0, 2b9a <flash_nrf_write+0x4a>
{
    2b56:	b570      	push	{r4, r5, r6, lr}
    2b58:	461d      	mov	r5, r3
    2b5a:	4616      	mov	r6, r2
    2b5c:	460c      	mov	r4, r1
	size_t flash_size = nrfx_nvmc_flash_size_get();
    2b5e:	f004 fe44 	bl	77ea <nrfx_nvmc_flash_size_get>
	if (addr >= DT_FLASH_BASE_ADDRESS + flash_size ||
    2b62:	42a0      	cmp	r0, r4
    2b64:	d908      	bls.n	2b78 <flash_nrf_write+0x28>
    2b66:	2c00      	cmp	r4, #0
    2b68:	db0b      	blt.n	2b82 <flash_nrf_write+0x32>
	    addr < DT_FLASH_BASE_ADDRESS ||
    2b6a:	4285      	cmp	r5, r0
    2b6c:	d80b      	bhi.n	2b86 <flash_nrf_write+0x36>
	    (addr - DT_FLASH_BASE_ADDRESS) + len > flash_size) {
    2b6e:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    2b70:	4298      	cmp	r0, r3
    2b72:	d30a      	bcc.n	2b8a <flash_nrf_write+0x3a>
	return is_regular_addr_valid(addr, len) ||
    2b74:	2301      	movs	r3, #1
    2b76:	e000      	b.n	2b7a <flash_nrf_write+0x2a>
    2b78:	2300      	movs	r3, #0
	if (!is_addr_valid(addr, len)) {
    2b7a:	b18b      	cbz	r3, 2ba0 <flash_nrf_write+0x50>
	if (!len) {
    2b7c:	b93d      	cbnz	r5, 2b8e <flash_nrf_write+0x3e>
		return 0;
    2b7e:	2000      	movs	r0, #0
}
    2b80:	bd70      	pop	{r4, r5, r6, pc}
	return is_regular_addr_valid(addr, len) ||
    2b82:	2300      	movs	r3, #0
    2b84:	e7f9      	b.n	2b7a <flash_nrf_write+0x2a>
    2b86:	2300      	movs	r3, #0
    2b88:	e7f7      	b.n	2b7a <flash_nrf_write+0x2a>
    2b8a:	2300      	movs	r3, #0
    2b8c:	e7f5      	b.n	2b7a <flash_nrf_write+0x2a>
		ret = write(addr, data, len);
    2b8e:	462a      	mov	r2, r5
    2b90:	4631      	mov	r1, r6
    2b92:	4620      	mov	r0, r4
    2b94:	f002 ff5c 	bl	5a50 <write>
	return ret;
    2b98:	e7f2      	b.n	2b80 <flash_nrf_write+0x30>
		return -EACCES;
    2b9a:	f06f 000c 	mvn.w	r0, #12
}
    2b9e:	4770      	bx	lr
		return -EINVAL;
    2ba0:	f06f 0015 	mvn.w	r0, #21
    2ba4:	e7ec      	b.n	2b80 <flash_nrf_write+0x30>
    2ba6:	bf00      	nop
    2ba8:	20002b31 	.word	0x20002b31

00002bac <baudrate_set>:
	return dev->driver_data;
}

static inline const struct uarte_nrfx_config *get_dev_config(struct device *dev)
{
	return dev->config->config_info;
    2bac:	6803      	ldr	r3, [r0, #0]
    2bae:	689b      	ldr	r3, [r3, #8]

static inline NRF_UARTE_Type *get_uarte_instance(struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    2bb0:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(struct device *dev, u32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    2bb2:	f647 2312 	movw	r3, #31250	; 0x7a12
    2bb6:	4299      	cmp	r1, r3
    2bb8:	d06d      	beq.n	2c96 <baudrate_set+0xea>
    2bba:	d910      	bls.n	2bde <baudrate_set+0x32>
    2bbc:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    2bc0:	d078      	beq.n	2cb4 <baudrate_set+0x108>
    2bc2:	d940      	bls.n	2c46 <baudrate_set+0x9a>
    2bc4:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    2bc8:	d07d      	beq.n	2cc6 <baudrate_set+0x11a>
    2bca:	d858      	bhi.n	2c7e <baudrate_set+0xd2>
    2bcc:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    2bd0:	d07c      	beq.n	2ccc <baudrate_set+0x120>
    2bd2:	4b43      	ldr	r3, [pc, #268]	; (2ce0 <baudrate_set+0x134>)
    2bd4:	4299      	cmp	r1, r3
    2bd6:	d14f      	bne.n	2c78 <baudrate_set+0xcc>
		break;
	case 230400:
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
		break;
	case 250000:
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2bd8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2bdc:	e057      	b.n	2c8e <baudrate_set+0xe2>
	switch (baudrate) {
    2bde:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2be2:	d05b      	beq.n	2c9c <baudrate_set+0xf0>
    2be4:	d818      	bhi.n	2c18 <baudrate_set+0x6c>
    2be6:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2bea:	d059      	beq.n	2ca0 <baudrate_set+0xf4>
    2bec:	d908      	bls.n	2c00 <baudrate_set+0x54>
    2bee:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    2bf2:	d058      	beq.n	2ca6 <baudrate_set+0xfa>
    2bf4:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    2bf8:	d10b      	bne.n	2c12 <baudrate_set+0x66>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2bfa:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2bfe:	e046      	b.n	2c8e <baudrate_set+0xe2>
	switch (baudrate) {
    2c00:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    2c04:	d102      	bne.n	2c0c <baudrate_set+0x60>
		nrf_baudrate = 0x00014000;
    2c06:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2c0a:	e040      	b.n	2c8e <baudrate_set+0xe2>
		break;
	case 1000000:
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
		break;
	default:
		return -EINVAL;
    2c0c:	f06f 0015 	mvn.w	r0, #21
    2c10:	4770      	bx	lr
    2c12:	f06f 0015 	mvn.w	r0, #21
    2c16:	4770      	bx	lr
	switch (baudrate) {
    2c18:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    2c1c:	d046      	beq.n	2cac <baudrate_set+0x100>
    2c1e:	d907      	bls.n	2c30 <baudrate_set+0x84>
    2c20:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2c24:	d044      	beq.n	2cb0 <baudrate_set+0x104>
    2c26:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    2c2a:	d109      	bne.n	2c40 <baudrate_set+0x94>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2c2c:	4b2d      	ldr	r3, [pc, #180]	; (2ce4 <baudrate_set+0x138>)
    2c2e:	e02e      	b.n	2c8e <baudrate_set+0xe2>
	switch (baudrate) {
    2c30:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2c34:	d101      	bne.n	2c3a <baudrate_set+0x8e>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2c36:	4b2c      	ldr	r3, [pc, #176]	; (2ce8 <baudrate_set+0x13c>)
    2c38:	e029      	b.n	2c8e <baudrate_set+0xe2>
		return -EINVAL;
    2c3a:	f06f 0015 	mvn.w	r0, #21
    2c3e:	4770      	bx	lr
    2c40:	f06f 0015 	mvn.w	r0, #21
    2c44:	4770      	bx	lr
	switch (baudrate) {
    2c46:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    2c4a:	4299      	cmp	r1, r3
    2c4c:	d035      	beq.n	2cba <baudrate_set+0x10e>
    2c4e:	d907      	bls.n	2c60 <baudrate_set+0xb4>
    2c50:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2c54:	d034      	beq.n	2cc0 <baudrate_set+0x114>
    2c56:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    2c5a:	d10a      	bne.n	2c72 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2c5c:	4b23      	ldr	r3, [pc, #140]	; (2cec <baudrate_set+0x140>)
    2c5e:	e016      	b.n	2c8e <baudrate_set+0xe2>
	switch (baudrate) {
    2c60:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    2c64:	d102      	bne.n	2c6c <baudrate_set+0xc0>
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2c66:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2c6a:	e010      	b.n	2c8e <baudrate_set+0xe2>
		return -EINVAL;
    2c6c:	f06f 0015 	mvn.w	r0, #21
    2c70:	4770      	bx	lr
    2c72:	f06f 0015 	mvn.w	r0, #21
    2c76:	4770      	bx	lr
    2c78:	f06f 0015 	mvn.w	r0, #21
    2c7c:	4770      	bx	lr
	switch (baudrate) {
    2c7e:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    2c82:	d026      	beq.n	2cd2 <baudrate_set+0x126>
    2c84:	4b1a      	ldr	r3, [pc, #104]	; (2cf0 <baudrate_set+0x144>)
    2c86:	4299      	cmp	r1, r3
    2c88:	d126      	bne.n	2cd8 <baudrate_set+0x12c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2c8a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2c8e:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    2c92:	2000      	movs	r0, #0
    2c94:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2c96:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2c9a:	e7f8      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2c9c:	4b15      	ldr	r3, [pc, #84]	; (2cf4 <baudrate_set+0x148>)
    2c9e:	e7f6      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = 0x00027000;
    2ca0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2ca4:	e7f3      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2ca6:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2caa:	e7f0      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2cac:	4b12      	ldr	r3, [pc, #72]	; (2cf8 <baudrate_set+0x14c>)
    2cae:	e7ee      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2cb0:	4b12      	ldr	r3, [pc, #72]	; (2cfc <baudrate_set+0x150>)
    2cb2:	e7ec      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2cb4:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2cb8:	e7e9      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2cba:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2cbe:	e7e6      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2cc0:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2cc4:	e7e3      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2cc6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2cca:	e7e0      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2ccc:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2cd0:	e7dd      	b.n	2c8e <baudrate_set+0xe2>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2cd2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2cd6:	e7da      	b.n	2c8e <baudrate_set+0xe2>
		return -EINVAL;
    2cd8:	f06f 0015 	mvn.w	r0, #21
}
    2cdc:	4770      	bx	lr
    2cde:	bf00      	nop
    2ce0:	0003d090 	.word	0x0003d090
    2ce4:	0075c000 	.word	0x0075c000
    2ce8:	00275000 	.word	0x00275000
    2cec:	013a9000 	.word	0x013a9000
    2cf0:	000f4240 	.word	0x000f4240
    2cf4:	0013b000 	.word	0x0013b000
    2cf8:	003af000 	.word	0x003af000
    2cfc:	004ea000 	.word	0x004ea000

00002d00 <uarte_instance_init>:
};

static int uarte_instance_init(struct device *dev,
			       const struct uarte_init_config *config,
			       u8_t interrupts_active)
{
    2d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d02:	4616      	mov	r6, r2
	return dev->config->config_info;
    2d04:	6803      	ldr	r3, [r0, #0]
    2d06:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    2d08:	681c      	ldr	r4, [r3, #0]
	return dev->driver_data;
    2d0a:	6885      	ldr	r5, [r0, #8]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);

	nrf_gpio_pin_write(config->pseltxd, 1);
    2d0c:	680b      	ldr	r3, [r1, #0]
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2d0e:	2201      	movs	r2, #1
    2d10:	409a      	lsls	r2, r3
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    2d12:	4b27      	ldr	r3, [pc, #156]	; (2db0 <uarte_instance_init+0xb0>)
    2d14:	609a      	str	r2, [r3, #8]
	nrf_gpio_cfg_output(config->pseltxd);
    2d16:	680a      	ldr	r2, [r1, #0]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2d18:	3280      	adds	r2, #128	; 0x80
    2d1a:	2703      	movs	r7, #3
    2d1c:	f843 7022 	str.w	r7, [r3, r2, lsl #2]

	nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
    2d20:	684a      	ldr	r2, [r1, #4]
    2d22:	3280      	adds	r2, #128	; 0x80
    2d24:	2700      	movs	r7, #0
    2d26:	f843 7022 	str.w	r7, [r3, r2, lsl #2]

	nrf_uarte_txrx_pins_set(uarte,
    2d2a:	680a      	ldr	r2, [r1, #0]
    2d2c:	684b      	ldr	r3, [r1, #4]
    p_reg->PSEL.TXD = pseltxd;
    2d2e:	f8c4 250c 	str.w	r2, [r4, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2d32:	f8c4 3514 	str.w	r3, [r4, #1300]	; 0x514
				config->pseltxd,
				config->pselrxd);

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    2d36:	688b      	ldr	r3, [r1, #8]
    2d38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2d3c:	d018      	beq.n	2d70 <uarte_instance_init+0x70>
	    config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    2d3e:	68cb      	ldr	r3, [r1, #12]
	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    2d40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2d44:	d014      	beq.n	2d70 <uarte_instance_init+0x70>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2d46:	2201      	movs	r2, #1
    2d48:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTSET = set_mask;
    2d4c:	4a18      	ldr	r2, [pc, #96]	; (2db0 <uarte_instance_init+0xb0>)
    2d4e:	6093      	str	r3, [r2, #8]
		nrf_gpio_pin_write(config->pselrts, 1);
		nrf_gpio_cfg_output(config->pselrts);
    2d50:	68cb      	ldr	r3, [r1, #12]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2d52:	3380      	adds	r3, #128	; 0x80
    2d54:	2703      	movs	r7, #3
    2d56:	f842 7023 	str.w	r7, [r2, r3, lsl #2]

		nrf_gpio_cfg_input(config->pselcts, NRF_GPIO_PIN_NOPULL);
    2d5a:	688b      	ldr	r3, [r1, #8]
    2d5c:	3380      	adds	r3, #128	; 0x80
    2d5e:	2700      	movs	r7, #0
    2d60:	f842 7023 	str.w	r7, [r2, r3, lsl #2]

		nrf_uarte_hwfc_pins_set(uarte,
    2d64:	68ca      	ldr	r2, [r1, #12]
    2d66:	688b      	ldr	r3, [r1, #8]
    p_reg->PSEL.RTS = pselrts;
    2d68:	f8c4 2508 	str.w	r2, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    2d6c:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
					config->pselrts,
					config->pselcts);
	}

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    2d70:	6881      	ldr	r1, [r0, #8]
    2d72:	f002 fee2 	bl	5b3a <uarte_nrfx_configure>
	if (err) {
    2d76:	4603      	mov	r3, r0
    2d78:	b9c0      	cbnz	r0, 2dac <uarte_instance_init+0xac>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2d7a:	2208      	movs	r2, #8
    2d7c:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d80:	2200      	movs	r2, #0
    2d82:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
	/* Enable receiver and transmitter */
	nrf_uarte_enable(uarte);

	nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

	nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2d86:	f105 020c 	add.w	r2, r5, #12

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2d8a:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2d8e:	2201      	movs	r2, #1
    2d90:	f8c4 2538 	str.w	r2, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d94:	6022      	str	r2, [r4, #0]
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);

#ifdef UARTE_INTERRUPT_DRIVEN
	if (interrupts_active) {
    2d96:	b14e      	cbz	r6, 2dac <uarte_instance_init+0xac>
		/* Set ENDTX event by requesting fake (zero-length) transfer.
		 * Pointer to RAM variable (data->tx_buffer) is set because
		 * otherwise such operation may result in HardFault or RAM
		 * corruption.
		 */
		nrf_uarte_tx_buffer_set(uarte, data->int_driven->tx_buffer, 0);
    2d98:	68aa      	ldr	r2, [r5, #8]
    2d9a:	6892      	ldr	r2, [r2, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2d9c:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2da0:	2200      	movs	r2, #0
    2da2:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2da6:	2201      	movs	r2, #1
    2da8:	60a2      	str	r2, [r4, #8]
    2daa:	60e2      	str	r2, [r4, #12]
		/* switch off transmitter to save an energy */
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);
	}
#endif
	return 0;
}
    2dac:	4618      	mov	r0, r3
    2dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2db0:	50842500 	.word	0x50842500

00002db4 <uarte_0_init>:
	#if defined(DT_NORDIC_NRF_UARTE_UART_0_RTS_PIN) && \
	    defined(DT_NORDIC_NRF_UARTE_UART_0_CTS_PIN)
		#define UARTE_0_CONFIG_RTS_CTS 1
	#endif

	UART_NRF_UARTE_DEVICE(0);
    2db4:	b530      	push	{r4, r5, lr}
    2db6:	b085      	sub	sp, #20
    2db8:	4605      	mov	r5, r0
    2dba:	4b0a      	ldr	r3, [pc, #40]	; (2de4 <uarte_0_init+0x30>)
    2dbc:	466c      	mov	r4, sp
    2dbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2dc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    2dc4:	2200      	movs	r2, #0
    2dc6:	2101      	movs	r1, #1
    2dc8:	2008      	movs	r0, #8
    2dca:	f7ff f967 	bl	209c <z_arm_irq_priority_set>
    2dce:	2008      	movs	r0, #8
    2dd0:	f7ff f954 	bl	207c <arch_irq_enable>
    2dd4:	2201      	movs	r2, #1
    2dd6:	4621      	mov	r1, r4
    2dd8:	4628      	mov	r0, r5
    2dda:	f7ff ff91 	bl	2d00 <uarte_instance_init>
    2dde:	b005      	add	sp, #20
    2de0:	bd30      	pop	{r4, r5, pc}
    2de2:	bf00      	nop
    2de4:	00007d8c 	.word	0x00007d8c

00002de8 <verify_header>:
}
#endif /* MBEDTLS_MEMORY_DEBUG */

static int verify_header( memory_header *hdr )
{
    if( hdr->magic1 != MAGIC1 )
    2de8:	6802      	ldr	r2, [r0, #0]
    2dea:	4b12      	ldr	r3, [pc, #72]	; (2e34 <verify_header+0x4c>)
    2dec:	429a      	cmp	r2, r3
    2dee:	d115      	bne.n	2e1c <verify_header+0x34>
        mbedtls_fprintf( stderr, "FATAL: MAGIC1 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->magic2 != MAGIC2 )
    2df0:	69c2      	ldr	r2, [r0, #28]
    2df2:	f1a3 2310 	sub.w	r3, r3, #268439552	; 0x10001000
    2df6:	f1a3 13ef 	sub.w	r3, r3, #15663343	; 0xef00ef
    2dfa:	429a      	cmp	r2, r3
    2dfc:	d110      	bne.n	2e20 <verify_header+0x38>
        mbedtls_fprintf( stderr, "FATAL: MAGIC2 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->alloc > 1 )
    2dfe:	6883      	ldr	r3, [r0, #8]
    2e00:	2b01      	cmp	r3, #1
    2e02:	d80f      	bhi.n	2e24 <verify_header+0x3c>
        mbedtls_fprintf( stderr, "FATAL: alloc has illegal value\n" );
#endif
        return( 1 );
    }

    if( hdr->prev != NULL && hdr->prev == hdr->next )
    2e04:	68c3      	ldr	r3, [r0, #12]
    2e06:	b113      	cbz	r3, 2e0e <verify_header+0x26>
    2e08:	6902      	ldr	r2, [r0, #16]
    2e0a:	4293      	cmp	r3, r2
    2e0c:	d00c      	beq.n	2e28 <verify_header+0x40>
        mbedtls_fprintf( stderr, "FATAL: prev == next\n" );
#endif
        return( 1 );
    }

    if( hdr->prev_free != NULL && hdr->prev_free == hdr->next_free )
    2e0e:	6943      	ldr	r3, [r0, #20]
    2e10:	b163      	cbz	r3, 2e2c <verify_header+0x44>
    2e12:	6982      	ldr	r2, [r0, #24]
    2e14:	4293      	cmp	r3, r2
    2e16:	d00b      	beq.n	2e30 <verify_header+0x48>
        mbedtls_fprintf( stderr, "FATAL: prev_free == next_free\n" );
#endif
        return( 1 );
    }

    return( 0 );
    2e18:	2000      	movs	r0, #0
    2e1a:	4770      	bx	lr
        return( 1 );
    2e1c:	2001      	movs	r0, #1
    2e1e:	4770      	bx	lr
        return( 1 );
    2e20:	2001      	movs	r0, #1
    2e22:	4770      	bx	lr
        return( 1 );
    2e24:	2001      	movs	r0, #1
    2e26:	4770      	bx	lr
        return( 1 );
    2e28:	2001      	movs	r0, #1
    2e2a:	4770      	bx	lr
    return( 0 );
    2e2c:	2000      	movs	r0, #0
    2e2e:	4770      	bx	lr
        return( 1 );
    2e30:	2001      	movs	r0, #1
}
    2e32:	4770      	bx	lr
    2e34:	ff00aa55 	.word	0xff00aa55

00002e38 <verify_chain>:

static int verify_chain( void )
{
    2e38:	b570      	push	{r4, r5, r6, lr}
    memory_header *prv = heap.first, *cur;
    2e3a:	4b11      	ldr	r3, [pc, #68]	; (2e80 <verify_chain+0x48>)
    2e3c:	689d      	ldr	r5, [r3, #8]

    if( prv == NULL || verify_header( prv ) != 0 )
    2e3e:	b1c5      	cbz	r5, 2e72 <verify_chain+0x3a>
    2e40:	4628      	mov	r0, r5
    2e42:	f7ff ffd1 	bl	2de8 <verify_header>
    2e46:	4606      	mov	r6, r0
    2e48:	b9a8      	cbnz	r0, 2e76 <verify_chain+0x3e>
                                  "failed\n" );
#endif
        return( 1 );
    }

    if( heap.first->prev != NULL )
    2e4a:	68eb      	ldr	r3, [r5, #12]
    2e4c:	b113      	cbz	r3, 2e54 <verify_chain+0x1c>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: verification failed: "
                                  "first->prev != NULL\n" );
#endif
        return( 1 );
    2e4e:	2601      	movs	r6, #1
        prv = cur;
        cur = cur->next;
    }

    return( 0 );
}
    2e50:	4630      	mov	r0, r6
    2e52:	bd70      	pop	{r4, r5, r6, pc}
    cur = heap.first->next;
    2e54:	692c      	ldr	r4, [r5, #16]
    while( cur != NULL )
    2e56:	e001      	b.n	2e5c <verify_chain+0x24>
        prv = cur;
    2e58:	4625      	mov	r5, r4
        cur = cur->next;
    2e5a:	6924      	ldr	r4, [r4, #16]
    while( cur != NULL )
    2e5c:	2c00      	cmp	r4, #0
    2e5e:	d0f7      	beq.n	2e50 <verify_chain+0x18>
        if( verify_header( cur ) != 0 )
    2e60:	4620      	mov	r0, r4
    2e62:	f7ff ffc1 	bl	2de8 <verify_header>
    2e66:	b940      	cbnz	r0, 2e7a <verify_chain+0x42>
        if( cur->prev != prv )
    2e68:	68e3      	ldr	r3, [r4, #12]
    2e6a:	42ab      	cmp	r3, r5
    2e6c:	d0f4      	beq.n	2e58 <verify_chain+0x20>
            return( 1 );
    2e6e:	2601      	movs	r6, #1
    2e70:	e7ee      	b.n	2e50 <verify_chain+0x18>
        return( 1 );
    2e72:	2601      	movs	r6, #1
    2e74:	e7ec      	b.n	2e50 <verify_chain+0x18>
    2e76:	2601      	movs	r6, #1
    2e78:	e7ea      	b.n	2e50 <verify_chain+0x18>
            return( 1 );
    2e7a:	2601      	movs	r6, #1
    2e7c:	e7e8      	b.n	2e50 <verify_chain+0x18>
    2e7e:	bf00      	nop
    2e80:	20002a14 	.word	0x20002a14

00002e84 <buffer_alloc_free>:
static void buffer_alloc_free( void *ptr )
{
    memory_header *hdr, *old = NULL;
    unsigned char *p = (unsigned char *) ptr;

    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    2e84:	2800      	cmp	r0, #0
    2e86:	f000 8091 	beq.w	2fac <buffer_alloc_free+0x128>
{
    2e8a:	b538      	push	{r3, r4, r5, lr}
    2e8c:	4604      	mov	r4, r0
    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    2e8e:	4b48      	ldr	r3, [pc, #288]	; (2fb0 <buffer_alloc_free+0x12c>)
    2e90:	681b      	ldr	r3, [r3, #0]
    2e92:	2b00      	cmp	r3, #0
    2e94:	d06d      	beq.n	2f72 <buffer_alloc_free+0xee>
    2e96:	4a46      	ldr	r2, [pc, #280]	; (2fb0 <buffer_alloc_free+0x12c>)
    2e98:	6892      	ldr	r2, [r2, #8]
    2e9a:	2a00      	cmp	r2, #0
    2e9c:	d069      	beq.n	2f72 <buffer_alloc_free+0xee>
        return;

    if( p < heap.buf || p >= heap.buf + heap.len )
    2e9e:	4283      	cmp	r3, r0
    2ea0:	d804      	bhi.n	2eac <buffer_alloc_free+0x28>
    2ea2:	4a43      	ldr	r2, [pc, #268]	; (2fb0 <buffer_alloc_free+0x12c>)
    2ea4:	6852      	ldr	r2, [r2, #4]
    2ea6:	4413      	add	r3, r2
    2ea8:	4283      	cmp	r3, r0
    2eaa:	d803      	bhi.n	2eb4 <buffer_alloc_free+0x30>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() outside of managed "
                                  "space\n" );
#endif
        mbedtls_exit( 1 );
    2eac:	4b41      	ldr	r3, [pc, #260]	; (2fb4 <buffer_alloc_free+0x130>)
    2eae:	681b      	ldr	r3, [r3, #0]
    2eb0:	2001      	movs	r0, #1
    2eb2:	4798      	blx	r3
    }

    p -= sizeof(memory_header);
    2eb4:	f1a4 0520 	sub.w	r5, r4, #32
    hdr = (memory_header *) p;

    if( verify_header( hdr ) != 0 )
    2eb8:	4628      	mov	r0, r5
    2eba:	f7ff ff95 	bl	2de8 <verify_header>
    2ebe:	b118      	cbz	r0, 2ec8 <buffer_alloc_free+0x44>
        mbedtls_exit( 1 );
    2ec0:	4b3c      	ldr	r3, [pc, #240]	; (2fb4 <buffer_alloc_free+0x130>)
    2ec2:	681b      	ldr	r3, [r3, #0]
    2ec4:	2001      	movs	r0, #1
    2ec6:	4798      	blx	r3

    if( hdr->alloc != 1 )
    2ec8:	f854 3c18 	ldr.w	r3, [r4, #-24]
    2ecc:	2b01      	cmp	r3, #1
    2ece:	d003      	beq.n	2ed8 <buffer_alloc_free+0x54>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() on unallocated "
                                  "data\n" );
#endif
        mbedtls_exit( 1 );
    2ed0:	4b38      	ldr	r3, [pc, #224]	; (2fb4 <buffer_alloc_free+0x130>)
    2ed2:	681b      	ldr	r3, [r3, #0]
    2ed4:	2001      	movs	r0, #1
    2ed6:	4798      	blx	r3
    }

    hdr->alloc = 0;
    2ed8:	2300      	movs	r3, #0
    2eda:	f844 3c18 	str.w	r3, [r4, #-24]
    hdr->trace_count = 0;
#endif

    // Regroup with block before
    //
    if( hdr->prev != NULL && hdr->prev->alloc == 0 )
    2ede:	f854 3c14 	ldr.w	r3, [r4, #-20]
    2ee2:	b1d3      	cbz	r3, 2f1a <buffer_alloc_free+0x96>
    2ee4:	689a      	ldr	r2, [r3, #8]
    2ee6:	b9ba      	cbnz	r2, 2f18 <buffer_alloc_free+0x94>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->prev->size += sizeof(memory_header) + hdr->size;
    2ee8:	f854 2c1c 	ldr.w	r2, [r4, #-28]
    2eec:	6859      	ldr	r1, [r3, #4]
    2eee:	440a      	add	r2, r1
    2ef0:	3220      	adds	r2, #32
    2ef2:	605a      	str	r2, [r3, #4]
        hdr->prev->next = hdr->next;
    2ef4:	f854 3c14 	ldr.w	r3, [r4, #-20]
    2ef8:	f854 2c10 	ldr.w	r2, [r4, #-16]
    2efc:	611a      	str	r2, [r3, #16]
        old = hdr;
        hdr = hdr->prev;
    2efe:	f854 4c14 	ldr.w	r4, [r4, #-20]

        if( hdr->next != NULL )
    2f02:	6923      	ldr	r3, [r4, #16]
    2f04:	b103      	cbz	r3, 2f08 <buffer_alloc_free+0x84>
            hdr->next->prev = hdr;
    2f06:	60dc      	str	r4, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    2f08:	2220      	movs	r2, #32
    2f0a:	2100      	movs	r1, #0
    2f0c:	4628      	mov	r0, r5
    2f0e:	f002 fc89 	bl	5824 <memset>
        old = hdr;
    2f12:	462b      	mov	r3, r5
        hdr = hdr->prev;
    2f14:	4625      	mov	r5, r4
    2f16:	e000      	b.n	2f1a <buffer_alloc_free+0x96>
    memory_header *hdr, *old = NULL;
    2f18:	2300      	movs	r3, #0
    }

    // Regroup with block after
    //
    if( hdr->next != NULL && hdr->next->alloc == 0 )
    2f1a:	692c      	ldr	r4, [r5, #16]
    2f1c:	b31c      	cbz	r4, 2f66 <buffer_alloc_free+0xe2>
    2f1e:	68a2      	ldr	r2, [r4, #8]
    2f20:	bb0a      	cbnz	r2, 2f66 <buffer_alloc_free+0xe2>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->size += sizeof(memory_header) + hdr->next->size;
    2f22:	6863      	ldr	r3, [r4, #4]
    2f24:	686a      	ldr	r2, [r5, #4]
    2f26:	4413      	add	r3, r2
    2f28:	3320      	adds	r3, #32
    2f2a:	606b      	str	r3, [r5, #4]
        old = hdr->next;
        hdr->next = hdr->next->next;
    2f2c:	6923      	ldr	r3, [r4, #16]
    2f2e:	612b      	str	r3, [r5, #16]

        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    2f30:	696b      	ldr	r3, [r5, #20]
    2f32:	b1fb      	cbz	r3, 2f74 <buffer_alloc_free+0xf0>
        {
            if( hdr->prev_free != NULL )
    2f34:	b313      	cbz	r3, 2f7c <buffer_alloc_free+0xf8>
                hdr->prev_free->next_free = hdr->next_free;
    2f36:	69aa      	ldr	r2, [r5, #24]
    2f38:	619a      	str	r2, [r3, #24]
            else
                heap.first_free = hdr->next_free;

            if( hdr->next_free != NULL )
    2f3a:	69ab      	ldr	r3, [r5, #24]
    2f3c:	b10b      	cbz	r3, 2f42 <buffer_alloc_free+0xbe>
                hdr->next_free->prev_free = hdr->prev_free;
    2f3e:	696a      	ldr	r2, [r5, #20]
    2f40:	615a      	str	r2, [r3, #20]
        }

        hdr->prev_free = old->prev_free;
    2f42:	6963      	ldr	r3, [r4, #20]
    2f44:	616b      	str	r3, [r5, #20]
        hdr->next_free = old->next_free;
    2f46:	69a2      	ldr	r2, [r4, #24]
    2f48:	61aa      	str	r2, [r5, #24]

        if( hdr->prev_free != NULL )
    2f4a:	b1db      	cbz	r3, 2f84 <buffer_alloc_free+0x100>
            hdr->prev_free->next_free = hdr;
    2f4c:	619d      	str	r5, [r3, #24]
        else
            heap.first_free = hdr;

        if( hdr->next_free != NULL )
    2f4e:	69ab      	ldr	r3, [r5, #24]
    2f50:	b103      	cbz	r3, 2f54 <buffer_alloc_free+0xd0>
            hdr->next_free->prev_free = hdr;
    2f52:	615d      	str	r5, [r3, #20]

        if( hdr->next != NULL )
    2f54:	692b      	ldr	r3, [r5, #16]
    2f56:	b103      	cbz	r3, 2f5a <buffer_alloc_free+0xd6>
            hdr->next->prev = hdr;
    2f58:	60dd      	str	r5, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    2f5a:	2220      	movs	r2, #32
    2f5c:	2100      	movs	r1, #0
    2f5e:	4620      	mov	r0, r4
    2f60:	f002 fc60 	bl	5824 <memset>
        old = hdr->next;
    2f64:	4623      	mov	r3, r4
    }

    // Prepend to free_list if we have not merged
    // (Does not have to stay in same order as prev / next list)
    //
    if( old == NULL )
    2f66:	b183      	cbz	r3, 2f8a <buffer_alloc_free+0x106>
        if( heap.first_free != NULL )
            heap.first_free->prev_free = hdr;
        heap.first_free = hdr;
    }

    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    2f68:	4b11      	ldr	r3, [pc, #68]	; (2fb0 <buffer_alloc_free+0x12c>)
    2f6a:	691b      	ldr	r3, [r3, #16]
    2f6c:	f013 0f02 	tst.w	r3, #2
    2f70:	d113      	bne.n	2f9a <buffer_alloc_free+0x116>
        mbedtls_exit( 1 );
}
    2f72:	bd38      	pop	{r3, r4, r5, pc}
        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    2f74:	69aa      	ldr	r2, [r5, #24]
    2f76:	2a00      	cmp	r2, #0
    2f78:	d1dc      	bne.n	2f34 <buffer_alloc_free+0xb0>
    2f7a:	e7e2      	b.n	2f42 <buffer_alloc_free+0xbe>
                heap.first_free = hdr->next_free;
    2f7c:	69aa      	ldr	r2, [r5, #24]
    2f7e:	4b0c      	ldr	r3, [pc, #48]	; (2fb0 <buffer_alloc_free+0x12c>)
    2f80:	60da      	str	r2, [r3, #12]
    2f82:	e7da      	b.n	2f3a <buffer_alloc_free+0xb6>
            heap.first_free = hdr;
    2f84:	4b0a      	ldr	r3, [pc, #40]	; (2fb0 <buffer_alloc_free+0x12c>)
    2f86:	60dd      	str	r5, [r3, #12]
    2f88:	e7e1      	b.n	2f4e <buffer_alloc_free+0xca>
        hdr->next_free = heap.first_free;
    2f8a:	4b09      	ldr	r3, [pc, #36]	; (2fb0 <buffer_alloc_free+0x12c>)
    2f8c:	68db      	ldr	r3, [r3, #12]
    2f8e:	61ab      	str	r3, [r5, #24]
        if( heap.first_free != NULL )
    2f90:	b103      	cbz	r3, 2f94 <buffer_alloc_free+0x110>
            heap.first_free->prev_free = hdr;
    2f92:	615d      	str	r5, [r3, #20]
        heap.first_free = hdr;
    2f94:	4b06      	ldr	r3, [pc, #24]	; (2fb0 <buffer_alloc_free+0x12c>)
    2f96:	60dd      	str	r5, [r3, #12]
    2f98:	e7e6      	b.n	2f68 <buffer_alloc_free+0xe4>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    2f9a:	f7ff ff4d 	bl	2e38 <verify_chain>
    2f9e:	2800      	cmp	r0, #0
    2fa0:	d0e7      	beq.n	2f72 <buffer_alloc_free+0xee>
        mbedtls_exit( 1 );
    2fa2:	4b04      	ldr	r3, [pc, #16]	; (2fb4 <buffer_alloc_free+0x130>)
    2fa4:	681b      	ldr	r3, [r3, #0]
    2fa6:	2001      	movs	r0, #1
    2fa8:	4798      	blx	r3
    2faa:	e7e2      	b.n	2f72 <buffer_alloc_free+0xee>
    2fac:	4770      	bx	lr
    2fae:	bf00      	nop
    2fb0:	20002a14 	.word	0x20002a14
    2fb4:	20005b6c 	.word	0x20005b6c

00002fb8 <buffer_alloc_calloc>:
{
    2fb8:	b570      	push	{r4, r5, r6, lr}
    memory_header *new, *cur = heap.first_free;
    2fba:	4b4f      	ldr	r3, [pc, #316]	; (30f8 <buffer_alloc_calloc+0x140>)
    2fbc:	68dc      	ldr	r4, [r3, #12]
    if( heap.buf == NULL || heap.first == NULL )
    2fbe:	681d      	ldr	r5, [r3, #0]
    2fc0:	2d00      	cmp	r5, #0
    2fc2:	d05a      	beq.n	307a <buffer_alloc_calloc+0xc2>
    2fc4:	689d      	ldr	r5, [r3, #8]
    2fc6:	2d00      	cmp	r5, #0
    2fc8:	d057      	beq.n	307a <buffer_alloc_calloc+0xc2>
    original_len = len = n * size;
    2fca:	fb01 f600 	mul.w	r6, r1, r0
    if( n == 0 || size == 0 || len / n != size )
    2fce:	2800      	cmp	r0, #0
    2fd0:	f000 8088 	beq.w	30e4 <buffer_alloc_calloc+0x12c>
    2fd4:	2900      	cmp	r1, #0
    2fd6:	f000 8087 	beq.w	30e8 <buffer_alloc_calloc+0x130>
    2fda:	fbb6 f0f0 	udiv	r0, r6, r0
    2fde:	4288      	cmp	r0, r1
    2fe0:	f040 8084 	bne.w	30ec <buffer_alloc_calloc+0x134>
    else if( len > (size_t)-MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    2fe4:	f116 0f04 	cmn.w	r6, #4
    2fe8:	f200 8082 	bhi.w	30f0 <buffer_alloc_calloc+0x138>
    if( len % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    2fec:	f016 0f03 	tst.w	r6, #3
    2ff0:	d008      	beq.n	3004 <buffer_alloc_calloc+0x4c>
        len -= len % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    2ff2:	f026 0503 	bic.w	r5, r6, #3
        len += MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    2ff6:	3504      	adds	r5, #4
    while( cur != NULL )
    2ff8:	b134      	cbz	r4, 3008 <buffer_alloc_calloc+0x50>
        if( cur->size >= len )
    2ffa:	6863      	ldr	r3, [r4, #4]
    2ffc:	42ab      	cmp	r3, r5
    2ffe:	d203      	bcs.n	3008 <buffer_alloc_calloc+0x50>
        cur = cur->next_free;
    3000:	69a4      	ldr	r4, [r4, #24]
    3002:	e7f9      	b.n	2ff8 <buffer_alloc_calloc+0x40>
    original_len = len = n * size;
    3004:	4635      	mov	r5, r6
    3006:	e7f7      	b.n	2ff8 <buffer_alloc_calloc+0x40>
    if( cur == NULL )
    3008:	2c00      	cmp	r4, #0
    300a:	d073      	beq.n	30f4 <buffer_alloc_calloc+0x13c>
    if( cur->alloc != 0 )
    300c:	68a3      	ldr	r3, [r4, #8]
    300e:	b11b      	cbz	r3, 3018 <buffer_alloc_calloc+0x60>
        mbedtls_exit( 1 );
    3010:	4b3a      	ldr	r3, [pc, #232]	; (30fc <buffer_alloc_calloc+0x144>)
    3012:	681b      	ldr	r3, [r3, #0]
    3014:	2001      	movs	r0, #1
    3016:	4798      	blx	r3
    if( cur->size - len < sizeof(memory_header) +
    3018:	6862      	ldr	r2, [r4, #4]
    301a:	1b52      	subs	r2, r2, r5
    301c:	2a23      	cmp	r2, #35	; 0x23
    301e:	d92e      	bls.n	307e <buffer_alloc_calloc+0xc6>
    p = ( (unsigned char *) cur ) + sizeof(memory_header) + len;
    3020:	f105 0120 	add.w	r1, r5, #32
    3024:	1863      	adds	r3, r4, r1
    new->size = cur->size - len - sizeof(memory_header);
    3026:	3a20      	subs	r2, #32
    3028:	605a      	str	r2, [r3, #4]
    new->alloc = 0;
    302a:	2200      	movs	r2, #0
    302c:	609a      	str	r2, [r3, #8]
    new->prev = cur;
    302e:	60dc      	str	r4, [r3, #12]
    new->next = cur->next;
    3030:	6922      	ldr	r2, [r4, #16]
    3032:	611a      	str	r2, [r3, #16]
    new->magic1 = MAGIC1;
    3034:	4832      	ldr	r0, [pc, #200]	; (3100 <buffer_alloc_calloc+0x148>)
    3036:	5060      	str	r0, [r4, r1]
    new->magic2 = MAGIC2;
    3038:	4932      	ldr	r1, [pc, #200]	; (3104 <buffer_alloc_calloc+0x14c>)
    303a:	61d9      	str	r1, [r3, #28]
    if( new->next != NULL )
    303c:	b102      	cbz	r2, 3040 <buffer_alloc_calloc+0x88>
        new->next->prev = new;
    303e:	60d3      	str	r3, [r2, #12]
    new->prev_free = cur->prev_free;
    3040:	6962      	ldr	r2, [r4, #20]
    3042:	615a      	str	r2, [r3, #20]
    new->next_free = cur->next_free;
    3044:	69a1      	ldr	r1, [r4, #24]
    3046:	6199      	str	r1, [r3, #24]
    if( new->prev_free != NULL )
    3048:	2a00      	cmp	r2, #0
    304a:	d03f      	beq.n	30cc <buffer_alloc_calloc+0x114>
        new->prev_free->next_free = new;
    304c:	6193      	str	r3, [r2, #24]
    if( new->next_free != NULL )
    304e:	699a      	ldr	r2, [r3, #24]
    3050:	b102      	cbz	r2, 3054 <buffer_alloc_calloc+0x9c>
        new->next_free->prev_free = new;
    3052:	6153      	str	r3, [r2, #20]
    cur->alloc = 1;
    3054:	2201      	movs	r2, #1
    3056:	60a2      	str	r2, [r4, #8]
    cur->size = len;
    3058:	6065      	str	r5, [r4, #4]
    cur->next = new;
    305a:	6123      	str	r3, [r4, #16]
    cur->prev_free = NULL;
    305c:	2300      	movs	r3, #0
    305e:	6163      	str	r3, [r4, #20]
    cur->next_free = NULL;
    3060:	61a3      	str	r3, [r4, #24]
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    3062:	4b25      	ldr	r3, [pc, #148]	; (30f8 <buffer_alloc_calloc+0x140>)
    3064:	691b      	ldr	r3, [r3, #16]
    3066:	f013 0f01 	tst.w	r3, #1
    306a:	d132      	bne.n	30d2 <buffer_alloc_calloc+0x11a>
    ret = (unsigned char *) cur + sizeof( memory_header );
    306c:	f104 0520 	add.w	r5, r4, #32
    memset( ret, 0, original_len );
    3070:	4632      	mov	r2, r6
    3072:	2100      	movs	r1, #0
    3074:	4628      	mov	r0, r5
    3076:	f002 fbd5 	bl	5824 <memset>
}
    307a:	4628      	mov	r0, r5
    307c:	bd70      	pop	{r4, r5, r6, pc}
        cur->alloc = 1;
    307e:	2301      	movs	r3, #1
    3080:	60a3      	str	r3, [r4, #8]
        if( cur->prev_free != NULL )
    3082:	6963      	ldr	r3, [r4, #20]
    3084:	b1ab      	cbz	r3, 30b2 <buffer_alloc_calloc+0xfa>
            cur->prev_free->next_free = cur->next_free;
    3086:	69a2      	ldr	r2, [r4, #24]
    3088:	619a      	str	r2, [r3, #24]
        if( cur->next_free != NULL )
    308a:	69a3      	ldr	r3, [r4, #24]
    308c:	b10b      	cbz	r3, 3092 <buffer_alloc_calloc+0xda>
            cur->next_free->prev_free = cur->prev_free;
    308e:	6962      	ldr	r2, [r4, #20]
    3090:	615a      	str	r2, [r3, #20]
        cur->prev_free = NULL;
    3092:	2300      	movs	r3, #0
    3094:	6163      	str	r3, [r4, #20]
        cur->next_free = NULL;
    3096:	61a3      	str	r3, [r4, #24]
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    3098:	4b17      	ldr	r3, [pc, #92]	; (30f8 <buffer_alloc_calloc+0x140>)
    309a:	691b      	ldr	r3, [r3, #16]
    309c:	f013 0f01 	tst.w	r3, #1
    30a0:	d10b      	bne.n	30ba <buffer_alloc_calloc+0x102>
        ret = (unsigned char *) cur + sizeof( memory_header );
    30a2:	f104 0520 	add.w	r5, r4, #32
        memset( ret, 0, original_len );
    30a6:	4632      	mov	r2, r6
    30a8:	2100      	movs	r1, #0
    30aa:	4628      	mov	r0, r5
    30ac:	f002 fbba 	bl	5824 <memset>
        return( ret );
    30b0:	e7e3      	b.n	307a <buffer_alloc_calloc+0xc2>
            heap.first_free = cur->next_free;
    30b2:	69a2      	ldr	r2, [r4, #24]
    30b4:	4b10      	ldr	r3, [pc, #64]	; (30f8 <buffer_alloc_calloc+0x140>)
    30b6:	60da      	str	r2, [r3, #12]
    30b8:	e7e7      	b.n	308a <buffer_alloc_calloc+0xd2>
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    30ba:	f7ff febd 	bl	2e38 <verify_chain>
    30be:	2800      	cmp	r0, #0
    30c0:	d0ef      	beq.n	30a2 <buffer_alloc_calloc+0xea>
            mbedtls_exit( 1 );
    30c2:	4b0e      	ldr	r3, [pc, #56]	; (30fc <buffer_alloc_calloc+0x144>)
    30c4:	681b      	ldr	r3, [r3, #0]
    30c6:	2001      	movs	r0, #1
    30c8:	4798      	blx	r3
    30ca:	e7ea      	b.n	30a2 <buffer_alloc_calloc+0xea>
        heap.first_free = new;
    30cc:	4a0a      	ldr	r2, [pc, #40]	; (30f8 <buffer_alloc_calloc+0x140>)
    30ce:	60d3      	str	r3, [r2, #12]
    30d0:	e7bd      	b.n	304e <buffer_alloc_calloc+0x96>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    30d2:	f7ff feb1 	bl	2e38 <verify_chain>
    30d6:	2800      	cmp	r0, #0
    30d8:	d0c8      	beq.n	306c <buffer_alloc_calloc+0xb4>
        mbedtls_exit( 1 );
    30da:	4b08      	ldr	r3, [pc, #32]	; (30fc <buffer_alloc_calloc+0x144>)
    30dc:	681b      	ldr	r3, [r3, #0]
    30de:	2001      	movs	r0, #1
    30e0:	4798      	blx	r3
    30e2:	e7c3      	b.n	306c <buffer_alloc_calloc+0xb4>
        return( NULL );
    30e4:	2500      	movs	r5, #0
    30e6:	e7c8      	b.n	307a <buffer_alloc_calloc+0xc2>
    30e8:	2500      	movs	r5, #0
    30ea:	e7c6      	b.n	307a <buffer_alloc_calloc+0xc2>
    30ec:	2500      	movs	r5, #0
    30ee:	e7c4      	b.n	307a <buffer_alloc_calloc+0xc2>
        return( NULL );
    30f0:	2500      	movs	r5, #0
    30f2:	e7c2      	b.n	307a <buffer_alloc_calloc+0xc2>
        return( NULL );
    30f4:	4625      	mov	r5, r4
    30f6:	e7c0      	b.n	307a <buffer_alloc_calloc+0xc2>
    30f8:	20002a14 	.word	0x20002a14
    30fc:	20005b6c 	.word	0x20005b6c
    3100:	ff00aa55 	.word	0xff00aa55
    3104:	ee119966 	.word	0xee119966

00003108 <mbedtls_memory_buffer_alloc_init>:
    (void) mbedtls_mutex_unlock( &heap.mutex );
}
#endif /* MBEDTLS_THREADING_C */

void mbedtls_memory_buffer_alloc_init( unsigned char *buf, size_t len )
{
    3108:	b538      	push	{r3, r4, r5, lr}
    310a:	4605      	mov	r5, r0
    310c:	460c      	mov	r4, r1
    memset( &heap, 0, sizeof( buffer_alloc_ctx ) );
    310e:	2214      	movs	r2, #20
    3110:	2100      	movs	r1, #0
    3112:	4813      	ldr	r0, [pc, #76]	; (3160 <mbedtls_memory_buffer_alloc_init+0x58>)
    3114:	f002 fb86 	bl	5824 <memset>
#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_init( &heap.mutex );
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc_mutexed,
                              buffer_alloc_free_mutexed );
#else
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc, buffer_alloc_free );
    3118:	4912      	ldr	r1, [pc, #72]	; (3164 <mbedtls_memory_buffer_alloc_init+0x5c>)
    311a:	4813      	ldr	r0, [pc, #76]	; (3168 <mbedtls_memory_buffer_alloc_init+0x60>)
    311c:	f000 f838 	bl	3190 <mbedtls_platform_set_calloc_free>
#endif

    if( len < sizeof( memory_header ) + MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    3120:	2c23      	cmp	r4, #35	; 0x23
    3122:	d91c      	bls.n	315e <mbedtls_memory_buffer_alloc_init+0x56>
        return;
    else if( (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    3124:	f015 0303 	ands.w	r3, r5, #3
    3128:	d004      	beq.n	3134 <mbedtls_memory_buffer_alloc_init+0x2c>
    {
        /* Adjust len first since buf is used in the computation */
        len -= MBEDTLS_MEMORY_ALIGN_MULTIPLE
    312a:	441c      	add	r4, r3
    312c:	3c04      	subs	r4, #4
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    312e:	f1c3 0304 	rsb	r3, r3, #4
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
    3132:	441d      	add	r5, r3
    }

    memset( buf, 0, len );
    3134:	4622      	mov	r2, r4
    3136:	2100      	movs	r1, #0
    3138:	4628      	mov	r0, r5
    313a:	f002 fb73 	bl	5824 <memset>

    heap.buf = buf;
    313e:	4b08      	ldr	r3, [pc, #32]	; (3160 <mbedtls_memory_buffer_alloc_init+0x58>)
    3140:	601d      	str	r5, [r3, #0]
    heap.len = len;
    3142:	605c      	str	r4, [r3, #4]

    heap.first = (memory_header *)buf;
    3144:	609d      	str	r5, [r3, #8]
    heap.first->size = len - sizeof( memory_header );
    3146:	3c20      	subs	r4, #32
    3148:	606c      	str	r4, [r5, #4]
    heap.first->magic1 = MAGIC1;
    314a:	689a      	ldr	r2, [r3, #8]
    314c:	4907      	ldr	r1, [pc, #28]	; (316c <mbedtls_memory_buffer_alloc_init+0x64>)
    314e:	6011      	str	r1, [r2, #0]
    heap.first->magic2 = MAGIC2;
    3150:	689a      	ldr	r2, [r3, #8]
    3152:	f1a1 2110 	sub.w	r1, r1, #268439552	; 0x10001000
    3156:	f1a1 11ef 	sub.w	r1, r1, #15663343	; 0xef00ef
    315a:	61d1      	str	r1, [r2, #28]
    heap.first_free = heap.first;
    315c:	60da      	str	r2, [r3, #12]
}
    315e:	bd38      	pop	{r3, r4, r5, pc}
    3160:	20002a14 	.word	0x20002a14
    3164:	00002e85 	.word	0x00002e85
    3168:	00002fb9 	.word	0x00002fb9
    316c:	ff00aa55 	.word	0xff00aa55

00003170 <mbedtls_calloc>:

static void * (*mbedtls_calloc_func)( size_t, size_t ) = MBEDTLS_PLATFORM_STD_CALLOC;
static void (*mbedtls_free_func)( void * ) = MBEDTLS_PLATFORM_STD_FREE;

void * mbedtls_calloc( size_t nmemb, size_t size )
{
    3170:	b508      	push	{r3, lr}
    return (*mbedtls_calloc_func)( nmemb, size );
    3172:	4b02      	ldr	r3, [pc, #8]	; (317c <mbedtls_calloc+0xc>)
    3174:	681b      	ldr	r3, [r3, #0]
    3176:	4798      	blx	r3
}
    3178:	bd08      	pop	{r3, pc}
    317a:	bf00      	nop
    317c:	20005b68 	.word	0x20005b68

00003180 <mbedtls_free>:

void mbedtls_free( void * ptr )
{
    3180:	b508      	push	{r3, lr}
    (*mbedtls_free_func)( ptr );
    3182:	4b02      	ldr	r3, [pc, #8]	; (318c <mbedtls_free+0xc>)
    3184:	681b      	ldr	r3, [r3, #0]
    3186:	4798      	blx	r3
}
    3188:	bd08      	pop	{r3, pc}
    318a:	bf00      	nop
    318c:	20005b70 	.word	0x20005b70

00003190 <mbedtls_platform_set_calloc_free>:

int mbedtls_platform_set_calloc_free( void * (*calloc_func)( size_t, size_t ),
                              void (*free_func)( void * ) )
{
    mbedtls_calloc_func = calloc_func;
    3190:	4b02      	ldr	r3, [pc, #8]	; (319c <mbedtls_platform_set_calloc_free+0xc>)
    3192:	6018      	str	r0, [r3, #0]
    mbedtls_free_func = free_func;
    3194:	4b02      	ldr	r3, [pc, #8]	; (31a0 <mbedtls_platform_set_calloc_free+0x10>)
    3196:	6019      	str	r1, [r3, #0]
    return( 0 );
}
    3198:	2000      	movs	r0, #0
    319a:	4770      	bx	lr
    319c:	20005b68 	.word	0x20005b68
    31a0:	20005b70 	.word	0x20005b70

000031a4 <mbedtls_platform_zeroize>:
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    31a4:	b508      	push	{r3, lr}
    memset_func( buf, 0, len );
    31a6:	4b03      	ldr	r3, [pc, #12]	; (31b4 <mbedtls_platform_zeroize+0x10>)
    31a8:	681b      	ldr	r3, [r3, #0]
    31aa:	460a      	mov	r2, r1
    31ac:	2100      	movs	r1, #0
    31ae:	4798      	blx	r3
}
    31b0:	bd08      	pop	{r3, pc}
    31b2:	bf00      	nop
    31b4:	20005b74 	.word	0x20005b74

000031b8 <rsa_check_context>:
 * that the RSA primitives will be able to execute without error.
 * It does *not* make guarantees for consistency of the parameters.
 */
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
                              int blinding_needed )
{
    31b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    31ba:	4604      	mov	r4, r0
    31bc:	460d      	mov	r5, r1
    /* blinding_needed is only used for NO_CRT to decide whether
     * P,Q need to be present or not. */
    ((void) blinding_needed);
#endif

    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    31be:	6847      	ldr	r7, [r0, #4]
    31c0:	f100 0608 	add.w	r6, r0, #8
    31c4:	4630      	mov	r0, r6
    31c6:	f003 f980 	bl	64ca <mbedtls_mpi_size>
    31ca:	4287      	cmp	r7, r0
    31cc:	d151      	bne.n	3272 <rsa_check_context+0xba>
        ctx->len > MBEDTLS_MPI_MAX_SIZE )
    31ce:	6863      	ldr	r3, [r4, #4]
    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    31d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    31d4:	d84f      	bhi.n	3276 <rsa_check_context+0xbe>
     * 1. Modular exponentiation needs positive, odd moduli.
     */

    /* Modular exponentiation wrt. N is always used for
     * RSA public key operations. */
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    31d6:	2100      	movs	r1, #0
    31d8:	4630      	mov	r0, r6
    31da:	f003 fb78 	bl	68ce <mbedtls_mpi_cmp_int>
    31de:	2800      	cmp	r0, #0
    31e0:	dd2a      	ble.n	3238 <rsa_check_context+0x80>
        mbedtls_mpi_get_bit( &ctx->N, 0 ) == 0  )
    31e2:	2100      	movs	r1, #0
    31e4:	4630      	mov	r0, r6
    31e6:	f003 f94a 	bl	647e <mbedtls_mpi_get_bit>
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    31ea:	b328      	cbz	r0, 3238 <rsa_check_context+0x80>

#if !defined(MBEDTLS_RSA_NO_CRT)
    /* Modular exponentiation for P and Q is only
     * used for private key operations and if CRT
     * is used. */
    if( is_priv &&
    31ec:	b1cd      	cbz	r5, 3222 <rsa_check_context+0x6a>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    31ee:	f104 062c 	add.w	r6, r4, #44	; 0x2c
    31f2:	2100      	movs	r1, #0
    31f4:	4630      	mov	r0, r6
    31f6:	f003 fb6a 	bl	68ce <mbedtls_mpi_cmp_int>
    if( is_priv &&
    31fa:	2800      	cmp	r0, #0
    31fc:	dd1e      	ble.n	323c <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    31fe:	2100      	movs	r1, #0
    3200:	4630      	mov	r0, r6
    3202:	f003 f93c 	bl	647e <mbedtls_mpi_get_bit>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    3206:	b1c8      	cbz	r0, 323c <rsa_check_context+0x84>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    3208:	f104 0638 	add.w	r6, r4, #56	; 0x38
    320c:	2100      	movs	r1, #0
    320e:	4630      	mov	r0, r6
    3210:	f003 fb5d 	bl	68ce <mbedtls_mpi_cmp_int>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    3214:	2800      	cmp	r0, #0
    3216:	dd11      	ble.n	323c <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->Q, 0 ) == 0  ) )
    3218:	2100      	movs	r1, #0
    321a:	4630      	mov	r0, r6
    321c:	f003 f92f 	bl	647e <mbedtls_mpi_get_bit>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    3220:	b160      	cbz	r0, 323c <rsa_check_context+0x84>
    /*
     * 2. Exponents must be positive
     */

    /* Always need E for public key operations */
    if( mbedtls_mpi_cmp_int( &ctx->E, 0 ) <= 0 )
    3222:	2100      	movs	r1, #0
    3224:	f104 0014 	add.w	r0, r4, #20
    3228:	f003 fb51 	bl	68ce <mbedtls_mpi_cmp_int>
    322c:	2800      	cmp	r0, #0
    322e:	dd24      	ble.n	327a <rsa_check_context+0xc2>
    /* For private key operations, use D or DP & DQ
     * as (unblinded) exponents. */
    if( is_priv && mbedtls_mpi_cmp_int( &ctx->D, 0 ) <= 0 )
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
#else
    if( is_priv &&
    3230:	b935      	cbnz	r5, 3240 <rsa_check_context+0x88>
#endif

    /* It wouldn't lead to an error if it wasn't satisfied,
     * but check for QP >= 1 nonetheless. */
#if !defined(MBEDTLS_RSA_NO_CRT)
    if( is_priv &&
    3232:	b9ad      	cbnz	r5, 3260 <rsa_check_context+0xa8>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    }
#endif

    return( 0 );
}
    3234:	4628      	mov	r0, r5
    3236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    3238:	4d12      	ldr	r5, [pc, #72]	; (3284 <rsa_check_context+0xcc>)
    323a:	e7fb      	b.n	3234 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    323c:	4d11      	ldr	r5, [pc, #68]	; (3284 <rsa_check_context+0xcc>)
    323e:	e7f9      	b.n	3234 <rsa_check_context+0x7c>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    3240:	2100      	movs	r1, #0
    3242:	f104 0044 	add.w	r0, r4, #68	; 0x44
    3246:	f003 fb42 	bl	68ce <mbedtls_mpi_cmp_int>
    if( is_priv &&
    324a:	2800      	cmp	r0, #0
    324c:	dd06      	ble.n	325c <rsa_check_context+0xa4>
          mbedtls_mpi_cmp_int( &ctx->DQ, 0 ) <= 0  ) )
    324e:	2100      	movs	r1, #0
    3250:	f104 0050 	add.w	r0, r4, #80	; 0x50
    3254:	f003 fb3b 	bl	68ce <mbedtls_mpi_cmp_int>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    3258:	2800      	cmp	r0, #0
    325a:	dcea      	bgt.n	3232 <rsa_check_context+0x7a>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    325c:	4d09      	ldr	r5, [pc, #36]	; (3284 <rsa_check_context+0xcc>)
    325e:	e7e9      	b.n	3234 <rsa_check_context+0x7c>
        mbedtls_mpi_cmp_int( &ctx->QP, 0 ) <= 0 )
    3260:	2100      	movs	r1, #0
    3262:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    3266:	f003 fb32 	bl	68ce <mbedtls_mpi_cmp_int>
    if( is_priv &&
    326a:	2800      	cmp	r0, #0
    326c:	dd07      	ble.n	327e <rsa_check_context+0xc6>
    return( 0 );
    326e:	2500      	movs	r5, #0
    3270:	e7e0      	b.n	3234 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    3272:	4d04      	ldr	r5, [pc, #16]	; (3284 <rsa_check_context+0xcc>)
    3274:	e7de      	b.n	3234 <rsa_check_context+0x7c>
    3276:	4d03      	ldr	r5, [pc, #12]	; (3284 <rsa_check_context+0xcc>)
    3278:	e7dc      	b.n	3234 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    327a:	4d02      	ldr	r5, [pc, #8]	; (3284 <rsa_check_context+0xcc>)
    327c:	e7da      	b.n	3234 <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    327e:	4d01      	ldr	r5, [pc, #4]	; (3284 <rsa_check_context+0xcc>)
    3280:	e7d8      	b.n	3234 <rsa_check_context+0x7c>
    3282:	bf00      	nop
    3284:	ffffbf80 	.word	0xffffbf80

00003288 <mbedtls_rsa_check_pubkey>:

/*
 * Check a public RSA key
 */
int mbedtls_rsa_check_pubkey( const mbedtls_rsa_context *ctx )
{
    3288:	b570      	push	{r4, r5, r6, lr}
    328a:	4604      	mov	r4, r0
    RSA_VALIDATE_RET( ctx != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) != 0 )
    328c:	2200      	movs	r2, #0
    328e:	4611      	mov	r1, r2
    3290:	f7ff ff92 	bl	31b8 <rsa_check_context>
    3294:	b9e0      	cbnz	r0, 32d0 <mbedtls_rsa_check_pubkey+0x48>
    3296:	4606      	mov	r6, r0
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );

    if( mbedtls_mpi_bitlen( &ctx->N ) < 128 )
    3298:	f104 0508 	add.w	r5, r4, #8
    329c:	4628      	mov	r0, r5
    329e:	f003 f8fe 	bl	649e <mbedtls_mpi_bitlen>
    32a2:	287f      	cmp	r0, #127	; 0x7f
    32a4:	d916      	bls.n	32d4 <mbedtls_rsa_check_pubkey+0x4c>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    32a6:	3414      	adds	r4, #20
    32a8:	2100      	movs	r1, #0
    32aa:	4620      	mov	r0, r4
    32ac:	f003 f8e7 	bl	647e <mbedtls_mpi_get_bit>
    32b0:	b160      	cbz	r0, 32cc <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    32b2:	4620      	mov	r0, r4
    32b4:	f003 f8f3 	bl	649e <mbedtls_mpi_bitlen>
    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    32b8:	2801      	cmp	r0, #1
    32ba:	d907      	bls.n	32cc <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_cmp_mpi( &ctx->E, &ctx->N ) >= 0 )
    32bc:	4629      	mov	r1, r5
    32be:	4620      	mov	r0, r4
    32c0:	f003 fabc 	bl	683c <mbedtls_mpi_cmp_mpi>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    32c4:	2800      	cmp	r0, #0
    32c6:	da01      	bge.n	32cc <mbedtls_rsa_check_pubkey+0x44>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    return( 0 );
}
    32c8:	4630      	mov	r0, r6
    32ca:	bd70      	pop	{r4, r5, r6, pc}
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    32cc:	4e02      	ldr	r6, [pc, #8]	; (32d8 <mbedtls_rsa_check_pubkey+0x50>)
    32ce:	e7fb      	b.n	32c8 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    32d0:	4e01      	ldr	r6, [pc, #4]	; (32d8 <mbedtls_rsa_check_pubkey+0x50>)
    32d2:	e7f9      	b.n	32c8 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    32d4:	4e00      	ldr	r6, [pc, #0]	; (32d8 <mbedtls_rsa_check_pubkey+0x50>)
    32d6:	e7f7      	b.n	32c8 <mbedtls_rsa_check_pubkey+0x40>
    32d8:	ffffbe00 	.word	0xffffbe00

000032dc <mbedtls_rsa_public>:
 * Do an RSA public key operation
 */
int mbedtls_rsa_public( mbedtls_rsa_context *ctx,
                const unsigned char *input,
                unsigned char *output )
{
    32dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    32de:	b087      	sub	sp, #28
    32e0:	4605      	mov	r5, r0
    32e2:	460c      	mov	r4, r1
    32e4:	4616      	mov	r6, r2
    mbedtls_mpi T;
    RSA_VALIDATE_RET( ctx != NULL );
    RSA_VALIDATE_RET( input != NULL );
    RSA_VALIDATE_RET( output != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) )
    32e6:	2200      	movs	r2, #0
    32e8:	4611      	mov	r1, r2
    32ea:	f7ff ff65 	bl	31b8 <rsa_check_context>
    32ee:	bb98      	cbnz	r0, 3358 <mbedtls_rsa_public+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );

    mbedtls_mpi_init( &T );
    32f0:	a803      	add	r0, sp, #12
    32f2:	f003 f833 	bl	635c <mbedtls_mpi_init>
#if defined(MBEDTLS_THREADING_C)
    if( ( ret = mbedtls_mutex_lock( &ctx->mutex ) ) != 0 )
        return( ret );
#endif

    MBEDTLS_MPI_CHK( mbedtls_mpi_read_binary( &T, input, ctx->len ) );
    32f6:	686a      	ldr	r2, [r5, #4]
    32f8:	4621      	mov	r1, r4
    32fa:	a803      	add	r0, sp, #12
    32fc:	f003 f8eb 	bl	64d6 <mbedtls_mpi_read_binary>
    3300:	4604      	mov	r4, r0
    3302:	b130      	cbz	r0, 3312 <mbedtls_rsa_public+0x36>
#if defined(MBEDTLS_THREADING_C)
    if( mbedtls_mutex_unlock( &ctx->mutex ) != 0 )
        return( MBEDTLS_ERR_THREADING_MUTEX_ERROR );
#endif

    mbedtls_mpi_free( &T );
    3304:	a803      	add	r0, sp, #12
    3306:	f003 f82f 	bl	6368 <mbedtls_mpi_free>

    if( ret != 0 )
    330a:	bb14      	cbnz	r4, 3352 <mbedtls_rsa_public+0x76>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );

    return( 0 );
}
    330c:	4620      	mov	r0, r4
    330e:	b007      	add	sp, #28
    3310:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( mbedtls_mpi_cmp_mpi( &T, &ctx->N ) >= 0 )
    3312:	f105 0408 	add.w	r4, r5, #8
    3316:	4621      	mov	r1, r4
    3318:	a803      	add	r0, sp, #12
    331a:	f003 fa8f 	bl	683c <mbedtls_mpi_cmp_mpi>
    331e:	2800      	cmp	r0, #0
    3320:	db02      	blt.n	3328 <mbedtls_rsa_public+0x4c>
        ret = MBEDTLS_ERR_MPI_BAD_INPUT_DATA;
    3322:	f06f 0403 	mvn.w	r4, #3
    3326:	e7ed      	b.n	3304 <mbedtls_rsa_public+0x28>
    olen = ctx->len;
    3328:	686f      	ldr	r7, [r5, #4]
    MBEDTLS_MPI_CHK( mbedtls_mpi_exp_mod( &T, &T, &ctx->E, &ctx->N, &ctx->RN ) );
    332a:	f105 0368 	add.w	r3, r5, #104	; 0x68
    332e:	9300      	str	r3, [sp, #0]
    3330:	4623      	mov	r3, r4
    3332:	f105 0214 	add.w	r2, r5, #20
    3336:	a903      	add	r1, sp, #12
    3338:	4608      	mov	r0, r1
    333a:	f003 fe37 	bl	6fac <mbedtls_mpi_exp_mod>
    333e:	4604      	mov	r4, r0
    3340:	2800      	cmp	r0, #0
    3342:	d1df      	bne.n	3304 <mbedtls_rsa_public+0x28>
    MBEDTLS_MPI_CHK( mbedtls_mpi_write_binary( &T, output, olen ) );
    3344:	463a      	mov	r2, r7
    3346:	4631      	mov	r1, r6
    3348:	a803      	add	r0, sp, #12
    334a:	f003 f8f5 	bl	6538 <mbedtls_mpi_write_binary>
    334e:	4604      	mov	r4, r0
cleanup:
    3350:	e7d8      	b.n	3304 <mbedtls_rsa_public+0x28>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );
    3352:	f5a4 4485 	sub.w	r4, r4, #17024	; 0x4280
    3356:	e7d9      	b.n	330c <mbedtls_rsa_public+0x30>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    3358:	4c00      	ldr	r4, [pc, #0]	; (335c <mbedtls_rsa_public+0x80>)
    335a:	e7d7      	b.n	330c <mbedtls_rsa_public+0x30>
    335c:	ffffbf80 	.word	0xffffbf80

00003360 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    3360:	2300      	movs	r3, #0
    3362:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    3364:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    3366:	460b      	mov	r3, r1
    3368:	b9b9      	cbnz	r1, 339a <mbedtls_sha256_starts_ret+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
    336a:	4a19      	ldr	r2, [pc, #100]	; (33d0 <mbedtls_sha256_starts_ret+0x70>)
    336c:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    336e:	4a19      	ldr	r2, [pc, #100]	; (33d4 <mbedtls_sha256_starts_ret+0x74>)
    3370:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    3372:	4a19      	ldr	r2, [pc, #100]	; (33d8 <mbedtls_sha256_starts_ret+0x78>)
    3374:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    3376:	4a19      	ldr	r2, [pc, #100]	; (33dc <mbedtls_sha256_starts_ret+0x7c>)
    3378:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    337a:	4a19      	ldr	r2, [pc, #100]	; (33e0 <mbedtls_sha256_starts_ret+0x80>)
    337c:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    337e:	4a19      	ldr	r2, [pc, #100]	; (33e4 <mbedtls_sha256_starts_ret+0x84>)
    3380:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    3382:	4a19      	ldr	r2, [pc, #100]	; (33e8 <mbedtls_sha256_starts_ret+0x88>)
    3384:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    3386:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    338a:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    338e:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    3392:	6242      	str	r2, [r0, #36]	; 0x24
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    }

    ctx->is224 = is224;
    3394:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    3396:	2000      	movs	r0, #0
    3398:	4770      	bx	lr
        ctx->state[0] = 0xC1059ED8;
    339a:	4a14      	ldr	r2, [pc, #80]	; (33ec <mbedtls_sha256_starts_ret+0x8c>)
    339c:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    339e:	4a14      	ldr	r2, [pc, #80]	; (33f0 <mbedtls_sha256_starts_ret+0x90>)
    33a0:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    33a2:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    33a6:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    33aa:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    33ae:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    33b0:	4a10      	ldr	r2, [pc, #64]	; (33f4 <mbedtls_sha256_starts_ret+0x94>)
    33b2:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    33b4:	4a10      	ldr	r2, [pc, #64]	; (33f8 <mbedtls_sha256_starts_ret+0x98>)
    33b6:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    33b8:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    33bc:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    33c0:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    33c4:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    33c6:	4a0d      	ldr	r2, [pc, #52]	; (33fc <mbedtls_sha256_starts_ret+0x9c>)
    33c8:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    33ca:	4a0d      	ldr	r2, [pc, #52]	; (3400 <mbedtls_sha256_starts_ret+0xa0>)
    33cc:	6242      	str	r2, [r0, #36]	; 0x24
    33ce:	e7e1      	b.n	3394 <mbedtls_sha256_starts_ret+0x34>
    33d0:	6a09e667 	.word	0x6a09e667
    33d4:	bb67ae85 	.word	0xbb67ae85
    33d8:	3c6ef372 	.word	0x3c6ef372
    33dc:	a54ff53a 	.word	0xa54ff53a
    33e0:	510e527f 	.word	0x510e527f
    33e4:	9b05688c 	.word	0x9b05688c
    33e8:	1f83d9ab 	.word	0x1f83d9ab
    33ec:	c1059ed8 	.word	0xc1059ed8
    33f0:	367cd507 	.word	0x367cd507
    33f4:	f70e5939 	.word	0xf70e5939
    33f8:	ffc00b31 	.word	0xffc00b31
    33fc:	64f98fa7 	.word	0x64f98fa7
    3400:	befa4fa4 	.word	0xbefa4fa4

00003404 <mbedtls_internal_sha256_process>:
        (d) += temp1; (h) = temp1 + temp2;              \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    3404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3408:	b0d1      	sub	sp, #324	; 0x144
    340a:	9007      	str	r0, [sp, #28]
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    340c:	2300      	movs	r3, #0
    340e:	e006      	b.n	341e <mbedtls_internal_sha256_process+0x1a>
        A[i] = ctx->state[i];
    3410:	1c9a      	adds	r2, r3, #2
    3412:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    3416:	ac08      	add	r4, sp, #32
    3418:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < 8; i++ )
    341c:	3301      	adds	r3, #1
    341e:	2b07      	cmp	r3, #7
    3420:	d9f6      	bls.n	3410 <mbedtls_internal_sha256_process+0xc>

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
    3422:	2200      	movs	r2, #0
    3424:	2a0f      	cmp	r2, #15
    3426:	d811      	bhi.n	344c <mbedtls_internal_sha256_process+0x48>
        GET_UINT32_BE( W[i], data, 4 * i );
    3428:	f811 4022 	ldrb.w	r4, [r1, r2, lsl #2]
    342c:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    3430:	7843      	ldrb	r3, [r0, #1]
    3432:	041b      	lsls	r3, r3, #16
    3434:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
    3438:	7884      	ldrb	r4, [r0, #2]
    343a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    343e:	78c0      	ldrb	r0, [r0, #3]
    3440:	4303      	orrs	r3, r0
    3442:	a810      	add	r0, sp, #64	; 0x40
    3444:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    for( i = 0; i < 16; i++ )
    3448:	3201      	adds	r2, #1
    344a:	e7eb      	b.n	3424 <mbedtls_internal_sha256_process+0x20>

    for( i = 0; i < 16; i += 8 )
    344c:	f04f 0e00 	mov.w	lr, #0
    3450:	e142      	b.n	36d8 <mbedtls_internal_sha256_process+0x2d4>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
    3452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3454:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    3456:	ea4f 21f6 	mov.w	r1, r6, ror #11
    345a:	ea81 11b6 	eor.w	r1, r1, r6, ror #6
    345e:	ea81 6176 	eor.w	r1, r1, r6, ror #25
    3462:	4419      	add	r1, r3
    3464:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3466:	980d      	ldr	r0, [sp, #52]	; 0x34
    3468:	ea84 0300 	eor.w	r3, r4, r0
    346c:	4033      	ands	r3, r6
    346e:	4063      	eors	r3, r4
    3470:	4419      	add	r1, r3
    3472:	f8df 8734 	ldr.w	r8, [pc, #1844]	; 3ba8 <mbedtls_internal_sha256_process+0x7a4>
    3476:	f858 302e 	ldr.w	r3, [r8, lr, lsl #2]
    347a:	4419      	add	r1, r3
    347c:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
    3480:	f85c 302e 	ldr.w	r3, [ip, lr, lsl #2]
    3484:	4419      	add	r1, r3
    3486:	9d08      	ldr	r5, [sp, #32]
    3488:	ea4f 3a75 	mov.w	sl, r5, ror #13
    348c:	ea8a 0ab5 	eor.w	sl, sl, r5, ror #2
    3490:	ea8a 5ab5 	eor.w	sl, sl, r5, ror #22
    3494:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3496:	ea05 0307 	and.w	r3, r5, r7
    349a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    349c:	ea45 0907 	orr.w	r9, r5, r7
    34a0:	ea02 0909 	and.w	r9, r2, r9
    34a4:	ea43 0309 	orr.w	r3, r3, r9
    34a8:	449a      	add	sl, r3
    34aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    34ac:	eb01 0903 	add.w	r9, r1, r3
    34b0:	4451      	add	r1, sl
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
    34b2:	ea4f 23f9 	mov.w	r3, r9, ror #11
    34b6:	ea83 13b9 	eor.w	r3, r3, r9, ror #6
    34ba:	ea83 6379 	eor.w	r3, r3, r9, ror #25
    34be:	441c      	add	r4, r3
    34c0:	ea86 0300 	eor.w	r3, r6, r0
    34c4:	ea09 0303 	and.w	r3, r9, r3
    34c8:	4043      	eors	r3, r0
    34ca:	441c      	add	r4, r3
    34cc:	f10e 0a01 	add.w	sl, lr, #1
    34d0:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    34d4:	441c      	add	r4, r3
    34d6:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    34da:	441c      	add	r4, r3
    34dc:	ea4f 3371 	mov.w	r3, r1, ror #13
    34e0:	ea83 03b1 	eor.w	r3, r3, r1, ror #2
    34e4:	ea83 53b1 	eor.w	r3, r3, r1, ror #22
    34e8:	ea05 0a01 	and.w	sl, r5, r1
    34ec:	ea45 0b01 	orr.w	fp, r5, r1
    34f0:	ea07 0b0b 	and.w	fp, r7, fp
    34f4:	ea4a 0a0b 	orr.w	sl, sl, fp
    34f8:	4453      	add	r3, sl
    34fa:	4422      	add	r2, r4
    34fc:	441c      	add	r4, r3
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
    34fe:	ea4f 23f2 	mov.w	r3, r2, ror #11
    3502:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    3506:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    350a:	4418      	add	r0, r3
    350c:	ea86 0309 	eor.w	r3, r6, r9
    3510:	4013      	ands	r3, r2
    3512:	4073      	eors	r3, r6
    3514:	4418      	add	r0, r3
    3516:	f10e 0a02 	add.w	sl, lr, #2
    351a:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    351e:	4418      	add	r0, r3
    3520:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    3524:	4418      	add	r0, r3
    3526:	ea4f 3374 	mov.w	r3, r4, ror #13
    352a:	ea83 03b4 	eor.w	r3, r3, r4, ror #2
    352e:	ea83 53b4 	eor.w	r3, r3, r4, ror #22
    3532:	ea01 0a04 	and.w	sl, r1, r4
    3536:	ea41 0b04 	orr.w	fp, r1, r4
    353a:	ea05 0b0b 	and.w	fp, r5, fp
    353e:	ea4a 0a0b 	orr.w	sl, sl, fp
    3542:	4453      	add	r3, sl
    3544:	4407      	add	r7, r0
    3546:	4418      	add	r0, r3
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
    3548:	ea4f 23f7 	mov.w	r3, r7, ror #11
    354c:	ea83 13b7 	eor.w	r3, r3, r7, ror #6
    3550:	ea83 6377 	eor.w	r3, r3, r7, ror #25
    3554:	441e      	add	r6, r3
    3556:	ea89 0302 	eor.w	r3, r9, r2
    355a:	403b      	ands	r3, r7
    355c:	ea89 0303 	eor.w	r3, r9, r3
    3560:	441e      	add	r6, r3
    3562:	f10e 0a03 	add.w	sl, lr, #3
    3566:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    356a:	441e      	add	r6, r3
    356c:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    3570:	441e      	add	r6, r3
    3572:	ea4f 3370 	mov.w	r3, r0, ror #13
    3576:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
    357a:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
    357e:	ea04 0a00 	and.w	sl, r4, r0
    3582:	ea44 0b00 	orr.w	fp, r4, r0
    3586:	ea01 0b0b 	and.w	fp, r1, fp
    358a:	ea4a 0a0b 	orr.w	sl, sl, fp
    358e:	4453      	add	r3, sl
    3590:	4435      	add	r5, r6
    3592:	441e      	add	r6, r3
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
    3594:	ea4f 23f5 	mov.w	r3, r5, ror #11
    3598:	ea83 13b5 	eor.w	r3, r3, r5, ror #6
    359c:	ea83 6375 	eor.w	r3, r3, r5, ror #25
    35a0:	4499      	add	r9, r3
    35a2:	ea82 0307 	eor.w	r3, r2, r7
    35a6:	402b      	ands	r3, r5
    35a8:	4053      	eors	r3, r2
    35aa:	4499      	add	r9, r3
    35ac:	f10e 0a04 	add.w	sl, lr, #4
    35b0:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    35b4:	444b      	add	r3, r9
    35b6:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    35ba:	444b      	add	r3, r9
    35bc:	ea4f 3976 	mov.w	r9, r6, ror #13
    35c0:	ea89 09b6 	eor.w	r9, r9, r6, ror #2
    35c4:	ea89 59b6 	eor.w	r9, r9, r6, ror #22
    35c8:	ea00 0a06 	and.w	sl, r0, r6
    35cc:	ea40 0b06 	orr.w	fp, r0, r6
    35d0:	ea04 0b0b 	and.w	fp, r4, fp
    35d4:	ea4a 0a0b 	orr.w	sl, sl, fp
    35d8:	44d1      	add	r9, sl
    35da:	4419      	add	r1, r3
    35dc:	910f      	str	r1, [sp, #60]	; 0x3c
    35de:	444b      	add	r3, r9
    35e0:	930b      	str	r3, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
    35e2:	ea4f 29f1 	mov.w	r9, r1, ror #11
    35e6:	ea89 19b1 	eor.w	r9, r9, r1, ror #6
    35ea:	ea89 6971 	eor.w	r9, r9, r1, ror #25
    35ee:	444a      	add	r2, r9
    35f0:	ea87 0905 	eor.w	r9, r7, r5
    35f4:	ea01 0909 	and.w	r9, r1, r9
    35f8:	ea87 0909 	eor.w	r9, r7, r9
    35fc:	4491      	add	r9, r2
    35fe:	f10e 0a05 	add.w	sl, lr, #5
    3602:	f858 202a 	ldr.w	r2, [r8, sl, lsl #2]
    3606:	444a      	add	r2, r9
    3608:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    360c:	444a      	add	r2, r9
    360e:	ea4f 3a73 	mov.w	sl, r3, ror #13
    3612:	ea8a 0ab3 	eor.w	sl, sl, r3, ror #2
    3616:	ea8a 5ab3 	eor.w	sl, sl, r3, ror #22
    361a:	ea06 0903 	and.w	r9, r6, r3
    361e:	ea46 0b03 	orr.w	fp, r6, r3
    3622:	ea00 0b0b 	and.w	fp, r0, fp
    3626:	ea49 090b 	orr.w	r9, r9, fp
    362a:	44ca      	add	sl, r9
    362c:	eb04 0902 	add.w	r9, r4, r2
    3630:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
    3634:	4452      	add	r2, sl
    3636:	920a      	str	r2, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
    3638:	ea4f 24f9 	mov.w	r4, r9, ror #11
    363c:	ea84 14b9 	eor.w	r4, r4, r9, ror #6
    3640:	ea84 6479 	eor.w	r4, r4, r9, ror #25
    3644:	4427      	add	r7, r4
    3646:	ea85 0401 	eor.w	r4, r5, r1
    364a:	ea09 0404 	and.w	r4, r9, r4
    364e:	406c      	eors	r4, r5
    3650:	443c      	add	r4, r7
    3652:	f10e 0a06 	add.w	sl, lr, #6
    3656:	f858 702a 	ldr.w	r7, [r8, sl, lsl #2]
    365a:	443c      	add	r4, r7
    365c:	f85c 702a 	ldr.w	r7, [ip, sl, lsl #2]
    3660:	443c      	add	r4, r7
    3662:	ea4f 3772 	mov.w	r7, r2, ror #13
    3666:	ea87 07b2 	eor.w	r7, r7, r2, ror #2
    366a:	ea87 57b2 	eor.w	r7, r7, r2, ror #22
    366e:	ea03 0a02 	and.w	sl, r3, r2
    3672:	ea43 0b02 	orr.w	fp, r3, r2
    3676:	ea06 0b0b 	and.w	fp, r6, fp
    367a:	ea4a 0a0b 	orr.w	sl, sl, fp
    367e:	4457      	add	r7, sl
    3680:	4420      	add	r0, r4
    3682:	900d      	str	r0, [sp, #52]	; 0x34
    3684:	443c      	add	r4, r7
    3686:	9409      	str	r4, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    3688:	ea4f 27f0 	mov.w	r7, r0, ror #11
    368c:	ea87 17b0 	eor.w	r7, r7, r0, ror #6
    3690:	ea87 6770 	eor.w	r7, r7, r0, ror #25
    3694:	443d      	add	r5, r7
    3696:	ea81 0909 	eor.w	r9, r1, r9
    369a:	ea00 0909 	and.w	r9, r0, r9
    369e:	ea81 0109 	eor.w	r1, r1, r9
    36a2:	4429      	add	r1, r5
    36a4:	f10e 0007 	add.w	r0, lr, #7
    36a8:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
    36ac:	4429      	add	r1, r5
    36ae:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
    36b2:	4401      	add	r1, r0
    36b4:	ea4f 3074 	mov.w	r0, r4, ror #13
    36b8:	ea80 00b4 	eor.w	r0, r0, r4, ror #2
    36bc:	ea80 50b4 	eor.w	r0, r0, r4, ror #22
    36c0:	ea02 0504 	and.w	r5, r2, r4
    36c4:	4322      	orrs	r2, r4
    36c6:	4013      	ands	r3, r2
    36c8:	432b      	orrs	r3, r5
    36ca:	4403      	add	r3, r0
    36cc:	440e      	add	r6, r1
    36ce:	960c      	str	r6, [sp, #48]	; 0x30
    36d0:	440b      	add	r3, r1
    36d2:	9308      	str	r3, [sp, #32]
    for( i = 0; i < 16; i += 8 )
    36d4:	f10e 0e08 	add.w	lr, lr, #8
    36d8:	f1be 0f0f 	cmp.w	lr, #15
    36dc:	f67f aeb9 	bls.w	3452 <mbedtls_internal_sha256_process+0x4e>
    }

    for( i = 16; i < 64; i += 8 )
    36e0:	2610      	movs	r6, #16
    36e2:	2e3f      	cmp	r6, #63	; 0x3f
    36e4:	f200 824d 	bhi.w	3b82 <mbedtls_internal_sha256_process+0x77e>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
    36e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    36ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    36ec:	ea4f 27f3 	mov.w	r7, r3, ror #11
    36f0:	ea87 17b3 	eor.w	r7, r7, r3, ror #6
    36f4:	ea87 6773 	eor.w	r7, r7, r3, ror #25
    36f8:	443a      	add	r2, r7
    36fa:	980e      	ldr	r0, [sp, #56]	; 0x38
    36fc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    36fe:	ea80 0705 	eor.w	r7, r0, r5
    3702:	401f      	ands	r7, r3
    3704:	4047      	eors	r7, r0
    3706:	443a      	add	r2, r7
    3708:	f8df b49c 	ldr.w	fp, [pc, #1180]	; 3ba8 <mbedtls_internal_sha256_process+0x7a4>
    370c:	f85b 7026 	ldr.w	r7, [fp, r6, lsl #2]
    3710:	4417      	add	r7, r2
    3712:	1eb3      	subs	r3, r6, #2
    3714:	461a      	mov	r2, r3
    3716:	ab10      	add	r3, sp, #64	; 0x40
    3718:	9204      	str	r2, [sp, #16]
    371a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    371e:	ea4f 44f2 	mov.w	r4, r2, ror #19
    3722:	ea84 4472 	eor.w	r4, r4, r2, ror #17
    3726:	ea84 2492 	eor.w	r4, r4, r2, lsr #10
    372a:	1ff2      	subs	r2, r6, #7
    372c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3730:	4414      	add	r4, r2
    3732:	f1a6 0a0f 	sub.w	sl, r6, #15
    3736:	f853 c02a 	ldr.w	ip, [r3, sl, lsl #2]
    373a:	ea4f 42bc 	mov.w	r2, ip, ror #18
    373e:	ea82 12fc 	eor.w	r2, r2, ip, ror #7
    3742:	ea82 02dc 	eor.w	r2, r2, ip, lsr #3
    3746:	4414      	add	r4, r2
    3748:	f1a6 0210 	sub.w	r2, r6, #16
    374c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3750:	4422      	add	r2, r4
    3752:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
    3756:	443a      	add	r2, r7
    3758:	9908      	ldr	r1, [sp, #32]
    375a:	ea4f 3c71 	mov.w	ip, r1, ror #13
    375e:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    3762:	ea8c 5eb1 	eor.w	lr, ip, r1, ror #22
    3766:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3768:	463c      	mov	r4, r7
    376a:	400c      	ands	r4, r1
    376c:	990a      	ldr	r1, [sp, #40]	; 0x28
    376e:	9100      	str	r1, [sp, #0]
    3770:	9908      	ldr	r1, [sp, #32]
    3772:	ea41 0c07 	orr.w	ip, r1, r7
    3776:	9900      	ldr	r1, [sp, #0]
    3778:	ea01 0c0c 	and.w	ip, r1, ip
    377c:	ea44 0c0c 	orr.w	ip, r4, ip
    3780:	44f4      	add	ip, lr
    3782:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3784:	4414      	add	r4, r2
    3786:	4462      	add	r2, ip
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
    3788:	ea4f 28f4 	mov.w	r8, r4, ror #11
    378c:	ea88 18b4 	eor.w	r8, r8, r4, ror #6
    3790:	ea88 6874 	eor.w	r8, r8, r4, ror #25
    3794:	4480      	add	r8, r0
    3796:	990c      	ldr	r1, [sp, #48]	; 0x30
    3798:	ea81 0905 	eor.w	r9, r1, r5
    379c:	ea04 0909 	and.w	r9, r4, r9
    37a0:	ea85 0909 	eor.w	r9, r5, r9
    37a4:	44c8      	add	r8, r9
    37a6:	1c71      	adds	r1, r6, #1
    37a8:	f85b 0021 	ldr.w	r0, [fp, r1, lsl #2]
    37ac:	4480      	add	r8, r0
    37ae:	1e70      	subs	r0, r6, #1
    37b0:	9005      	str	r0, [sp, #20]
    37b2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    37b6:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    37ba:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    37be:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    37c2:	1fb0      	subs	r0, r6, #6
    37c4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    37c8:	4484      	add	ip, r0
    37ca:	f1a6 0e0e 	sub.w	lr, r6, #14
    37ce:	f853 902e 	ldr.w	r9, [r3, lr, lsl #2]
    37d2:	ea4f 40b9 	mov.w	r0, r9, ror #18
    37d6:	ea80 10f9 	eor.w	r0, r0, r9, ror #7
    37da:	ea80 00d9 	eor.w	r0, r0, r9, lsr #3
    37de:	4460      	add	r0, ip
    37e0:	f853 902a 	ldr.w	r9, [r3, sl, lsl #2]
    37e4:	4448      	add	r0, r9
    37e6:	9102      	str	r1, [sp, #8]
    37e8:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    37ec:	eb08 0900 	add.w	r9, r8, r0
    37f0:	ea4f 3872 	mov.w	r8, r2, ror #13
    37f4:	ea88 08b2 	eor.w	r8, r8, r2, ror #2
    37f8:	ea88 58b2 	eor.w	r8, r8, r2, ror #22
    37fc:	9908      	ldr	r1, [sp, #32]
    37fe:	ea01 0002 	and.w	r0, r1, r2
    3802:	ea41 0c02 	orr.w	ip, r1, r2
    3806:	9701      	str	r7, [sp, #4]
    3808:	ea07 0c0c 	and.w	ip, r7, ip
    380c:	ea40 0c0c 	orr.w	ip, r0, ip
    3810:	44c4      	add	ip, r8
    3812:	9800      	ldr	r0, [sp, #0]
    3814:	eb00 0809 	add.w	r8, r0, r9
    3818:	44e1      	add	r9, ip
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
    381a:	ea4f 20f8 	mov.w	r0, r8, ror #11
    381e:	ea80 10b8 	eor.w	r0, r0, r8, ror #6
    3822:	ea80 6078 	eor.w	r0, r0, r8, ror #25
    3826:	4405      	add	r5, r0
    3828:	990c      	ldr	r1, [sp, #48]	; 0x30
    382a:	ea81 0004 	eor.w	r0, r1, r4
    382e:	ea08 0000 	and.w	r0, r8, r0
    3832:	4048      	eors	r0, r1
    3834:	4405      	add	r5, r0
    3836:	1cb0      	adds	r0, r6, #2
    3838:	4601      	mov	r1, r0
    383a:	f85b 0020 	ldr.w	r0, [fp, r0, lsl #2]
    383e:	4405      	add	r5, r0
    3840:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
    3844:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    3848:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    384c:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    3850:	1f70      	subs	r0, r6, #5
    3852:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3856:	4484      	add	ip, r0
    3858:	f1a6 0a0d 	sub.w	sl, r6, #13
    385c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
    3860:	ea4f 40b0 	mov.w	r0, r0, ror #18
    3864:	f853 702a 	ldr.w	r7, [r3, sl, lsl #2]
    3868:	ea80 10f7 	eor.w	r0, r0, r7, ror #7
    386c:	ea80 00d7 	eor.w	r0, r0, r7, lsr #3
    3870:	4460      	add	r0, ip
    3872:	f853 c02e 	ldr.w	ip, [r3, lr, lsl #2]
    3876:	4460      	add	r0, ip
    3878:	9103      	str	r1, [sp, #12]
    387a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    387e:	4405      	add	r5, r0
    3880:	ea4f 3c79 	mov.w	ip, r9, ror #13
    3884:	ea8c 0cb9 	eor.w	ip, ip, r9, ror #2
    3888:	ea8c 5cb9 	eor.w	ip, ip, r9, ror #22
    388c:	ea02 0009 	and.w	r0, r2, r9
    3890:	ea42 0e09 	orr.w	lr, r2, r9
    3894:	9908      	ldr	r1, [sp, #32]
    3896:	ea01 0e0e 	and.w	lr, r1, lr
    389a:	ea40 000e 	orr.w	r0, r0, lr
    389e:	4484      	add	ip, r0
    38a0:	9f01      	ldr	r7, [sp, #4]
    38a2:	eb07 0e05 	add.w	lr, r7, r5
    38a6:	eb05 070c 	add.w	r7, r5, ip
    38aa:	9700      	str	r7, [sp, #0]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
    38ac:	ea4f 20fe 	mov.w	r0, lr, ror #11
    38b0:	ea80 10be 	eor.w	r0, r0, lr, ror #6
    38b4:	ea80 607e 	eor.w	r0, r0, lr, ror #25
    38b8:	990c      	ldr	r1, [sp, #48]	; 0x30
    38ba:	180d      	adds	r5, r1, r0
    38bc:	ea84 0108 	eor.w	r1, r4, r8
    38c0:	ea0e 0101 	and.w	r1, lr, r1
    38c4:	4061      	eors	r1, r4
    38c6:	1868      	adds	r0, r5, r1
    38c8:	1cf7      	adds	r7, r6, #3
    38ca:	f85b 1027 	ldr.w	r1, [fp, r7, lsl #2]
    38ce:	4401      	add	r1, r0
    38d0:	9d02      	ldr	r5, [sp, #8]
    38d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
    38d6:	ea4f 45f0 	mov.w	r5, r0, ror #19
    38da:	ea85 4570 	eor.w	r5, r5, r0, ror #17
    38de:	ea85 2590 	eor.w	r5, r5, r0, lsr #10
    38e2:	1f30      	subs	r0, r6, #4
    38e4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    38e8:	4405      	add	r5, r0
    38ea:	9501      	str	r5, [sp, #4]
    38ec:	f1a6 0c0c 	sub.w	ip, r6, #12
    38f0:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    38f4:	ea4f 40b0 	mov.w	r0, r0, ror #18
    38f8:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
    38fc:	ea80 10f5 	eor.w	r0, r0, r5, ror #7
    3900:	ea80 00d5 	eor.w	r0, r0, r5, lsr #3
    3904:	9d01      	ldr	r5, [sp, #4]
    3906:	4428      	add	r0, r5
    3908:	f853 502a 	ldr.w	r5, [r3, sl, lsl #2]
    390c:	4428      	add	r0, r5
    390e:	9706      	str	r7, [sp, #24]
    3910:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
    3914:	4401      	add	r1, r0
    3916:	9800      	ldr	r0, [sp, #0]
    3918:	ea4f 3570 	mov.w	r5, r0, ror #13
    391c:	4607      	mov	r7, r0
    391e:	ea85 05b0 	eor.w	r5, r5, r0, ror #2
    3922:	ea85 55b0 	eor.w	r5, r5, r0, ror #22
    3926:	ea09 0000 	and.w	r0, r9, r0
    392a:	ea49 0a07 	orr.w	sl, r9, r7
    392e:	ea02 0a0a 	and.w	sl, r2, sl
    3932:	ea40 000a 	orr.w	r0, r0, sl
    3936:	4405      	add	r5, r0
    3938:	9808      	ldr	r0, [sp, #32]
    393a:	eb00 0a01 	add.w	sl, r0, r1
    393e:	4429      	add	r1, r5
    3940:	9101      	str	r1, [sp, #4]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
    3942:	ea4f 25fa 	mov.w	r5, sl, ror #11
    3946:	ea85 15ba 	eor.w	r5, r5, sl, ror #6
    394a:	ea85 657a 	eor.w	r5, r5, sl, ror #25
    394e:	442c      	add	r4, r5
    3950:	ea88 050e 	eor.w	r5, r8, lr
    3954:	ea0a 0505 	and.w	r5, sl, r5
    3958:	ea88 0505 	eor.w	r5, r8, r5
    395c:	4425      	add	r5, r4
    395e:	1d34      	adds	r4, r6, #4
    3960:	9402      	str	r4, [sp, #8]
    3962:	f85b 0024 	ldr.w	r0, [fp, r4, lsl #2]
    3966:	4405      	add	r5, r0
    3968:	9903      	ldr	r1, [sp, #12]
    396a:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
    396e:	ea4f 40f4 	mov.w	r0, r4, ror #19
    3972:	ea80 4074 	eor.w	r0, r0, r4, ror #17
    3976:	ea80 2094 	eor.w	r0, r0, r4, lsr #10
    397a:	1ef4      	subs	r4, r6, #3
    397c:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
    3980:	4420      	add	r0, r4
    3982:	f1a6 070b 	sub.w	r7, r6, #11
    3986:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
    398a:	ea4f 44b1 	mov.w	r4, r1, ror #18
    398e:	ea84 14f1 	eor.w	r4, r4, r1, ror #7
    3992:	ea84 04d1 	eor.w	r4, r4, r1, lsr #3
    3996:	4404      	add	r4, r0
    3998:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    399c:	4420      	add	r0, r4
    399e:	9902      	ldr	r1, [sp, #8]
    39a0:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    39a4:	4405      	add	r5, r0
    39a6:	9901      	ldr	r1, [sp, #4]
    39a8:	ea4f 3c71 	mov.w	ip, r1, ror #13
    39ac:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    39b0:	ea8c 5cb1 	eor.w	ip, ip, r1, ror #22
    39b4:	9800      	ldr	r0, [sp, #0]
    39b6:	4604      	mov	r4, r0
    39b8:	400c      	ands	r4, r1
    39ba:	4601      	mov	r1, r0
    39bc:	9801      	ldr	r0, [sp, #4]
    39be:	4308      	orrs	r0, r1
    39c0:	ea09 0000 	and.w	r0, r9, r0
    39c4:	4320      	orrs	r0, r4
    39c6:	4460      	add	r0, ip
    39c8:	442a      	add	r2, r5
    39ca:	920f      	str	r2, [sp, #60]	; 0x3c
    39cc:	4428      	add	r0, r5
    39ce:	900b      	str	r0, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
    39d0:	ea4f 2cf2 	mov.w	ip, r2, ror #11
    39d4:	ea8c 1cb2 	eor.w	ip, ip, r2, ror #6
    39d8:	ea8c 6c72 	eor.w	ip, ip, r2, ror #25
    39dc:	44c4      	add	ip, r8
    39de:	ea8e 080a 	eor.w	r8, lr, sl
    39e2:	9203      	str	r2, [sp, #12]
    39e4:	ea02 0808 	and.w	r8, r2, r8
    39e8:	ea8e 0808 	eor.w	r8, lr, r8
    39ec:	44c4      	add	ip, r8
    39ee:	1d74      	adds	r4, r6, #5
    39f0:	4621      	mov	r1, r4
    39f2:	f85b 4024 	ldr.w	r4, [fp, r4, lsl #2]
    39f6:	44a4      	add	ip, r4
    39f8:	9d06      	ldr	r5, [sp, #24]
    39fa:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    39fe:	ea4f 44f5 	mov.w	r4, r5, ror #19
    3a02:	ea84 4475 	eor.w	r4, r4, r5, ror #17
    3a06:	ea84 2495 	eor.w	r4, r4, r5, lsr #10
    3a0a:	9a04      	ldr	r2, [sp, #16]
    3a0c:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3a10:	442c      	add	r4, r5
    3a12:	f1a6 080a 	sub.w	r8, r6, #10
    3a16:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
    3a1a:	ea4f 45b2 	mov.w	r5, r2, ror #18
    3a1e:	ea85 15f2 	eor.w	r5, r5, r2, ror #7
    3a22:	ea85 05d2 	eor.w	r5, r5, r2, lsr #3
    3a26:	4425      	add	r5, r4
    3a28:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
    3a2c:	442c      	add	r4, r5
    3a2e:	9104      	str	r1, [sp, #16]
    3a30:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
    3a34:	4464      	add	r4, ip
    3a36:	ea4f 3770 	mov.w	r7, r0, ror #13
    3a3a:	ea87 07b0 	eor.w	r7, r7, r0, ror #2
    3a3e:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
    3a42:	9901      	ldr	r1, [sp, #4]
    3a44:	ea01 0500 	and.w	r5, r1, r0
    3a48:	ea41 0c00 	orr.w	ip, r1, r0
    3a4c:	9900      	ldr	r1, [sp, #0]
    3a4e:	ea01 0c0c 	and.w	ip, r1, ip
    3a52:	ea45 050c 	orr.w	r5, r5, ip
    3a56:	442f      	add	r7, r5
    3a58:	eb09 0c04 	add.w	ip, r9, r4
    3a5c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    3a60:	443c      	add	r4, r7
    3a62:	940a      	str	r4, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
    3a64:	ea4f 27fc 	mov.w	r7, ip, ror #11
    3a68:	ea87 17bc 	eor.w	r7, r7, ip, ror #6
    3a6c:	ea87 677c 	eor.w	r7, r7, ip, ror #25
    3a70:	4477      	add	r7, lr
    3a72:	9d03      	ldr	r5, [sp, #12]
    3a74:	ea8a 0e05 	eor.w	lr, sl, r5
    3a78:	ea0c 0e0e 	and.w	lr, ip, lr
    3a7c:	ea8a 0e0e 	eor.w	lr, sl, lr
    3a80:	4477      	add	r7, lr
    3a82:	f106 0906 	add.w	r9, r6, #6
    3a86:	f85b 5029 	ldr.w	r5, [fp, r9, lsl #2]
    3a8a:	442f      	add	r7, r5
    3a8c:	9d02      	ldr	r5, [sp, #8]
    3a8e:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    3a92:	ea4f 4ef5 	mov.w	lr, r5, ror #19
    3a96:	ea8e 4e75 	eor.w	lr, lr, r5, ror #17
    3a9a:	ea8e 2e95 	eor.w	lr, lr, r5, lsr #10
    3a9e:	9a05      	ldr	r2, [sp, #20]
    3aa0:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3aa4:	44ae      	add	lr, r5
    3aa6:	f1a6 0209 	sub.w	r2, r6, #9
    3aaa:	9202      	str	r2, [sp, #8]
    3aac:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3ab0:	4629      	mov	r1, r5
    3ab2:	ea4f 45b5 	mov.w	r5, r5, ror #18
    3ab6:	ea85 15f1 	eor.w	r5, r5, r1, ror #7
    3aba:	ea85 05d1 	eor.w	r5, r5, r1, lsr #3
    3abe:	4475      	add	r5, lr
    3ac0:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
    3ac4:	4475      	add	r5, lr
    3ac6:	f843 5029 	str.w	r5, [r3, r9, lsl #2]
    3aca:	442f      	add	r7, r5
    3acc:	ea4f 3574 	mov.w	r5, r4, ror #13
    3ad0:	ea85 05b4 	eor.w	r5, r5, r4, ror #2
    3ad4:	ea85 55b4 	eor.w	r5, r5, r4, ror #22
    3ad8:	ea00 0904 	and.w	r9, r0, r4
    3adc:	ea40 0e04 	orr.w	lr, r0, r4
    3ae0:	9a01      	ldr	r2, [sp, #4]
    3ae2:	ea02 0e0e 	and.w	lr, r2, lr
    3ae6:	ea49 090e 	orr.w	r9, r9, lr
    3aea:	44a9      	add	r9, r5
    3aec:	9900      	ldr	r1, [sp, #0]
    3aee:	19cd      	adds	r5, r1, r7
    3af0:	950d      	str	r5, [sp, #52]	; 0x34
    3af2:	444f      	add	r7, r9
    3af4:	9709      	str	r7, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    3af6:	ea4f 2ef5 	mov.w	lr, r5, ror #11
    3afa:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    3afe:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    3b02:	44d6      	add	lr, sl
    3b04:	9a03      	ldr	r2, [sp, #12]
    3b06:	ea82 0c0c 	eor.w	ip, r2, ip
    3b0a:	ea05 0c0c 	and.w	ip, r5, ip
    3b0e:	ea82 020c 	eor.w	r2, r2, ip
    3b12:	4472      	add	r2, lr
    3b14:	f106 0807 	add.w	r8, r6, #7
    3b18:	f85b 5028 	ldr.w	r5, [fp, r8, lsl #2]
    3b1c:	eb02 0e05 	add.w	lr, r2, r5
    3b20:	9904      	ldr	r1, [sp, #16]
    3b22:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
    3b26:	ea4f 42f5 	mov.w	r2, r5, ror #19
    3b2a:	ea82 4275 	eor.w	r2, r2, r5, ror #17
    3b2e:	ea82 2295 	eor.w	r2, r2, r5, lsr #10
    3b32:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
    3b36:	440a      	add	r2, r1
    3b38:	f1a6 0508 	sub.w	r5, r6, #8
    3b3c:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    3b40:	ea4f 45bc 	mov.w	r5, ip, ror #18
    3b44:	ea85 15fc 	eor.w	r5, r5, ip, ror #7
    3b48:	ea85 05dc 	eor.w	r5, r5, ip, lsr #3
    3b4c:	442a      	add	r2, r5
    3b4e:	9d02      	ldr	r5, [sp, #8]
    3b50:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    3b54:	442a      	add	r2, r5
    3b56:	f843 2028 	str.w	r2, [r3, r8, lsl #2]
    3b5a:	4472      	add	r2, lr
    3b5c:	ea4f 3377 	mov.w	r3, r7, ror #13
    3b60:	ea83 03b7 	eor.w	r3, r3, r7, ror #2
    3b64:	ea83 53b7 	eor.w	r3, r3, r7, ror #22
    3b68:	ea04 0507 	and.w	r5, r4, r7
    3b6c:	4327      	orrs	r7, r4
    3b6e:	4038      	ands	r0, r7
    3b70:	4328      	orrs	r0, r5
    3b72:	4418      	add	r0, r3
    3b74:	9901      	ldr	r1, [sp, #4]
    3b76:	4411      	add	r1, r2
    3b78:	910c      	str	r1, [sp, #48]	; 0x30
    3b7a:	4410      	add	r0, r2
    3b7c:	9008      	str	r0, [sp, #32]
    for( i = 16; i < 64; i += 8 )
    3b7e:	3608      	adds	r6, #8
    3b80:	e5af      	b.n	36e2 <mbedtls_internal_sha256_process+0x2de>
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    3b82:	2300      	movs	r3, #0
    3b84:	9807      	ldr	r0, [sp, #28]
    3b86:	e009      	b.n	3b9c <mbedtls_internal_sha256_process+0x798>
        ctx->state[i] += A[i];
    3b88:	aa08      	add	r2, sp, #32
    3b8a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    3b8e:	1c99      	adds	r1, r3, #2
    3b90:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    3b94:	4422      	add	r2, r4
    3b96:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    3b9a:	3301      	adds	r3, #1
    3b9c:	2b07      	cmp	r3, #7
    3b9e:	d9f3      	bls.n	3b88 <mbedtls_internal_sha256_process+0x784>

    return( 0 );
}
    3ba0:	2000      	movs	r0, #0
    3ba2:	b051      	add	sp, #324	; 0x144
    3ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3ba8:	000085d8 	.word	0x000085d8

00003bac <errata_6>:
    return false;
}

static bool errata_6(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3bac:	4b03      	ldr	r3, [pc, #12]	; (3bbc <errata_6+0x10>)
    3bae:	681b      	ldr	r3, [r3, #0]
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;

    switch(var1)
    3bb0:	2b09      	cmp	r3, #9
    3bb2:	d001      	beq.n	3bb8 <errata_6+0xc>
            }
        break;

    }

    return false;
    3bb4:	2000      	movs	r0, #0
    3bb6:	4770      	bx	lr
                    return true;
    3bb8:	2001      	movs	r0, #1
}
    3bba:	4770      	bx	lr
    3bbc:	00ff0130 	.word	0x00ff0130

00003bc0 <errata_14>:
    return false;
}

static bool errata_14(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3bc0:	4b06      	ldr	r3, [pc, #24]	; (3bdc <errata_14+0x1c>)
    3bc2:	681b      	ldr	r3, [r3, #0]
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    3bc4:	4a06      	ldr	r2, [pc, #24]	; (3be0 <errata_14+0x20>)
    3bc6:	6812      	ldr	r2, [r2, #0]

    switch(var1)
    3bc8:	2b09      	cmp	r3, #9
    3bca:	d001      	beq.n	3bd0 <errata_14+0x10>
            }
        break;

    }

    return false;
    3bcc:	2000      	movs	r0, #0
    3bce:	4770      	bx	lr
            switch(var2)
    3bd0:	2a01      	cmp	r2, #1
    3bd2:	d001      	beq.n	3bd8 <errata_14+0x18>
                    return false;
    3bd4:	2000      	movs	r0, #0
    3bd6:	4770      	bx	lr
                    return true;
    3bd8:	2001      	movs	r0, #1
}
    3bda:	4770      	bx	lr
    3bdc:	00ff0130 	.word	0x00ff0130
    3be0:	00ff0134 	.word	0x00ff0134

00003be4 <errata_15>:

static bool errata_15(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3be4:	4b06      	ldr	r3, [pc, #24]	; (3c00 <errata_15+0x1c>)
    3be6:	681b      	ldr	r3, [r3, #0]
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    3be8:	4a06      	ldr	r2, [pc, #24]	; (3c04 <errata_15+0x20>)
    3bea:	6812      	ldr	r2, [r2, #0]

    switch(var1)
    3bec:	2b09      	cmp	r3, #9
    3bee:	d001      	beq.n	3bf4 <errata_15+0x10>
            }
        break;

    }

    return false;
    3bf0:	2000      	movs	r0, #0
    3bf2:	4770      	bx	lr
            switch(var2)
    3bf4:	2a01      	cmp	r2, #1
    3bf6:	d001      	beq.n	3bfc <errata_15+0x18>
                    return true;
    3bf8:	2001      	movs	r0, #1
    3bfa:	4770      	bx	lr
                    return false;
    3bfc:	2000      	movs	r0, #0
}
    3bfe:	4770      	bx	lr
    3c00:	00ff0130 	.word	0x00ff0130
    3c04:	00ff0134 	.word	0x00ff0134

00003c08 <errata_20>:
    return false;
}

static bool errata_20(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3c08:	4b06      	ldr	r3, [pc, #24]	; (3c24 <errata_20+0x1c>)
    3c0a:	681b      	ldr	r3, [r3, #0]
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    3c0c:	4a06      	ldr	r2, [pc, #24]	; (3c28 <errata_20+0x20>)
    3c0e:	6812      	ldr	r2, [r2, #0]

    switch(var1)
    3c10:	2b09      	cmp	r3, #9
    3c12:	d001      	beq.n	3c18 <errata_20+0x10>
            }
        break;

    }

    return false;
    3c14:	2000      	movs	r0, #0
    3c16:	4770      	bx	lr
            switch(var2)
    3c18:	2a01      	cmp	r2, #1
    3c1a:	d001      	beq.n	3c20 <errata_20+0x18>
                    return false;
    3c1c:	2000      	movs	r0, #0
    3c1e:	4770      	bx	lr
                    return true;
    3c20:	2001      	movs	r0, #1
}
    3c22:	4770      	bx	lr
    3c24:	00ff0130 	.word	0x00ff0130
    3c28:	00ff0134 	.word	0x00ff0134

00003c2c <errata_31>:
    return false;
}

static bool errata_31(void)
{
    uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    3c2c:	4b03      	ldr	r3, [pc, #12]	; (3c3c <errata_31+0x10>)
    3c2e:	681b      	ldr	r3, [r3, #0]
    uint32_t var2 = *(uint32_t *)0x00FF0134ul;

    switch(var1)
    3c30:	2b09      	cmp	r3, #9
    3c32:	d001      	beq.n	3c38 <errata_31+0xc>
            }
        break;

    }

    return false;
    3c34:	2000      	movs	r0, #0
    3c36:	4770      	bx	lr
                    return true;
    3c38:	2001      	movs	r0, #1
}
    3c3a:	4770      	bx	lr
    3c3c:	00ff0130 	.word	0x00ff0130

00003c40 <uicr_HFXOCNT_erased>:

#if !defined(NRF_TRUSTZONE_NONSECURE)

    bool uicr_HFXOCNT_erased()
    {
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    3c40:	4b04      	ldr	r3, [pc, #16]	; (3c54 <uicr_HFXOCNT_erased+0x14>)
    3c42:	6a1b      	ldr	r3, [r3, #32]
    3c44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3c48:	d001      	beq.n	3c4e <uicr_HFXOCNT_erased+0xe>
            return true;
        }
        return false;
    3c4a:	2000      	movs	r0, #0
    3c4c:	4770      	bx	lr
            return true;
    3c4e:	2001      	movs	r0, #1
    }
    3c50:	4770      	bx	lr
    3c52:	bf00      	nop
    3c54:	00ff8000 	.word	0x00ff8000

00003c58 <uicr_HFXOSRC_erased>:
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    3c58:	4b04      	ldr	r3, [pc, #16]	; (3c6c <uicr_HFXOSRC_erased+0x14>)
    3c5a:	69db      	ldr	r3, [r3, #28]
    3c5c:	f013 0f01 	tst.w	r3, #1
    3c60:	d101      	bne.n	3c66 <uicr_HFXOSRC_erased+0xe>
            return true;
        }
        return false;
    3c62:	2000      	movs	r0, #0
    3c64:	4770      	bx	lr
            return true;
    3c66:	2001      	movs	r0, #1
    }
    3c68:	4770      	bx	lr
    3c6a:	bf00      	nop
    3c6c:	00ff8000 	.word	0x00ff8000

00003c70 <SystemCoreClockUpdate>:
    SystemCoreClock = __SYSTEM_CLOCK;
    3c70:	4b01      	ldr	r3, [pc, #4]	; (3c78 <SystemCoreClockUpdate+0x8>)
    3c72:	4a02      	ldr	r2, [pc, #8]	; (3c7c <SystemCoreClockUpdate+0xc>)
    3c74:	601a      	str	r2, [r3, #0]
}
    3c76:	4770      	bx	lr
    3c78:	20005b78 	.word	0x20005b78
    3c7c:	03d09000 	.word	0x03d09000

00003c80 <SystemInit>:
{
    3c80:	b508      	push	{r3, lr}
        if (errata_6()){
    3c82:	f7ff ff93 	bl	3bac <errata_6>
    3c86:	b130      	cbz	r0, 3c96 <SystemInit+0x16>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    3c88:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    3c8c:	2200      	movs	r2, #0
    3c8e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    3c92:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        if (errata_14()){
    3c96:	f7ff ff93 	bl	3bc0 <errata_14>
    3c9a:	b130      	cbz	r0, 3caa <SystemInit+0x2a>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    3c9c:	2301      	movs	r3, #1
    3c9e:	4a47      	ldr	r2, [pc, #284]	; (3dbc <SystemInit+0x13c>)
    3ca0:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    3ca2:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    3ca6:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
        if (errata_15()){
    3caa:	f7ff ff9b 	bl	3be4 <errata_15>
    3cae:	b118      	cbz	r0, 3cb8 <SystemInit+0x38>
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    3cb0:	4b43      	ldr	r3, [pc, #268]	; (3dc0 <SystemInit+0x140>)
    3cb2:	2201      	movs	r2, #1
    3cb4:	f8c3 2578 	str.w	r2, [r3, #1400]	; 0x578
        if (errata_20()){
    3cb8:	f7ff ffa6 	bl	3c08 <errata_20>
    3cbc:	b110      	cbz	r0, 3cc4 <SystemInit+0x44>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    3cbe:	4b41      	ldr	r3, [pc, #260]	; (3dc4 <SystemInit+0x144>)
    3cc0:	220e      	movs	r2, #14
    3cc2:	601a      	str	r2, [r3, #0]
        if (errata_31()){
    3cc4:	f7ff ffb2 	bl	3c2c <errata_31>
    3cc8:	b128      	cbz	r0, 3cd6 <SystemInit+0x56>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    3cca:	4b3f      	ldr	r3, [pc, #252]	; (3dc8 <SystemInit+0x148>)
    3ccc:	2200      	movs	r2, #0
    3cce:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    3cd0:	3304      	adds	r3, #4
    3cd2:	2201      	movs	r2, #1
    3cd4:	601a      	str	r2, [r3, #0]
{
    3cd6:	2200      	movs	r2, #0
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    3cd8:	2aff      	cmp	r2, #255	; 0xff
    3cda:	d815      	bhi.n	3d08 <SystemInit+0x88>
    3cdc:	f102 0360 	add.w	r3, r2, #96	; 0x60
    3ce0:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3ce4:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    3ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3cec:	d00c      	beq.n	3d08 <SystemInit+0x88>
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    3cee:	f102 0360 	add.w	r3, r2, #96	; 0x60
    3cf2:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3cf6:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    3cfa:	00db      	lsls	r3, r3, #3
    3cfc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    3d00:	685b      	ldr	r3, [r3, #4]
    3d02:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    3d04:	3201      	adds	r2, #1
    3d06:	e7e7      	b.n	3cd8 <SystemInit+0x58>
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    3d08:	f7ff ffa6 	bl	3c58 <uicr_HFXOSRC_erased>
    3d0c:	b9b0      	cbnz	r0, 3d3c <SystemInit+0xbc>
    3d0e:	f7ff ff97 	bl	3c40 <uicr_HFXOCNT_erased>
    3d12:	b998      	cbnz	r0, 3d3c <SystemInit+0xbc>
        SCB->NSACR |= (3UL << 10);
    3d14:	4b2d      	ldr	r3, [pc, #180]	; (3dcc <SystemInit+0x14c>)
    3d16:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    3d1a:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    3d1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    3d22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3d26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    3d2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    3d2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3d32:	f3bf 8f6f 	isb	sy
    SystemCoreClockUpdate();
    3d36:	f7ff ff9b 	bl	3c70 <SystemCoreClockUpdate>
}
    3d3a:	bd08      	pop	{r3, pc}
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3d3c:	4b24      	ldr	r3, [pc, #144]	; (3dd0 <SystemInit+0x150>)
    3d3e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3d42:	2b01      	cmp	r3, #1
    3d44:	d1fa      	bne.n	3d3c <SystemInit+0xbc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    3d46:	4b22      	ldr	r3, [pc, #136]	; (3dd0 <SystemInit+0x150>)
    3d48:	2201      	movs	r2, #1
    3d4a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3d4e:	4b20      	ldr	r3, [pc, #128]	; (3dd0 <SystemInit+0x150>)
    3d50:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3d54:	2b01      	cmp	r3, #1
    3d56:	d1fa      	bne.n	3d4e <SystemInit+0xce>
          if (uicr_HFXOSRC_erased()){
    3d58:	f7ff ff7e 	bl	3c58 <uicr_HFXOSRC_erased>
    3d5c:	b148      	cbz	r0, 3d72 <SystemInit+0xf2>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    3d5e:	4a1d      	ldr	r2, [pc, #116]	; (3dd4 <SystemInit+0x154>)
    3d60:	69d3      	ldr	r3, [r2, #28]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    3d62:	f023 0301 	bic.w	r3, r3, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    3d66:	61d3      	str	r3, [r2, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3d68:	4b19      	ldr	r3, [pc, #100]	; (3dd0 <SystemInit+0x150>)
    3d6a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3d6e:	2b01      	cmp	r3, #1
    3d70:	d1fa      	bne.n	3d68 <SystemInit+0xe8>
          if (uicr_HFXOCNT_erased()){
    3d72:	f7ff ff65 	bl	3c40 <uicr_HFXOCNT_erased>
    3d76:	b158      	cbz	r0, 3d90 <SystemInit+0x110>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    3d78:	4a16      	ldr	r2, [pc, #88]	; (3dd4 <SystemInit+0x154>)
    3d7a:	6a13      	ldr	r3, [r2, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    3d7c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    3d80:	f043 0320 	orr.w	r3, r3, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    3d84:	6213      	str	r3, [r2, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3d86:	4b12      	ldr	r3, [pc, #72]	; (3dd0 <SystemInit+0x150>)
    3d88:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3d8c:	2b01      	cmp	r3, #1
    3d8e:	d1fa      	bne.n	3d86 <SystemInit+0x106>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    3d90:	4b0f      	ldr	r3, [pc, #60]	; (3dd0 <SystemInit+0x150>)
    3d92:	2200      	movs	r2, #0
    3d94:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3d98:	4b0d      	ldr	r3, [pc, #52]	; (3dd0 <SystemInit+0x150>)
    3d9a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3d9e:	2b01      	cmp	r3, #1
    3da0:	d1fa      	bne.n	3d98 <SystemInit+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
    3da2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3da6:	4909      	ldr	r1, [pc, #36]	; (3dcc <SystemInit+0x14c>)
    3da8:	68ca      	ldr	r2, [r1, #12]
    3daa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3dae:	4b0a      	ldr	r3, [pc, #40]	; (3dd8 <SystemInit+0x158>)
    3db0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3db2:	60cb      	str	r3, [r1, #12]
    3db4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3db8:	bf00      	nop
    3dba:	e7fd      	b.n	3db8 <SystemInit+0x138>
    3dbc:	50004a38 	.word	0x50004a38
    3dc0:	50004000 	.word	0x50004000
    3dc4:	5003aee4 	.word	0x5003aee4
    3dc8:	5000470c 	.word	0x5000470c
    3dcc:	e000ed00 	.word	0xe000ed00
    3dd0:	50039000 	.word	0x50039000
    3dd4:	00ff8000 	.word	0x00ff8000
    3dd8:	05fa0004 	.word	0x05fa0004

00003ddc <nvmc_readonly_mode_set>:
#endif

NRF_STATIC_INLINE void nrf_nvmc_mode_set(NRF_NVMC_Type * p_reg,
                                         nrf_nvmc_mode_t mode)
{
    p_reg->CONFIG = (uint32_t)mode;
    3ddc:	4b02      	ldr	r3, [pc, #8]	; (3de8 <nvmc_readonly_mode_set+0xc>)
    3dde:	2200      	movs	r2, #0
    3de0:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_READONLY);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_READONLY);
#endif
}
    3de4:	4770      	bx	lr
    3de6:	bf00      	nop
    3de8:	50039000 	.word	0x50039000

00003dec <nvmc_write_mode_set>:
    3dec:	4b02      	ldr	r3, [pc, #8]	; (3df8 <nvmc_write_mode_set+0xc>)
    3dee:	2201      	movs	r2, #1
    3df0:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_WRITE);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_WRITE);
#endif
}
    3df4:	4770      	bx	lr
    3df6:	bf00      	nop
    3df8:	50039000 	.word	0x50039000

00003dfc <nvmc_erase_mode_set>:
    3dfc:	4b02      	ldr	r3, [pc, #8]	; (3e08 <nvmc_erase_mode_set+0xc>)
    3dfe:	2202      	movs	r2, #2
    3e00:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_ERASE);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_ERASE);
#endif
}
    3e04:	4770      	bx	lr
    3e06:	bf00      	nop
    3e08:	50039000 	.word	0x50039000

00003e0c <nvmc_word_write>:
    return (bool)(p_reg->READYNEXT & NVMC_READYNEXT_READYNEXT_Msk);
    3e0c:	4b04      	ldr	r3, [pc, #16]	; (3e20 <nvmc_word_write+0x14>)
    3e0e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408

static void nvmc_word_write(uint32_t addr, uint32_t value)
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    3e12:	f013 0f01 	tst.w	r3, #1
    3e16:	d0f9      	beq.n	3e0c <nvmc_word_write>
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
#endif

    *(volatile uint32_t *)addr = value;
    3e18:	6001      	str	r1, [r0, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    3e1a:	f3bf 8f5f 	dmb	sy
    __DMB();
}
    3e1e:	4770      	bx	lr
    3e20:	50039000 	.word	0x50039000

00003e24 <nrfx_nvmc_page_erase>:
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
    3e24:	b510      	push	{r4, lr}
    3e26:	4604      	mov	r4, r0
    NRFX_ASSERT(addr < flash_total_size_get());

    if (!is_page_aligned_check(addr))
    3e28:	f003 fc6e 	bl	7708 <is_page_aligned_check>
    3e2c:	b908      	cbnz	r0, 3e32 <nrfx_nvmc_page_erase+0xe>
    {
        return NRFX_ERROR_INVALID_ADDR;
    3e2e:	4808      	ldr	r0, [pc, #32]	; (3e50 <nrfx_nvmc_page_erase+0x2c>)
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
}
    3e30:	bd10      	pop	{r4, pc}
    nvmc_erase_mode_set();
    3e32:	f7ff ffe3 	bl	3dfc <nvmc_erase_mode_set>
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
    3e36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3e3a:	6023      	str	r3, [r4, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    3e3c:	4b05      	ldr	r3, [pc, #20]	; (3e54 <nrfx_nvmc_page_erase+0x30>)
    3e3e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    3e42:	f013 0f01 	tst.w	r3, #1
    3e46:	d0f9      	beq.n	3e3c <nrfx_nvmc_page_erase+0x18>
    nvmc_readonly_mode_set();
    3e48:	f7ff ffc8 	bl	3ddc <nvmc_readonly_mode_set>
    return NRFX_SUCCESS;
    3e4c:	4802      	ldr	r0, [pc, #8]	; (3e58 <nrfx_nvmc_page_erase+0x34>)
    3e4e:	e7ef      	b.n	3e30 <nrfx_nvmc_page_erase+0xc>
    3e50:	0bad000a 	.word	0x0bad000a
    3e54:	50039000 	.word	0x50039000
    3e58:	0bad0000 	.word	0x0bad0000

00003e5c <z_sys_device_do_config_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_device_do_config_level(s32_t level)
{
    3e5c:	b538      	push	{r3, r4, r5, lr}
    3e5e:	4605      	mov	r5, r0
		__device_APPLICATION_start,
		/* End marker */
		__device_init_end,
	};

	for (info = config_levels[level]; info < config_levels[level+1];
    3e60:	4b0a      	ldr	r3, [pc, #40]	; (3e8c <z_sys_device_do_config_level+0x30>)
    3e62:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3e66:	e000      	b.n	3e6a <z_sys_device_do_config_level+0xe>
								info++) {
    3e68:	340c      	adds	r4, #12
	for (info = config_levels[level]; info < config_levels[level+1];
    3e6a:	1c6b      	adds	r3, r5, #1
    3e6c:	4a07      	ldr	r2, [pc, #28]	; (3e8c <z_sys_device_do_config_level+0x30>)
    3e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3e72:	42a3      	cmp	r3, r4
    3e74:	d908      	bls.n	3e88 <z_sys_device_do_config_level+0x2c>
		int retval;
		struct device_config *device_conf = info->config;
    3e76:	6823      	ldr	r3, [r4, #0]

		retval = device_conf->init(info);
    3e78:	685b      	ldr	r3, [r3, #4]
    3e7a:	4620      	mov	r0, r4
    3e7c:	4798      	blx	r3
		if (retval != 0) {
    3e7e:	2800      	cmp	r0, #0
    3e80:	d0f2      	beq.n	3e68 <z_sys_device_do_config_level+0xc>
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    3e82:	2300      	movs	r3, #0
    3e84:	6063      	str	r3, [r4, #4]
    3e86:	e7ef      	b.n	3e68 <z_sys_device_do_config_level+0xc>
		} else {
			z_object_init(info);
		}
	}
}
    3e88:	bd38      	pop	{r3, r4, r5, pc}
    3e8a:	bf00      	nop
    3e8c:	000086d8 	.word	0x000086d8

00003e90 <z_impl_device_get_binding>:

struct device *z_impl_device_get_binding(const char *name)
{
    3e90:	b538      	push	{r3, r4, r5, lr}
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    3e92:	4c11      	ldr	r4, [pc, #68]	; (3ed8 <z_impl_device_get_binding+0x48>)
    3e94:	e000      	b.n	3e98 <z_impl_device_get_binding+0x8>
    3e96:	340c      	adds	r4, #12
    3e98:	4b10      	ldr	r3, [pc, #64]	; (3edc <z_impl_device_get_binding+0x4c>)
    3e9a:	429c      	cmp	r4, r3
    3e9c:	d008      	beq.n	3eb0 <z_impl_device_get_binding+0x20>
		if ((info->driver_api != NULL) &&
    3e9e:	6863      	ldr	r3, [r4, #4]
    3ea0:	2b00      	cmp	r3, #0
    3ea2:	d0f8      	beq.n	3e96 <z_impl_device_get_binding+0x6>
		    (info->config->name == name)) {
    3ea4:	6823      	ldr	r3, [r4, #0]
    3ea6:	681b      	ldr	r3, [r3, #0]
		if ((info->driver_api != NULL) &&
    3ea8:	4283      	cmp	r3, r0
    3eaa:	d1f4      	bne.n	3e96 <z_impl_device_get_binding+0x6>
			return info;
		}
	}

	return NULL;
}
    3eac:	4620      	mov	r0, r4
    3eae:	bd38      	pop	{r3, r4, r5, pc}
    3eb0:	4605      	mov	r5, r0
	for (info = __device_init_start; info != __device_init_end; info++) {
    3eb2:	4c09      	ldr	r4, [pc, #36]	; (3ed8 <z_impl_device_get_binding+0x48>)
    3eb4:	e000      	b.n	3eb8 <z_impl_device_get_binding+0x28>
    3eb6:	340c      	adds	r4, #12
    3eb8:	4b08      	ldr	r3, [pc, #32]	; (3edc <z_impl_device_get_binding+0x4c>)
    3eba:	429c      	cmp	r4, r3
    3ebc:	d00a      	beq.n	3ed4 <z_impl_device_get_binding+0x44>
		if (info->driver_api == NULL) {
    3ebe:	6863      	ldr	r3, [r4, #4]
    3ec0:	2b00      	cmp	r3, #0
    3ec2:	d0f8      	beq.n	3eb6 <z_impl_device_get_binding+0x26>
		if (strcmp(name, info->config->name) == 0) {
    3ec4:	6823      	ldr	r3, [r4, #0]
    3ec6:	6819      	ldr	r1, [r3, #0]
    3ec8:	4628      	mov	r0, r5
    3eca:	f001 fc65 	bl	5798 <strcmp>
    3ece:	2800      	cmp	r0, #0
    3ed0:	d1f1      	bne.n	3eb6 <z_impl_device_get_binding+0x26>
    3ed2:	e7eb      	b.n	3eac <z_impl_device_get_binding+0x1c>
	return NULL;
    3ed4:	2400      	movs	r4, #0
    3ed6:	e7e9      	b.n	3eac <z_impl_device_get_binding+0x1c>
    3ed8:	20005b84 	.word	0x20005b84
    3edc:	20005c20 	.word	0x20005c20

00003ee0 <z_bss_zero>:
 * This routine clears the BSS region, so all bytes are 0.
 *
 * @return N/A
 */
void z_bss_zero(void)
{
    3ee0:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3ee2:	4803      	ldr	r0, [pc, #12]	; (3ef0 <z_bss_zero+0x10>)
    3ee4:	4a03      	ldr	r2, [pc, #12]	; (3ef4 <z_bss_zero+0x14>)
    3ee6:	1a12      	subs	r2, r2, r0
    3ee8:	2100      	movs	r1, #0
    3eea:	f001 fc9b 	bl	5824 <memset>
#endif	/* CONFIG_CODE_DATA_RELOCATION */
#ifdef CONFIG_COVERAGE_GCOV
	(void)memset(&__gcov_bss_start, 0,
		 ((u32_t) &__gcov_bss_end - (u32_t) &__gcov_bss_start));
#endif
}
    3eee:	bd08      	pop	{r3, pc}
    3ef0:	20000000 	.word	0x20000000
    3ef4:	20002b34 	.word	0x20002b34

00003ef8 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    3ef8:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    3efa:	4806      	ldr	r0, [pc, #24]	; (3f14 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    3efc:	4a06      	ldr	r2, [pc, #24]	; (3f18 <z_data_copy+0x20>)
    3efe:	1a12      	subs	r2, r2, r0
    3f00:	4906      	ldr	r1, [pc, #24]	; (3f1c <z_data_copy+0x24>)
    3f02:	f001 fc6b 	bl	57dc <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    3f06:	4a06      	ldr	r2, [pc, #24]	; (3f20 <z_data_copy+0x28>)
    3f08:	4906      	ldr	r1, [pc, #24]	; (3f24 <z_data_copy+0x2c>)
    3f0a:	4807      	ldr	r0, [pc, #28]	; (3f28 <z_data_copy+0x30>)
    3f0c:	f001 fc66 	bl	57dc <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    3f10:	bd08      	pop	{r3, pc}
    3f12:	bf00      	nop
    3f14:	20005b38 	.word	0x20005b38
    3f18:	20005c44 	.word	0x20005c44
    3f1c:	0000873c 	.word	0x0000873c
    3f20:	00000000 	.word	0x00000000
    3f24:	0000873c 	.word	0x0000873c
    3f28:	20000000 	.word	0x20000000

00003f2c <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    3f2c:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3f2e:	2002      	movs	r0, #2
    3f30:	f7ff ff94 	bl	3e5c <z_sys_device_do_config_level>
	if (boot_delay > 0 && IS_ENABLED(CONFIG_MULTITHREADING)) {
		printk("***** delaying boot " STRINGIFY(CONFIG_BOOT_DELAY)
		       "ms (per build configuration) *****\n");
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}
	PRINT_BOOT_BANNER();
    3f34:	4806      	ldr	r0, [pc, #24]	; (3f50 <bg_thread_main+0x24>)
    3f36:	f001 f93b 	bl	51b0 <printk>

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    3f3a:	2003      	movs	r0, #3
    3f3c:	f7ff ff8e 	bl	3e5c <z_sys_device_do_config_level>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    3f40:	f7fc fa7e 	bl	440 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3f44:	4a03      	ldr	r2, [pc, #12]	; (3f54 <bg_thread_main+0x28>)
    3f46:	7b13      	ldrb	r3, [r2, #12]
    3f48:	f023 0301 	bic.w	r3, r3, #1
    3f4c:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3f4e:	bd08      	pop	{r3, pc}
    3f50:	000086f0 	.word	0x000086f0
    3f54:	20002a94 	.word	0x20002a94

00003f58 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    3f58:	b508      	push	{r3, lr}
#endif	/* CONFIG_STACK_CANARIES */

	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	LOG_CORE_INIT();
    3f5a:	f7fd fc3d 	bl	17d8 <log_core_init>
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    3f5e:	4b16      	ldr	r3, [pc, #88]	; (3fb8 <z_cstart+0x60>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3f60:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3f64:	4c15      	ldr	r4, [pc, #84]	; (3fbc <z_cstart+0x64>)
    3f66:	23e0      	movs	r3, #224	; 0xe0
    3f68:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3f6c:	2500      	movs	r5, #0
    3f6e:	77e5      	strb	r5, [r4, #31]
    3f70:	7625      	strb	r5, [r4, #24]
    3f72:	7665      	strb	r5, [r4, #25]
    3f74:	76a5      	strb	r5, [r4, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3f76:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3f78:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3f7c:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3f7e:	f7fe f9d3 	bl	2328 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3f82:	f7fe f8a1 	bl	20c8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3f86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3f8a:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3f8c:	62e3      	str	r3, [r4, #44]	; 0x2c
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3f8e:	4628      	mov	r0, r5
    3f90:	f7ff ff64 	bl	3e5c <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3f94:	2001      	movs	r0, #1
    3f96:	f7ff ff61 	bl	3e5c <z_sys_device_do_config_level>

#ifdef CONFIG_MULTITHREADING
	prepare_multithreading(&dummy_thread);
	switch_to_main_thread();
#else
	bg_thread_main(NULL, NULL, NULL);
    3f9a:	462a      	mov	r2, r5
    3f9c:	4629      	mov	r1, r5
    3f9e:	4628      	mov	r0, r5
    3fa0:	f7ff ffc4 	bl	3f2c <bg_thread_main>
    3fa4:	f04f 0220 	mov.w	r2, #32
    3fa8:	f3ef 8311 	mrs	r3, BASEPRI
    3fac:	f382 8811 	msr	BASEPRI, r2
    3fb0:	f3bf 8f6f 	isb	sy
	/* LCOV_EXCL_START
	 * We've already dumped coverage data at this point.
	 */
	irq_lock();
	while (true) {
	}
    3fb4:	e7fe      	b.n	3fb4 <z_cstart+0x5c>
    3fb6:	bf00      	nop
    3fb8:	20005b38 	.word	0x20005b38
    3fbc:	e000ed00 	.word	0xe000ed00

00003fc0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    3fc0:	b510      	push	{r4, lr}
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3fc2:	4c05      	ldr	r4, [pc, #20]	; (3fd8 <init_mem_slab_module+0x18>)
    3fc4:	4b05      	ldr	r3, [pc, #20]	; (3fdc <init_mem_slab_module+0x1c>)
    3fc6:	429c      	cmp	r4, r3
    3fc8:	d204      	bcs.n	3fd4 <init_mem_slab_module+0x14>
		create_free_list(slab);
    3fca:	4620      	mov	r0, r4
    3fcc:	f003 fc37 	bl	783e <create_free_list>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3fd0:	341c      	adds	r4, #28
    3fd2:	e7f7      	b.n	3fc4 <init_mem_slab_module+0x4>
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}
	return 0;
}
    3fd4:	2000      	movs	r0, #0
    3fd6:	bd10      	pop	{r4, pc}
    3fd8:	20005c20 	.word	0x20005c20
    3fdc:	20005c20 	.word	0x20005c20

00003fe0 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    3fe0:	4b0a      	ldr	r3, [pc, #40]	; (400c <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0xc>)
    3fe2:	4283      	cmp	r3, r0
    3fe4:	d008      	beq.n	3ff8 <z_priq_dumb_remove+0x18>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    3fe6:	684a      	ldr	r2, [r1, #4]
    3fe8:	680b      	ldr	r3, [r1, #0]
    3fea:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    3fec:	684a      	ldr	r2, [r1, #4]
    3fee:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3ff0:	2300      	movs	r3, #0
    3ff2:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    3ff4:	604b      	str	r3, [r1, #4]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    3ff6:	4770      	bx	lr
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    3ff8:	3b20      	subs	r3, #32
    3ffa:	689b      	ldr	r3, [r3, #8]
    3ffc:	428b      	cmp	r3, r1
    3ffe:	d1f2      	bne.n	3fe6 <z_priq_dumb_remove+0x6>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
}

static inline bool z_is_thread_prevented_from_running(struct k_thread *thread)
{
	u8_t state = thread->base.thread_state;
    4000:	7b4b      	ldrb	r3, [r1, #13]
    4002:	f013 0f1f 	tst.w	r3, #31
    4006:	d0ee      	beq.n	3fe6 <z_priq_dumb_remove+0x6>
    4008:	e7f5      	b.n	3ff6 <z_priq_dumb_remove+0x16>
    400a:	bf00      	nop
    400c:	20002b20 	.word	0x20002b20

00004010 <update_cache>:
{
    4010:	b510      	push	{r4, lr}
    4012:	4604      	mov	r4, r0
	struct k_thread *th = _priq_run_best(&_kernel.ready_q.runq);
    4014:	480c      	ldr	r0, [pc, #48]	; (4048 <update_cache+0x38>)
    4016:	f003 fc6c 	bl	78f2 <z_priq_dumb_best>
	return th ? th : _current_cpu->idle_thread;
    401a:	4603      	mov	r3, r0
    401c:	b170      	cbz	r0, 403c <update_cache+0x2c>
	if (preempt_ok != 0) {
    401e:	b984      	cbnz	r4, 4042 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    4020:	4a0a      	ldr	r2, [pc, #40]	; (404c <update_cache+0x3c>)
    4022:	6892      	ldr	r2, [r2, #8]
    4024:	7b51      	ldrb	r1, [r2, #13]
    4026:	f011 0f1f 	tst.w	r1, #31
    402a:	d10a      	bne.n	4042 <update_cache+0x32>
	return node->next != NULL;
    402c:	6999      	ldr	r1, [r3, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    402e:	b941      	cbnz	r1, 4042 <update_cache+0x32>
	if (!IS_ENABLED(CONFIG_PREEMPT_ENABLED) &&
    4030:	4907      	ldr	r1, [pc, #28]	; (4050 <update_cache+0x40>)
    4032:	428a      	cmp	r2, r1
    4034:	d005      	beq.n	4042 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    4036:	4b05      	ldr	r3, [pc, #20]	; (404c <update_cache+0x3c>)
    4038:	61da      	str	r2, [r3, #28]
    403a:	e004      	b.n	4046 <update_cache+0x36>
	return th ? th : _current_cpu->idle_thread;
    403c:	4b03      	ldr	r3, [pc, #12]	; (404c <update_cache+0x3c>)
    403e:	68db      	ldr	r3, [r3, #12]
    4040:	e7ed      	b.n	401e <update_cache+0xe>
		_kernel.ready_q.cache = th;
    4042:	4a02      	ldr	r2, [pc, #8]	; (404c <update_cache+0x3c>)
    4044:	61d3      	str	r3, [r2, #28]
}
    4046:	bd10      	pop	{r4, pc}
    4048:	20002b20 	.word	0x20002b20
    404c:	20002b00 	.word	0x20002b00
    4050:	20002a28 	.word	0x20002a28

00004054 <z_add_thread_to_ready_q>:
{
    4054:	b570      	push	{r4, r5, r6, lr}
    4056:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    4058:	2300      	movs	r3, #0
    405a:	f04f 0220 	mov.w	r2, #32
    405e:	f3ef 8611 	mrs	r6, BASEPRI
    4062:	f382 8811 	msr	BASEPRI, r2
    4066:	f3bf 8f6f 	isb	sy
#endif

#ifdef SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    406a:	e01c      	b.n	40a6 <z_add_thread_to_ready_q+0x52>
	node->prev = successor->prev;
    406c:	6863      	ldr	r3, [r4, #4]
    406e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4070:	602c      	str	r4, [r5, #0]
	successor->prev->next = node;
    4072:	6863      	ldr	r3, [r4, #4]
    4074:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4076:	6065      	str	r5, [r4, #4]
    4078:	e009      	b.n	408e <z_add_thread_to_ready_q+0x3a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    407a:	2400      	movs	r4, #0
    407c:	e019      	b.n	40b2 <z_add_thread_to_ready_q+0x5e>
	node->next = list;
    407e:	4b16      	ldr	r3, [pc, #88]	; (40d8 <z_add_thread_to_ready_q+0x84>)
    4080:	f103 0220 	add.w	r2, r3, #32
    4084:	602a      	str	r2, [r5, #0]
	node->prev = list->tail;
    4086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    4088:	606a      	str	r2, [r5, #4]
	list->tail->next = node;
    408a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    408c:	625d      	str	r5, [r3, #36]	; 0x24
	thread->base.thread_state &= ~_THREAD_PENDING;
}

static inline void z_set_thread_states(struct k_thread *thread, u32_t states)
{
	thread->base.thread_state |= states;
    408e:	7b6b      	ldrb	r3, [r5, #13]
    4090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4094:	736b      	strb	r3, [r5, #13]
		update_cache(0);
    4096:	2000      	movs	r0, #0
    4098:	f7ff ffba 	bl	4010 <update_cache>
	__asm__ volatile(
    409c:	f386 8811 	msr	BASEPRI, r6
    40a0:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    40a4:	2301      	movs	r3, #1
    40a6:	b9b3      	cbnz	r3, 40d6 <z_add_thread_to_ready_q+0x82>
	return list->head == list;
    40a8:	4b0b      	ldr	r3, [pc, #44]	; (40d8 <z_add_thread_to_ready_q+0x84>)
    40aa:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    40ae:	429c      	cmp	r4, r3
    40b0:	d0e3      	beq.n	407a <z_add_thread_to_ready_q+0x26>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    40b2:	2c00      	cmp	r4, #0
    40b4:	d0e3      	beq.n	407e <z_add_thread_to_ready_q+0x2a>
		if (z_is_t1_higher_prio_than_t2(thread, t)) {
    40b6:	4621      	mov	r1, r4
    40b8:	4628      	mov	r0, r5
    40ba:	f003 fbd0 	bl	785e <z_is_t1_higher_prio_than_t2>
    40be:	2800      	cmp	r0, #0
    40c0:	d1d4      	bne.n	406c <z_add_thread_to_ready_q+0x18>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    40c2:	2c00      	cmp	r4, #0
    40c4:	d0db      	beq.n	407e <z_add_thread_to_ready_q+0x2a>
	return (node == list->tail) ? NULL : node->next;
    40c6:	4b04      	ldr	r3, [pc, #16]	; (40d8 <z_add_thread_to_ready_q+0x84>)
    40c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    40ca:	429c      	cmp	r4, r3
    40cc:	d0d7      	beq.n	407e <z_add_thread_to_ready_q+0x2a>
    40ce:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    40d0:	2c00      	cmp	r4, #0
    40d2:	d1ee      	bne.n	40b2 <z_add_thread_to_ready_q+0x5e>
    40d4:	e7d3      	b.n	407e <z_add_thread_to_ready_q+0x2a>
}
    40d6:	bd70      	pop	{r4, r5, r6, pc}
    40d8:	20002b00 	.word	0x20002b00

000040dc <z_remove_thread_from_ready_q>:
{
    40dc:	b538      	push	{r3, r4, r5, lr}
    40de:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    40e0:	2300      	movs	r3, #0
	__asm__ volatile(
    40e2:	f04f 0220 	mov.w	r2, #32
    40e6:	f3ef 8511 	mrs	r5, BASEPRI
    40ea:	f382 8811 	msr	BASEPRI, r2
    40ee:	f3bf 8f6f 	isb	sy
    40f2:	e014      	b.n	411e <z_remove_thread_from_ready_q+0x42>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    40f4:	4621      	mov	r1, r4
    40f6:	480d      	ldr	r0, [pc, #52]	; (412c <z_remove_thread_from_ready_q+0x50>)
    40f8:	f7ff ff72 	bl	3fe0 <z_priq_dumb_remove>
}

static inline void z_reset_thread_states(struct k_thread *thread,
					u32_t states)
{
	thread->base.thread_state &= ~states;
    40fc:	7b63      	ldrb	r3, [r4, #13]
    40fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    4102:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    4104:	4b0a      	ldr	r3, [pc, #40]	; (4130 <z_remove_thread_from_ready_q+0x54>)
    4106:	6898      	ldr	r0, [r3, #8]
    4108:	42a0      	cmp	r0, r4
    410a:	bf14      	ite	ne
    410c:	2000      	movne	r0, #0
    410e:	2001      	moveq	r0, #1
    4110:	f7ff ff7e 	bl	4010 <update_cache>
	__asm__ volatile(
    4114:	f385 8811 	msr	BASEPRI, r5
    4118:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    411c:	2301      	movs	r3, #1
    411e:	b923      	cbnz	r3, 412a <z_remove_thread_from_ready_q+0x4e>
	return (thread->base.thread_state & state) != 0U;
    4120:	7b63      	ldrb	r3, [r4, #13]
		if (z_is_thread_queued(thread)) {
    4122:	f013 0f40 	tst.w	r3, #64	; 0x40
    4126:	d0ed      	beq.n	4104 <z_remove_thread_from_ready_q+0x28>
    4128:	e7e4      	b.n	40f4 <z_remove_thread_from_ready_q+0x18>
}
    412a:	bd38      	pop	{r3, r4, r5, pc}
    412c:	20002b20 	.word	0x20002b20
    4130:	20002b00 	.word	0x20002b00

00004134 <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    4134:	4b01      	ldr	r3, [pc, #4]	; (413c <z_impl_k_current_get+0x8>)
    4136:	6898      	ldr	r0, [r3, #8]
    4138:	4770      	bx	lr
    413a:	bf00      	nop
    413c:	20002b00 	.word	0x20002b00

00004140 <z_impl_k_sem_give>:
		handle_poll_events(sem);
	}
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4140:	b510      	push	{r4, lr}
	__asm__ volatile(
    4142:	f04f 0320 	mov.w	r3, #32
    4146:	f3ef 8411 	mrs	r4, BASEPRI
    414a:	f383 8811 	msr	BASEPRI, r3
    414e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);

	sys_trace_void(SYS_TRACE_ID_SEMA_GIVE);
	do_sem_give(sem);
    4152:	f003 fc10 	bl	7976 <do_sem_give>
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
	z_reschedule(&lock, key);
    4156:	4621      	mov	r1, r4
    4158:	4801      	ldr	r0, [pc, #4]	; (4160 <z_impl_k_sem_give+0x20>)
    415a:	f003 fba9 	bl	78b0 <z_reschedule>
}
    415e:	bd10      	pop	{r4, pc}
    4160:	20002b28 	.word	0x20002b28

00004164 <first>:
	return list->head == list;
    4164:	4b03      	ldr	r3, [pc, #12]	; (4174 <first+0x10>)
    4166:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4168:	4298      	cmp	r0, r3
    416a:	d000      	beq.n	416e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    416c:	4770      	bx	lr
    416e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4170:	e7fc      	b.n	416c <first+0x8>
    4172:	bf00      	nop
    4174:	20005b7c 	.word	0x20005b7c

00004178 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4178:	b130      	cbz	r0, 4188 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    417a:	4a04      	ldr	r2, [pc, #16]	; (418c <next+0x14>)
    417c:	6852      	ldr	r2, [r2, #4]
    417e:	4290      	cmp	r0, r2
    4180:	d001      	beq.n	4186 <next+0xe>
    4182:	6800      	ldr	r0, [r0, #0]
    4184:	4770      	bx	lr
    4186:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    4188:	4770      	bx	lr
    418a:	bf00      	nop
    418c:	20005b7c 	.word	0x20005b7c

00004190 <elapsed>:

	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
    4190:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    4192:	4b04      	ldr	r3, [pc, #16]	; (41a4 <elapsed+0x14>)
    4194:	681b      	ldr	r3, [r3, #0]
    4196:	b10b      	cbz	r3, 419c <elapsed+0xc>
    4198:	2000      	movs	r0, #0
}
    419a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    419c:	f7fd feea 	bl	1f74 <z_clock_elapsed>
    41a0:	e7fb      	b.n	419a <elapsed+0xa>
    41a2:	bf00      	nop
    41a4:	20002b28 	.word	0x20002b28

000041a8 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    41a8:	e92d 4878 	stmdb	sp!, {r3, r4, r5, r6, fp, lr}
    41ac:	f04f 0320 	mov.w	r3, #32
    41b0:	f3ef 8511 	mrs	r5, BASEPRI
    41b4:	f383 8811 	msr	BASEPRI, r3
    41b8:	f3bf 8f6f 	isb	sy
	z_time_slice(ticks);
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    41bc:	4b24      	ldr	r3, [pc, #144]	; (4250 <z_clock_announce+0xa8>)
    41be:	6018      	str	r0, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    41c0:	f7ff ffd0 	bl	4164 <first>
    41c4:	4604      	mov	r4, r0
    41c6:	b328      	cbz	r0, 4214 <z_clock_announce+0x6c>
    41c8:	6882      	ldr	r2, [r0, #8]
    41ca:	4b21      	ldr	r3, [pc, #132]	; (4250 <z_clock_announce+0xa8>)
    41cc:	681b      	ldr	r3, [r3, #0]
    41ce:	429a      	cmp	r2, r3
    41d0:	dc20      	bgt.n	4214 <z_clock_announce+0x6c>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    41d2:	4e20      	ldr	r6, [pc, #128]	; (4254 <z_clock_announce+0xac>)
    41d4:	e9d6 0100 	ldrd	r0, r1, [r6]
    41d8:	eb10 0b02 	adds.w	fp, r0, r2
    41dc:	eb41 7ce2 	adc.w	ip, r1, r2, asr #31
    41e0:	e9c6 bc00 	strd	fp, ip, [r6]
		announce_remaining -= dt;
    41e4:	1a9b      	subs	r3, r3, r2
    41e6:	4a1a      	ldr	r2, [pc, #104]	; (4250 <z_clock_announce+0xa8>)
    41e8:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    41ea:	2300      	movs	r3, #0
    41ec:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    41ee:	4620      	mov	r0, r4
    41f0:	f003 fc0b 	bl	7a0a <remove_timeout>
	__asm__ volatile(
    41f4:	f385 8811 	msr	BASEPRI, r5
    41f8:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    41fc:	68e3      	ldr	r3, [r4, #12]
    41fe:	4620      	mov	r0, r4
    4200:	4798      	blx	r3
	__asm__ volatile(
    4202:	f04f 0320 	mov.w	r3, #32
    4206:	f3ef 8511 	mrs	r5, BASEPRI
    420a:	f383 8811 	msr	BASEPRI, r3
    420e:	f3bf 8f6f 	isb	sy
    4212:	e7d5      	b.n	41c0 <z_clock_announce+0x18>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4214:	b124      	cbz	r4, 4220 <z_clock_announce+0x78>
		first()->dticks -= announce_remaining;
    4216:	68a3      	ldr	r3, [r4, #8]
    4218:	4a0d      	ldr	r2, [pc, #52]	; (4250 <z_clock_announce+0xa8>)
    421a:	6812      	ldr	r2, [r2, #0]
    421c:	1a9b      	subs	r3, r3, r2
    421e:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
    4220:	480c      	ldr	r0, [pc, #48]	; (4254 <z_clock_announce+0xac>)
    4222:	490b      	ldr	r1, [pc, #44]	; (4250 <z_clock_announce+0xa8>)
    4224:	680c      	ldr	r4, [r1, #0]
    4226:	e9d0 2300 	ldrd	r2, r3, [r0]
    422a:	eb12 0b04 	adds.w	fp, r2, r4
    422e:	eb43 7ce4 	adc.w	ip, r3, r4, asr #31
    4232:	e9c0 bc00 	strd	fp, ip, [r0]
	announce_remaining = 0;
    4236:	2400      	movs	r4, #0
    4238:	600c      	str	r4, [r1, #0]

	z_clock_set_timeout(next_timeout(), false);
    423a:	f003 fbf8 	bl	7a2e <next_timeout>
    423e:	4621      	mov	r1, r4
    4240:	f7fd fe42 	bl	1ec8 <z_clock_set_timeout>
	__asm__ volatile(
    4244:	f385 8811 	msr	BASEPRI, r5
    4248:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    424c:	e8bd 8878 	ldmia.w	sp!, {r3, r4, r5, r6, fp, pc}
    4250:	20002b28 	.word	0x20002b28
    4254:	20000000 	.word	0x20000000

00004258 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    4258:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    425a:	4c05      	ldr	r4, [pc, #20]	; (4270 <init_static_pools+0x18>)
    425c:	4b05      	ldr	r3, [pc, #20]	; (4274 <init_static_pools+0x1c>)
    425e:	429c      	cmp	r4, r3
    4260:	d204      	bcs.n	426c <init_static_pools+0x14>
		k_mem_pool_init(p);
    4262:	4620      	mov	r0, r4
    4264:	f003 fc10 	bl	7a88 <k_mem_pool_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    4268:	341c      	adds	r4, #28
    426a:	e7f7      	b.n	425c <init_static_pools+0x4>
	}

	return 0;
}
    426c:	2000      	movs	r0, #0
    426e:	bd10      	pop	{r4, pc}
    4270:	20005c20 	.word	0x20005c20
    4274:	20005c20 	.word	0x20005c20

00004278 <do_boot>:
{
    4278:	b570      	push	{r4, r5, r6, lr}
    427a:	b082      	sub	sp, #8
    427c:	4605      	mov	r5, r0
    rc = flash_device_base(rsp->br_flash_dev_id, &flash_base);
    427e:	a901      	add	r1, sp, #4
    4280:	7900      	ldrb	r0, [r0, #4]
    4282:	f7fc f96b 	bl	55c <flash_device_base>
                                     rsp->br_image_off +
    4286:	68ac      	ldr	r4, [r5, #8]
    vt = (struct arm_vector_table *)(flash_base +
    4288:	9b01      	ldr	r3, [sp, #4]
    428a:	441c      	add	r4, r3
                                     rsp->br_hdr->ih_hdr_size);
    428c:	682b      	ldr	r3, [r5, #0]
    428e:	891d      	ldrh	r5, [r3, #8]
                                     rsp->br_image_off +
    4290:	1966      	adds	r6, r4, r5
	__asm__ volatile(
    4292:	f04f 0220 	mov.w	r2, #32
    4296:	f3ef 8311 	mrs	r3, BASEPRI
    429a:	f382 8811 	msr	BASEPRI, r2
    429e:	f3bf 8f6f 	isb	sy
    sys_clock_disable();
    42a2:	f001 fa0c 	bl	56be <sys_clock_disable>
    __set_MSP(vt->msp);
    42a6:	5963      	ldr	r3, [r4, r5]
    42a8:	f383 8808 	msr	MSP, r3
    ((void (*)(void))vt->reset)();
    42ac:	6873      	ldr	r3, [r6, #4]
    42ae:	4798      	blx	r3
}
    42b0:	b002      	add	sp, #8
    42b2:	bd70      	pop	{r4, r5, r6, pc}

000042b4 <flash_area_id_from_multi_image_slot>:
 * MCUBoot uses continuous numbering for the primary slot, the secondary slot,
 * and the scratch while zephyr might number it differently.
 */
int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    42b4:	2901      	cmp	r1, #1
    42b6:	d005      	beq.n	42c4 <flash_area_id_from_multi_image_slot+0x10>
    42b8:	2902      	cmp	r1, #2
    42ba:	d005      	beq.n	42c8 <flash_area_id_from_multi_image_slot+0x14>
    42bc:	b131      	cbz	r1, 42cc <flash_area_id_from_multi_image_slot+0x18>
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
    }

    return -EINVAL; /* flash_area_open will fail on that */
    42be:	f06f 0015 	mvn.w	r0, #21
    42c2:	4770      	bx	lr
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    42c4:	2006      	movs	r0, #6
    42c6:	4770      	bx	lr
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
    42c8:	2007      	movs	r0, #7
    42ca:	4770      	bx	lr
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    42cc:	2002      	movs	r0, #2
}
    42ce:	4770      	bx	lr

000042d0 <flash_area_erased_val>:
#define ERASED_VAL 0xff
uint8_t flash_area_erased_val(const struct flash_area *fap)
{
    (void)fap;
    return ERASED_VAL;
}
    42d0:	20ff      	movs	r0, #255	; 0xff
    42d2:	4770      	bx	lr

000042d4 <flash_area_read_is_empty>:

int flash_area_read_is_empty(const struct flash_area *fa, uint32_t off,
        void *dst, uint32_t len)
{
    42d4:	b538      	push	{r3, r4, r5, lr}
    42d6:	4615      	mov	r5, r2
    42d8:	461c      	mov	r4, r3
    uint8_t i;
    uint8_t *u8dst;
    int rc;

    rc = flash_area_read(fa, off, dst, len);
    42da:	f001 f882 	bl	53e2 <flash_area_read>
    if (rc) {
    42de:	b958      	cbnz	r0, 42f8 <flash_area_read_is_empty+0x24>
    42e0:	4601      	mov	r1, r0
        return -1;
    }

    for (i = 0, u8dst = (uint8_t *)dst; i < len; i++) {
    42e2:	2300      	movs	r3, #0
    42e4:	42a3      	cmp	r3, r4
    42e6:	d205      	bcs.n	42f4 <flash_area_read_is_empty+0x20>
        if (u8dst[i] != ERASED_VAL) {
    42e8:	5cea      	ldrb	r2, [r5, r3]
    42ea:	2aff      	cmp	r2, #255	; 0xff
    42ec:	d106      	bne.n	42fc <flash_area_read_is_empty+0x28>
    for (i = 0, u8dst = (uint8_t *)dst; i < len; i++) {
    42ee:	3301      	adds	r3, #1
    42f0:	b2db      	uxtb	r3, r3
    42f2:	e7f7      	b.n	42e4 <flash_area_read_is_empty+0x10>
            return 0;
        }
    }

    return 1;
    42f4:	2101      	movs	r1, #1
    42f6:	e001      	b.n	42fc <flash_area_read_is_empty+0x28>
        return -1;
    42f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    42fc:	4608      	mov	r0, r1
    42fe:	bd38      	pop	{r3, r4, r5, pc}

00004300 <boot_status_internal_off>:
    return (idx - BOOT_STATUS_IDX_0) * idx_sz +
    4300:	3801      	subs	r0, #1
    4302:	fb02 f000 	mul.w	r0, r2, r0
    4306:	eb00 0040 	add.w	r0, r0, r0, lsl #1
           (state - BOOT_STATUS_STATE_0) * elem_sz;
    430a:	3901      	subs	r1, #1
}
    430c:	fb02 0001 	mla	r0, r2, r1, r0
    4310:	4770      	bx	lr

00004312 <boot_copy_sz>:
{
    4312:	b430      	push	{r4, r5}
    4314:	4604      	mov	r4, r0
    return BOOT_SCRATCH_AREA(state)->fa_size;
    4316:	6d83      	ldr	r3, [r0, #88]	; 0x58
    4318:	689d      	ldr	r5, [r3, #8]
    sz = 0;
    431a:	2000      	movs	r0, #0
    for (i = last_sector_idx; i >= 0; i--) {
    431c:	2900      	cmp	r1, #0
    431e:	db09      	blt.n	4334 <boot_copy_sz+0x22>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    4320:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4322:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    4326:	685b      	ldr	r3, [r3, #4]
        new_sz = sz + boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    4328:	4403      	add	r3, r0
        if (new_sz > scratch_sz) {
    432a:	429d      	cmp	r5, r3
    432c:	d302      	bcc.n	4334 <boot_copy_sz+0x22>
    for (i = last_sector_idx; i >= 0; i--) {
    432e:	3901      	subs	r1, #1
        sz = new_sz;
    4330:	4618      	mov	r0, r3
    4332:	e7f3      	b.n	431c <boot_copy_sz+0xa>
    *out_first_sector_idx = i + 1;
    4334:	3101      	adds	r1, #1
    4336:	6011      	str	r1, [r2, #0]
}
    4338:	bc30      	pop	{r4, r5}
    433a:	4770      	bx	lr

0000433c <boot_write_sz>:
{
    433c:	b538      	push	{r3, r4, r5, lr}
    433e:	4604      	mov	r4, r0
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    4340:	6a00      	ldr	r0, [r0, #32]
    4342:	f001 f8cb 	bl	54dc <flash_area_align>
    4346:	4605      	mov	r5, r0
    align = flash_area_align(BOOT_SCRATCH_AREA(state));
    4348:	6da0      	ldr	r0, [r4, #88]	; 0x58
    434a:	f001 f8c7 	bl	54dc <flash_area_align>
    if (align > elem_sz) {
    434e:	4285      	cmp	r5, r0
    4350:	d300      	bcc.n	4354 <boot_write_sz+0x18>
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    4352:	4628      	mov	r0, r5
}
    4354:	bd38      	pop	{r3, r4, r5, pc}

00004356 <boot_check_header_erased>:
{
    4356:	b5f0      	push	{r4, r5, r6, r7, lr}
    4358:	b083      	sub	sp, #12
    435a:	4607      	mov	r7, r0
    435c:	460c      	mov	r4, r1
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    435e:	2000      	movs	r0, #0
    4360:	f7ff ffa8 	bl	42b4 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    4364:	a901      	add	r1, sp, #4
    4366:	b2c0      	uxtb	r0, r0
    4368:	f7fd fcd6 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    436c:	b9d0      	cbnz	r0, 43a4 <boot_check_header_erased+0x4e>
    436e:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    4370:	9801      	ldr	r0, [sp, #4]
    4372:	f7ff ffad 	bl	42d0 <flash_area_erased_val>
    4376:	4605      	mov	r5, r0
    flash_area_close(fap);
    4378:	9801      	ldr	r0, [sp, #4]
    437a:	f001 f831 	bl	53e0 <flash_area_close>
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    437e:	202c      	movs	r0, #44	; 0x2c
    4380:	fb00 7004 	mla	r0, r0, r4, r7
    for (i = 0; i < len; i++) {
    4384:	2300      	movs	r3, #0
    4386:	2b03      	cmp	r3, #3
    4388:	d805      	bhi.n	4396 <boot_check_header_erased+0x40>
        if (val != p[i]) {
    438a:	5cc2      	ldrb	r2, [r0, r3]
    438c:	4295      	cmp	r5, r2
    438e:	d107      	bne.n	43a0 <boot_check_header_erased+0x4a>
    for (i = 0; i < len; i++) {
    4390:	3301      	adds	r3, #1
    4392:	b2db      	uxtb	r3, r3
    4394:	e7f7      	b.n	4386 <boot_check_header_erased+0x30>
    return true;
    4396:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    4398:	b13b      	cbz	r3, 43aa <boot_check_header_erased+0x54>
}
    439a:	4630      	mov	r0, r6
    439c:	b003      	add	sp, #12
    439e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
    43a0:	2300      	movs	r3, #0
    43a2:	e7f9      	b.n	4398 <boot_check_header_erased+0x42>
        return -1;
    43a4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    43a8:	e7f7      	b.n	439a <boot_check_header_erased+0x44>
        return -1;
    43aa:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    43ae:	e7f4      	b.n	439a <boot_check_header_erased+0x44>

000043b0 <boot_initialize_area>:
{
    43b0:	b510      	push	{r4, lr}
    43b2:	b082      	sub	sp, #8
    num_sectors = BOOT_MAX_IMG_SECTORS;
    43b4:	2380      	movs	r3, #128	; 0x80
    43b6:	9301      	str	r3, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    43b8:	2902      	cmp	r1, #2
    43ba:	d007      	beq.n	43cc <boot_initialize_area+0x1c>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    43bc:	2906      	cmp	r1, #6
    43be:	d013      	beq.n	43e8 <boot_initialize_area+0x38>
    } else if (flash_area == FLASH_AREA_IMAGE_SCRATCH) {
    43c0:	2907      	cmp	r1, #7
    43c2:	d115      	bne.n	43f0 <boot_initialize_area+0x40>
        out_sectors = state->scratch.sectors;
    43c4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
        out_num_sectors = &state->scratch.num_sectors;
    43c6:	f100 0460 	add.w	r4, r0, #96	; 0x60
    43ca:	e002      	b.n	43d2 <boot_initialize_area+0x22>
        out_sectors = BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors;
    43cc:	6a42      	ldr	r2, [r0, #36]	; 0x24
        out_num_sectors = &BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors;
    43ce:	f100 0428 	add.w	r4, r0, #40	; 0x28
    43d2:	4608      	mov	r0, r1
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    43d4:	a901      	add	r1, sp, #4
    43d6:	f7fd fcb3 	bl	1d40 <flash_area_get_sectors>
    if (rc != 0) {
    43da:	4603      	mov	r3, r0
    43dc:	b908      	cbnz	r0, 43e2 <boot_initialize_area+0x32>
    *out_num_sectors = num_sectors;
    43de:	9a01      	ldr	r2, [sp, #4]
    43e0:	6022      	str	r2, [r4, #0]
}
    43e2:	4618      	mov	r0, r3
    43e4:	b002      	add	sp, #8
    43e6:	bd10      	pop	{r4, pc}
        out_sectors = BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors;
    43e8:	6d02      	ldr	r2, [r0, #80]	; 0x50
        out_num_sectors = &BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors;
    43ea:	f100 0454 	add.w	r4, r0, #84	; 0x54
    43ee:	e7f0      	b.n	43d2 <boot_initialize_area+0x22>
        return BOOT_EFLASH;
    43f0:	2301      	movs	r3, #1
    43f2:	e7f6      	b.n	43e2 <boot_initialize_area+0x32>

000043f4 <boot_read_sectors>:
{
    43f4:	b538      	push	{r3, r4, r5, lr}
    43f6:	4605      	mov	r5, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    43f8:	2102      	movs	r1, #2
    43fa:	f7ff ffd9 	bl	43b0 <boot_initialize_area>
    if (rc != 0) {
    43fe:	b110      	cbz	r0, 4406 <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    4400:	2401      	movs	r4, #1
}
    4402:	4620      	mov	r0, r4
    4404:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    4406:	2106      	movs	r1, #6
    4408:	4628      	mov	r0, r5
    440a:	f7ff ffd1 	bl	43b0 <boot_initialize_area>
    if (rc != 0) {
    440e:	b108      	cbz	r0, 4414 <boot_read_sectors+0x20>
        return BOOT_EFLASH;
    4410:	2401      	movs	r4, #1
    4412:	e7f6      	b.n	4402 <boot_read_sectors+0xe>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SCRATCH);
    4414:	2107      	movs	r1, #7
    4416:	4628      	mov	r0, r5
    4418:	f7ff ffca 	bl	43b0 <boot_initialize_area>
    if (rc != 0) {
    441c:	4604      	mov	r4, r0
    441e:	b108      	cbz	r0, 4424 <boot_read_sectors+0x30>
        return BOOT_EFLASH;
    4420:	2401      	movs	r4, #1
    4422:	e7ee      	b.n	4402 <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    4424:	4628      	mov	r0, r5
    4426:	f7ff ff89 	bl	433c <boot_write_sz>
    442a:	f885 0065 	strb.w	r0, [r5, #101]	; 0x65
    return 0;
    442e:	e7e8      	b.n	4402 <boot_read_sectors+0xe>

00004430 <boot_read_status>:
{
    4430:	b570      	push	{r4, r5, r6, lr}
    4432:	b082      	sub	sp, #8
    4434:	4606      	mov	r6, r0
    4436:	460d      	mov	r5, r1
    memset(bs, 0, sizeof *bs);
    4438:	220c      	movs	r2, #12
    443a:	2100      	movs	r1, #0
    443c:	4628      	mov	r0, r5
    443e:	f001 f9f1 	bl	5824 <memset>
    bs->idx = BOOT_STATUS_IDX_0;
    4442:	2301      	movs	r3, #1
    4444:	602b      	str	r3, [r5, #0]
    bs->state = BOOT_STATUS_STATE_0;
    4446:	712b      	strb	r3, [r5, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    4448:	71ab      	strb	r3, [r5, #6]
    status_loc = boot_status_source(state);
    444a:	4630      	mov	r0, r6
    444c:	f7fc f992 	bl	774 <boot_status_source>
    switch (status_loc) {
    4450:	2801      	cmp	r0, #1
    4452:	d007      	beq.n	4464 <boot_read_status+0x34>
    4454:	4604      	mov	r4, r0
    4456:	2802      	cmp	r0, #2
    4458:	d005      	beq.n	4466 <boot_read_status+0x36>
    445a:	b100      	cbz	r0, 445e <boot_read_status+0x2e>
        return BOOT_EBADARGS;
    445c:	2407      	movs	r4, #7
}
    445e:	4620      	mov	r0, r4
    4460:	b002      	add	sp, #8
    4462:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    4464:	2407      	movs	r4, #7
    rc = flash_area_open(area_id, &fap);
    4466:	a901      	add	r1, sp, #4
    4468:	b2e0      	uxtb	r0, r4
    446a:	f7fd fc55 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    446e:	b108      	cbz	r0, 4474 <boot_read_status+0x44>
        return BOOT_EFLASH;
    4470:	2401      	movs	r4, #1
    4472:	e7f4      	b.n	445e <boot_read_status+0x2e>
    rc = boot_read_status_bytes(fap, state, bs);
    4474:	462a      	mov	r2, r5
    4476:	4631      	mov	r1, r6
    4478:	9801      	ldr	r0, [sp, #4]
    447a:	f7fc fa49 	bl	910 <boot_read_status_bytes>
    if (rc == 0) {
    447e:	4604      	mov	r4, r0
    4480:	b118      	cbz	r0, 448a <boot_read_status+0x5a>
    flash_area_close(fap);
    4482:	9801      	ldr	r0, [sp, #4]
    4484:	f000 ffac 	bl	53e0 <flash_area_close>
    return rc;
    4488:	e7e9      	b.n	445e <boot_read_status+0x2e>
        off = boot_swap_info_off(fap);
    448a:	9801      	ldr	r0, [sp, #4]
    448c:	f000 f9fc 	bl	4888 <boot_swap_info_off>
        rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    4490:	2301      	movs	r3, #1
    4492:	f10d 0203 	add.w	r2, sp, #3
    4496:	4601      	mov	r1, r0
    4498:	9801      	ldr	r0, [sp, #4]
    449a:	f7ff ff1b 	bl	42d4 <flash_area_read_is_empty>
        if (rc == 1) {
    449e:	2801      	cmp	r0, #1
    44a0:	d006      	beq.n	44b0 <boot_read_status+0x80>
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    44a2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    44a6:	f003 030f 	and.w	r3, r3, #15
    44aa:	71ab      	strb	r3, [r5, #6]
    44ac:	4604      	mov	r4, r0
    44ae:	e7e8      	b.n	4482 <boot_read_status+0x52>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    44b0:	2301      	movs	r3, #1
    44b2:	f88d 3003 	strb.w	r3, [sp, #3]
            rc = 0;
    44b6:	4620      	mov	r0, r4
    44b8:	e7f3      	b.n	44a2 <boot_read_status+0x72>

000044ba <boot_read_image_size>:
{
    44ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    44be:	b082      	sub	sp, #8
    44c0:	4607      	mov	r7, r0
    44c2:	460e      	mov	r6, r1
    44c4:	4615      	mov	r5, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    44c6:	2000      	movs	r0, #0
    44c8:	f7ff fef4 	bl	42b4 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    44cc:	a901      	add	r1, sp, #4
    44ce:	b2c0      	uxtb	r0, r0
    44d0:	f7fd fc22 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    44d4:	b140      	cbz	r0, 44e8 <boot_read_image_size+0x2e>
        rc = BOOT_EFLASH;
    44d6:	f04f 0801 	mov.w	r8, #1
    flash_area_close(fap);
    44da:	9801      	ldr	r0, [sp, #4]
    44dc:	f000 ff80 	bl	53e0 <flash_area_close>
}
    44e0:	4640      	mov	r0, r8
    44e2:	b002      	add	sp, #8
    44e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    44e8:	232c      	movs	r3, #44	; 0x2c
    44ea:	fb03 7306 	mla	r3, r3, r6, r7
    44ee:	891c      	ldrh	r4, [r3, #8]
    44f0:	68db      	ldr	r3, [r3, #12]
    44f2:	441c      	add	r4, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    44f4:	2304      	movs	r3, #4
    44f6:	466a      	mov	r2, sp
    44f8:	4621      	mov	r1, r4
    44fa:	9801      	ldr	r0, [sp, #4]
    44fc:	f000 ff71 	bl	53e2 <flash_area_read>
    4500:	4680      	mov	r8, r0
    4502:	bb40      	cbnz	r0, 4556 <boot_read_image_size+0x9c>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    4504:	202c      	movs	r0, #44	; 0x2c
    4506:	fb00 7006 	mla	r0, r0, r6, r7
    450a:	8946      	ldrh	r6, [r0, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    450c:	f8bd 2000 	ldrh.w	r2, [sp]
    4510:	f646 1308 	movw	r3, #26888	; 0x6908
    4514:	429a      	cmp	r2, r3
    4516:	d00c      	beq.n	4532 <boot_read_image_size+0x78>
    } else if (protect_tlv_size != 0) {
    4518:	bb06      	cbnz	r6, 455c <boot_read_image_size+0xa2>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    451a:	f8bd 2000 	ldrh.w	r2, [sp]
    451e:	f646 1307 	movw	r3, #26887	; 0x6907
    4522:	429a      	cmp	r2, r3
    4524:	d11d      	bne.n	4562 <boot_read_image_size+0xa8>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    4526:	4434      	add	r4, r6
    4528:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    452c:	441c      	add	r4, r3
    452e:	602c      	str	r4, [r5, #0]
    rc = 0;
    4530:	e7d3      	b.n	44da <boot_read_image_size+0x20>
        if (protect_tlv_size != info.it_tlv_tot) {
    4532:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    4536:	428e      	cmp	r6, r1
    4538:	d002      	beq.n	4540 <boot_read_image_size+0x86>
            rc = BOOT_EBADIMAGE;
    453a:	f04f 0803 	mov.w	r8, #3
    453e:	e7cc      	b.n	44da <boot_read_image_size+0x20>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    4540:	2304      	movs	r3, #4
    4542:	466a      	mov	r2, sp
    4544:	4421      	add	r1, r4
    4546:	9801      	ldr	r0, [sp, #4]
    4548:	f000 ff4b 	bl	53e2 <flash_area_read>
    454c:	2800      	cmp	r0, #0
    454e:	d0e4      	beq.n	451a <boot_read_image_size+0x60>
            rc = BOOT_EFLASH;
    4550:	f04f 0801 	mov.w	r8, #1
    4554:	e7c1      	b.n	44da <boot_read_image_size+0x20>
        rc = BOOT_EFLASH;
    4556:	f04f 0801 	mov.w	r8, #1
    455a:	e7be      	b.n	44da <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    455c:	f04f 0803 	mov.w	r8, #3
    4560:	e7bb      	b.n	44da <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    4562:	f04f 0803 	mov.w	r8, #3
    4566:	e7b8      	b.n	44da <boot_read_image_size+0x20>

00004568 <boot_read_image_header>:
{
    4568:	b510      	push	{r4, lr}
    456a:	b082      	sub	sp, #8
    456c:	4614      	mov	r4, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    456e:	2000      	movs	r0, #0
    4570:	f7ff fea0 	bl	42b4 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    4574:	a901      	add	r1, sp, #4
    4576:	b2c0      	uxtb	r0, r0
    4578:	f7fd fbce 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    457c:	b130      	cbz	r0, 458c <boot_read_image_header+0x24>
        rc = BOOT_EFLASH;
    457e:	2401      	movs	r4, #1
    flash_area_close(fap);
    4580:	9801      	ldr	r0, [sp, #4]
    4582:	f000 ff2d 	bl	53e0 <flash_area_close>
}
    4586:	4620      	mov	r0, r4
    4588:	b002      	add	sp, #8
    458a:	bd10      	pop	{r4, pc}
    rc = flash_area_read(fap, 0, out_hdr, sizeof *out_hdr);
    458c:	2320      	movs	r3, #32
    458e:	4622      	mov	r2, r4
    4590:	2100      	movs	r1, #0
    4592:	9801      	ldr	r0, [sp, #4]
    4594:	f000 ff25 	bl	53e2 <flash_area_read>
    if (rc != 0) {
    4598:	4604      	mov	r4, r0
    459a:	2800      	cmp	r0, #0
    459c:	d0f0      	beq.n	4580 <boot_read_image_header+0x18>
        rc = BOOT_EFLASH;
    459e:	2401      	movs	r4, #1
    45a0:	e7ee      	b.n	4580 <boot_read_image_header+0x18>

000045a2 <boot_read_image_headers>:
{
    45a2:	b570      	push	{r4, r5, r6, lr}
    45a4:	4605      	mov	r5, r0
    45a6:	460e      	mov	r6, r1
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    45a8:	2400      	movs	r4, #0
    45aa:	2c01      	cmp	r4, #1
    45ac:	dc0f      	bgt.n	45ce <boot_read_image_headers+0x2c>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i));
    45ae:	222c      	movs	r2, #44	; 0x2c
    45b0:	fb02 5204 	mla	r2, r2, r4, r5
    45b4:	4621      	mov	r1, r4
    45b6:	4628      	mov	r0, r5
    45b8:	f7ff ffd6 	bl	4568 <boot_read_image_header>
        if (rc != 0) {
    45bc:	4603      	mov	r3, r0
    45be:	b908      	cbnz	r0, 45c4 <boot_read_image_headers+0x22>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    45c0:	3401      	adds	r4, #1
    45c2:	e7f2      	b.n	45aa <boot_read_image_headers+0x8>
            if (i > 0 && !require_all) {
    45c4:	2c00      	cmp	r4, #0
    45c6:	dd03      	ble.n	45d0 <boot_read_image_headers+0x2e>
    45c8:	b916      	cbnz	r6, 45d0 <boot_read_image_headers+0x2e>
                return 0;
    45ca:	2300      	movs	r3, #0
    45cc:	e000      	b.n	45d0 <boot_read_image_headers+0x2e>
    return 0;
    45ce:	2300      	movs	r3, #0
}
    45d0:	4618      	mov	r0, r3
    45d2:	bd70      	pop	{r4, r5, r6, pc}

000045d4 <boot_erase_trailer_sectors>:
{
    45d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    45d8:	4606      	mov	r6, r0
    45da:	460f      	mov	r7, r1
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    45dc:	2100      	movs	r1, #0
    45de:	4608      	mov	r0, r1
    45e0:	f7ff fe68 	bl	42b4 <flash_area_id_from_multi_image_slot>
    45e4:	4604      	mov	r4, r0
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    45e6:	2101      	movs	r1, #1
    45e8:	2000      	movs	r0, #0
    45ea:	f7ff fe63 	bl	42b4 <flash_area_id_from_multi_image_slot>
    if (fap->fa_id == fa_id_primary) {
    45ee:	783b      	ldrb	r3, [r7, #0]
    45f0:	429c      	cmp	r4, r3
    45f2:	d024      	beq.n	463e <boot_erase_trailer_sectors+0x6a>
    } else if (fap->fa_id == fa_id_secondary) {
    45f4:	4298      	cmp	r0, r3
    45f6:	d124      	bne.n	4642 <boot_erase_trailer_sectors+0x6e>
        slot = BOOT_SECONDARY_SLOT;
    45f8:	2301      	movs	r3, #1
    sector = boot_img_num_sectors(state, slot) - 1;
    45fa:	4699      	mov	r9, r3
    return BOOT_IMG(state, slot).num_sectors;
    45fc:	222c      	movs	r2, #44	; 0x2c
    45fe:	fb02 6303 	mla	r3, r2, r3, r6
    4602:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    4604:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    4606:	f896 0065 	ldrb.w	r0, [r6, #101]	; 0x65
    460a:	f000 f91c 	bl	4846 <boot_trailer_sz>
    460e:	4680      	mov	r8, r0
    total_sz = 0;
    4610:	2500      	movs	r5, #0
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    4612:	232c      	movs	r3, #44	; 0x2c
    4614:	fb03 6309 	mla	r3, r3, r9, r6
    4618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    461a:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    461e:	f8d2 a004 	ldr.w	sl, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    4622:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    4626:	681b      	ldr	r3, [r3, #0]
    return flash_area_erase(fap, off, sz);
    4628:	4652      	mov	r2, sl
    462a:	1ac9      	subs	r1, r1, r3
    462c:	4638      	mov	r0, r7
    462e:	f000 ff27 	bl	5480 <flash_area_erase>
        sector--;
    4632:	3c01      	subs	r4, #1
        total_sz += sz;
    4634:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    4636:	45a8      	cmp	r8, r5
    4638:	d8eb      	bhi.n	4612 <boot_erase_trailer_sectors+0x3e>
}
    463a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    463e:	2300      	movs	r3, #0
    4640:	e7db      	b.n	45fa <boot_erase_trailer_sectors+0x26>
        return BOOT_EFLASH;
    4642:	2001      	movs	r0, #1
    4644:	e7f9      	b.n	463a <boot_erase_trailer_sectors+0x66>

00004646 <boot_set_copy_done>:
{
    4646:	b510      	push	{r4, lr}
    4648:	b082      	sub	sp, #8
    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    464a:	a901      	add	r1, sp, #4
    464c:	2002      	movs	r0, #2
    464e:	f7fd fb63 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    4652:	b118      	cbz	r0, 465c <boot_set_copy_done+0x16>
        return BOOT_EFLASH;
    4654:	2401      	movs	r4, #1
}
    4656:	4620      	mov	r0, r4
    4658:	b002      	add	sp, #8
    465a:	bd10      	pop	{r4, pc}
    rc = boot_write_copy_done(fap);
    465c:	9801      	ldr	r0, [sp, #4]
    465e:	f000 f9a6 	bl	49ae <boot_write_copy_done>
    4662:	4604      	mov	r4, r0
    flash_area_close(fap);
    4664:	9801      	ldr	r0, [sp, #4]
    4666:	f000 febb 	bl	53e0 <flash_area_close>
    return rc;
    466a:	e7f4      	b.n	4656 <boot_set_copy_done+0x10>

0000466c <boot_set_image_ok>:
{
    466c:	b510      	push	{r4, lr}
    466e:	b084      	sub	sp, #16
    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    4670:	a903      	add	r1, sp, #12
    4672:	2002      	movs	r0, #2
    4674:	f7fd fb50 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    4678:	b118      	cbz	r0, 4682 <boot_set_image_ok+0x16>
        return BOOT_EFLASH;
    467a:	2401      	movs	r4, #1
}
    467c:	4620      	mov	r0, r4
    467e:	b004      	add	sp, #16
    4680:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, &state);
    4682:	a901      	add	r1, sp, #4
    4684:	9803      	ldr	r0, [sp, #12]
    4686:	f000 f902 	bl	488e <boot_read_swap_state>
    if (rc != 0) {
    468a:	4604      	mov	r4, r0
    468c:	b960      	cbnz	r0, 46a8 <boot_set_image_ok+0x3c>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    468e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4692:	2b03      	cmp	r3, #3
    4694:	d003      	beq.n	469e <boot_set_image_ok+0x32>
    flash_area_close(fap);
    4696:	9803      	ldr	r0, [sp, #12]
    4698:	f000 fea2 	bl	53e0 <flash_area_close>
    return rc;
    469c:	e7ee      	b.n	467c <boot_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    469e:	9803      	ldr	r0, [sp, #12]
    46a0:	f000 f98c 	bl	49bc <boot_write_image_ok>
    46a4:	4604      	mov	r4, r0
    46a6:	e7f6      	b.n	4696 <boot_set_image_ok+0x2a>
        rc = BOOT_EFLASH;
    46a8:	2401      	movs	r4, #1
    46aa:	e7f4      	b.n	4696 <boot_set_image_ok+0x2a>

000046ac <boot_validated_swap_type>:
{
    46ac:	b570      	push	{r4, r5, r6, lr}
    46ae:	4605      	mov	r5, r0
    46b0:	460e      	mov	r6, r1
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
    46b2:	2000      	movs	r0, #0
    46b4:	f7fc fdb8 	bl	1228 <boot_swap_type_multi>
    46b8:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
    46ba:	2802      	cmp	r0, #2
    46bc:	d005      	beq.n	46ca <boot_validated_swap_type+0x1e>
    46be:	2804      	cmp	r0, #4
    46c0:	d003      	beq.n	46ca <boot_validated_swap_type+0x1e>
    46c2:	2803      	cmp	r0, #3
    46c4:	d001      	beq.n	46ca <boot_validated_swap_type+0x1e>
}
    46c6:	4620      	mov	r0, r4
    46c8:	bd70      	pop	{r4, r5, r6, pc}
        rc = boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs);
    46ca:	4632      	mov	r2, r6
    46cc:	2101      	movs	r1, #1
    46ce:	4628      	mov	r0, r5
    46d0:	f7fc f9ce 	bl	a70 <boot_validate_slot>
        if (rc == 1) {
    46d4:	2801      	cmp	r0, #1
    46d6:	d003      	beq.n	46e0 <boot_validated_swap_type+0x34>
        } else if (rc != 0) {
    46d8:	2800      	cmp	r0, #0
    46da:	d0f4      	beq.n	46c6 <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_FAIL;
    46dc:	2405      	movs	r4, #5
    return swap_type;
    46de:	e7f2      	b.n	46c6 <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_NONE;
    46e0:	4604      	mov	r4, r0
    46e2:	e7f0      	b.n	46c6 <boot_validated_swap_type+0x1a>

000046e4 <boot_write_status>:
{
    46e4:	b570      	push	{r4, r5, r6, lr}
    46e6:	b084      	sub	sp, #16
    46e8:	4606      	mov	r6, r0
    46ea:	460c      	mov	r4, r1
    if (bs->use_scratch) {
    46ec:	794b      	ldrb	r3, [r1, #5]
    46ee:	b15b      	cbz	r3, 4708 <boot_write_status+0x24>
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    46f0:	2007      	movs	r0, #7
    rc = flash_area_open(area_id, &fap);
    46f2:	a903      	add	r1, sp, #12
    46f4:	f7fd fb10 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    46f8:	b140      	cbz	r0, 470c <boot_write_status+0x28>
        rc = BOOT_EFLASH;
    46fa:	2401      	movs	r4, #1
    flash_area_close(fap);
    46fc:	9803      	ldr	r0, [sp, #12]
    46fe:	f000 fe6f 	bl	53e0 <flash_area_close>
}
    4702:	4620      	mov	r0, r4
    4704:	b004      	add	sp, #16
    4706:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    4708:	2002      	movs	r0, #2
    470a:	e7f2      	b.n	46f2 <boot_write_status+0xe>
    off = boot_status_off(fap) +
    470c:	9803      	ldr	r0, [sp, #12]
    470e:	f000 f8b2 	bl	4876 <boot_status_off>
    4712:	4605      	mov	r5, r0
          boot_status_internal_off(bs->idx, bs->state, BOOT_WRITE_SZ(state));
    4714:	f896 2065 	ldrb.w	r2, [r6, #101]	; 0x65
    4718:	7921      	ldrb	r1, [r4, #4]
    471a:	6820      	ldr	r0, [r4, #0]
    471c:	f7ff fdf0 	bl	4300 <boot_status_internal_off>
    off = boot_status_off(fap) +
    4720:	4405      	add	r5, r0
    align = flash_area_align(fap);
    4722:	9803      	ldr	r0, [sp, #12]
    4724:	f000 feda 	bl	54dc <flash_area_align>
    4728:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    472a:	9803      	ldr	r0, [sp, #12]
    472c:	f7ff fdd0 	bl	42d0 <flash_area_erased_val>
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    4730:	2208      	movs	r2, #8
    4732:	4601      	mov	r1, r0
    4734:	a801      	add	r0, sp, #4
    4736:	f001 f875 	bl	5824 <memset>
    buf[0] = bs->state;
    473a:	7923      	ldrb	r3, [r4, #4]
    473c:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    4740:	4633      	mov	r3, r6
    4742:	aa01      	add	r2, sp, #4
    4744:	4629      	mov	r1, r5
    4746:	9803      	ldr	r0, [sp, #12]
    4748:	f000 fe6a 	bl	5420 <flash_area_write>
    if (rc != 0) {
    474c:	4604      	mov	r4, r0
    474e:	2800      	cmp	r0, #0
    4750:	d0d4      	beq.n	46fc <boot_write_status+0x18>
        rc = BOOT_EFLASH;
    4752:	2401      	movs	r4, #1
    4754:	e7d2      	b.n	46fc <boot_write_status+0x18>

00004756 <boot_perform_update>:
{
    4756:	b538      	push	{r3, r4, r5, lr}
    4758:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    475a:	f7fc fb1d 	bl	d98 <boot_swap_image>
    475e:	4602      	mov	r2, r0
    swap_type = BOOT_SWAP_TYPE(state);
    4760:	f895 4064 	ldrb.w	r4, [r5, #100]	; 0x64
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    4764:	1ee3      	subs	r3, r4, #3
    4766:	b2db      	uxtb	r3, r3
    4768:	2b01      	cmp	r3, #1
    476a:	d90f      	bls.n	478c <boot_perform_update+0x36>
    if (BOOT_IS_UPGRADE(swap_type)) {
    476c:	2c02      	cmp	r4, #2
    476e:	d003      	beq.n	4778 <boot_perform_update+0x22>
    4770:	2c04      	cmp	r4, #4
    4772:	d001      	beq.n	4778 <boot_perform_update+0x22>
    4774:	2c03      	cmp	r4, #3
    4776:	d107      	bne.n	4788 <boot_perform_update+0x32>
        rc = boot_set_copy_done(BOOT_CURR_IMG(state));
    4778:	2000      	movs	r0, #0
    477a:	f7ff ff64 	bl	4646 <boot_set_copy_done>
        if (rc != 0) {
    477e:	4602      	mov	r2, r0
    4780:	b110      	cbz	r0, 4788 <boot_perform_update+0x32>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    4782:	23ff      	movs	r3, #255	; 0xff
    4784:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
}
    4788:	4610      	mov	r0, r2
    478a:	bd38      	pop	{r3, r4, r5, pc}
        rc = boot_set_image_ok(BOOT_CURR_IMG(state));
    478c:	2000      	movs	r0, #0
    478e:	f7ff ff6d 	bl	466c <boot_set_image_ok>
        if (rc != 0) {
    4792:	4602      	mov	r2, r0
    4794:	2800      	cmp	r0, #0
    4796:	d0e9      	beq.n	476c <boot_perform_update+0x16>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    4798:	24ff      	movs	r4, #255	; 0xff
    479a:	f885 4064 	strb.w	r4, [r5, #100]	; 0x64
    if (BOOT_IS_UPGRADE(swap_type)) {
    479e:	e7e7      	b.n	4770 <boot_perform_update+0x1a>

000047a0 <boot_flag_decode>:
    if (flag != BOOT_FLAG_SET) {
    47a0:	2801      	cmp	r0, #1
    47a2:	d100      	bne.n	47a6 <boot_flag_decode+0x6>
}
    47a4:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    47a6:	2002      	movs	r0, #2
    47a8:	e7fc      	b.n	47a4 <boot_flag_decode+0x4>

000047aa <boot_write_trailer>:
{
    47aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    47ae:	b083      	sub	sp, #12
    47b0:	4606      	mov	r6, r0
    47b2:	460f      	mov	r7, r1
    47b4:	4690      	mov	r8, r2
    47b6:	461c      	mov	r4, r3
    align = flash_area_align(fap);
    47b8:	f000 fe90 	bl	54dc <flash_area_align>
    if (inlen > BOOT_MAX_ALIGN || align > BOOT_MAX_ALIGN) {
    47bc:	2c08      	cmp	r4, #8
    47be:	d821      	bhi.n	4804 <boot_write_trailer+0x5a>
    47c0:	4605      	mov	r5, r0
    47c2:	2808      	cmp	r0, #8
    47c4:	d902      	bls.n	47cc <boot_write_trailer+0x22>
        return -1;
    47c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    47ca:	e01d      	b.n	4808 <boot_write_trailer+0x5e>
    erased_val = flash_area_erased_val(fap);
    47cc:	4630      	mov	r0, r6
    47ce:	f7ff fd7f 	bl	42d0 <flash_area_erased_val>
    47d2:	4681      	mov	r9, r0
    if (align < inlen) {
    47d4:	42a5      	cmp	r5, r4
    47d6:	d200      	bcs.n	47da <boot_write_trailer+0x30>
        align = inlen;
    47d8:	4625      	mov	r5, r4
    memcpy(buf, inbuf, inlen);
    47da:	4622      	mov	r2, r4
    47dc:	4641      	mov	r1, r8
    47de:	4668      	mov	r0, sp
    47e0:	f000 fffc 	bl	57dc <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    47e4:	1b2a      	subs	r2, r5, r4
    47e6:	4649      	mov	r1, r9
    47e8:	eb0d 0004 	add.w	r0, sp, r4
    47ec:	f001 f81a 	bl	5824 <memset>
    rc = flash_area_write(fap, off, buf, align);
    47f0:	462b      	mov	r3, r5
    47f2:	466a      	mov	r2, sp
    47f4:	4639      	mov	r1, r7
    47f6:	4630      	mov	r0, r6
    47f8:	f000 fe12 	bl	5420 <flash_area_write>
    if (rc != 0) {
    47fc:	4603      	mov	r3, r0
    47fe:	b118      	cbz	r0, 4808 <boot_write_trailer+0x5e>
        return BOOT_EFLASH;
    4800:	2301      	movs	r3, #1
    4802:	e001      	b.n	4808 <boot_write_trailer+0x5e>
        return -1;
    4804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
    4808:	4618      	mov	r0, r3
    480a:	b003      	add	sp, #12
    480c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00004810 <boot_write_trailer_flag>:
{
    4810:	b500      	push	{lr}
    4812:	b083      	sub	sp, #12
    const uint8_t buf[1] = { flag_val };
    4814:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    4818:	2301      	movs	r3, #1
    481a:	aa01      	add	r2, sp, #4
    481c:	f7ff ffc5 	bl	47aa <boot_write_trailer>
}
    4820:	b003      	add	sp, #12
    4822:	f85d fb04 	ldr.w	pc, [sp], #4

00004826 <boot_magic_compatible_check>:
    switch (tbl_val) {
    4826:	2804      	cmp	r0, #4
    4828:	d00b      	beq.n	4842 <boot_magic_compatible_check+0x1c>
    482a:	2805      	cmp	r0, #5
    482c:	d104      	bne.n	4838 <boot_magic_compatible_check+0x12>
        return val != BOOT_MAGIC_GOOD;
    482e:	f111 30ff 	adds.w	r0, r1, #4294967295	; 0xffffffff
    4832:	bf18      	it	ne
    4834:	2001      	movne	r0, #1
    4836:	4770      	bx	lr
        return tbl_val == val;
    4838:	4288      	cmp	r0, r1
    483a:	bf14      	ite	ne
    483c:	2000      	movne	r0, #0
    483e:	2001      	moveq	r0, #1
    4840:	4770      	bx	lr
        return 1;
    4842:	2001      	movs	r0, #1
}
    4844:	4770      	bx	lr

00004846 <boot_trailer_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz +
    4846:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    484a:	01c3      	lsls	r3, r0, #7
}
    484c:	f103 0030 	add.w	r0, r3, #48	; 0x30
    4850:	4770      	bx	lr

00004852 <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_SCRATCH) {
    4852:	780b      	ldrb	r3, [r1, #0]
    4854:	2b07      	cmp	r3, #7
    4856:	d009      	beq.n	486c <boot_status_entries+0x1a>
    } else if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    4858:	2b02      	cmp	r3, #2
    485a:	d009      	beq.n	4870 <boot_status_entries+0x1e>
    485c:	2b06      	cmp	r3, #6
    485e:	d102      	bne.n	4866 <boot_status_entries+0x14>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    4860:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    4864:	4770      	bx	lr
    return -1;
    4866:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    486a:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT;
    486c:	2003      	movs	r0, #3
    486e:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    4870:	f44f 70c0 	mov.w	r0, #384	; 0x180
    4874:	4770      	bx	lr

00004876 <boot_status_off>:
{
    4876:	b510      	push	{r4, lr}
    4878:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    487a:	f000 fe2f 	bl	54dc <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    487e:	f7ff ffe2 	bl	4846 <boot_trailer_sz>
    return fap->fa_size - off_from_end;
    4882:	68a3      	ldr	r3, [r4, #8]
}
    4884:	1a18      	subs	r0, r3, r0
    4886:	bd10      	pop	{r4, pc}

00004888 <boot_swap_info_off>:
    return fap->fa_size - BOOT_MAGIC_SZ;
    4888:	6880      	ldr	r0, [r0, #8]
}
    488a:	3828      	subs	r0, #40	; 0x28
    488c:	4770      	bx	lr

0000488e <boot_read_swap_state>:
{
    488e:	b530      	push	{r4, r5, lr}
    4890:	b087      	sub	sp, #28
    4892:	4605      	mov	r5, r0
    4894:	460c      	mov	r4, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    4896:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read_is_empty(fap, off, magic, BOOT_MAGIC_SZ);
    4898:	2310      	movs	r3, #16
    489a:	aa02      	add	r2, sp, #8
    489c:	3910      	subs	r1, #16
    489e:	f7ff fd19 	bl	42d4 <flash_area_read_is_empty>
    if (rc < 0) {
    48a2:	2800      	cmp	r0, #0
    48a4:	db4a      	blt.n	493c <boot_read_swap_state+0xae>
    if (rc == 1) {
    48a6:	2801      	cmp	r0, #1
    48a8:	d13c      	bne.n	4924 <boot_read_swap_state+0x96>
        state->magic = BOOT_MAGIC_UNSET;
    48aa:	2303      	movs	r3, #3
    48ac:	7023      	strb	r3, [r4, #0]
    off = boot_swap_info_off(fap);
    48ae:	4628      	mov	r0, r5
    48b0:	f7ff ffea 	bl	4888 <boot_swap_info_off>
    rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    48b4:	2301      	movs	r3, #1
    48b6:	f10d 0207 	add.w	r2, sp, #7
    48ba:	4601      	mov	r1, r0
    48bc:	4628      	mov	r0, r5
    48be:	f7ff fd09 	bl	42d4 <flash_area_read_is_empty>
    if (rc < 0) {
    48c2:	2800      	cmp	r0, #0
    48c4:	db3d      	blt.n	4942 <boot_read_swap_state+0xb4>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    48c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    48ca:	f003 020f 	and.w	r2, r3, #15
    48ce:	7062      	strb	r2, [r4, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    48d0:	091b      	lsrs	r3, r3, #4
    48d2:	7123      	strb	r3, [r4, #4]
    if (rc == 1 || state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    48d4:	2801      	cmp	r0, #1
    48d6:	d001      	beq.n	48dc <boot_read_swap_state+0x4e>
    48d8:	2a04      	cmp	r2, #4
    48da:	d903      	bls.n	48e4 <boot_read_swap_state+0x56>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    48dc:	2301      	movs	r3, #1
    48de:	7063      	strb	r3, [r4, #1]
        state->image_num = 0;
    48e0:	2300      	movs	r3, #0
    48e2:	7123      	strb	r3, [r4, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    48e4:	68a9      	ldr	r1, [r5, #8]
    rc = flash_area_read_is_empty(fap, off, &state->copy_done,
    48e6:	2301      	movs	r3, #1
    48e8:	1ca2      	adds	r2, r4, #2
    48ea:	3920      	subs	r1, #32
    48ec:	4628      	mov	r0, r5
    48ee:	f7ff fcf1 	bl	42d4 <flash_area_read_is_empty>
    if (rc < 0) {
    48f2:	2800      	cmp	r0, #0
    48f4:	db27      	blt.n	4946 <boot_read_swap_state+0xb8>
    if (rc == 1) {
    48f6:	2801      	cmp	r0, #1
    48f8:	d019      	beq.n	492e <boot_read_swap_state+0xa0>
        state->copy_done = boot_flag_decode(state->copy_done);
    48fa:	78a0      	ldrb	r0, [r4, #2]
    48fc:	f7ff ff50 	bl	47a0 <boot_flag_decode>
    4900:	70a0      	strb	r0, [r4, #2]
    return fap->fa_size - BOOT_MAGIC_SZ;
    4902:	68a9      	ldr	r1, [r5, #8]
    rc = flash_area_read_is_empty(fap, off, &state->image_ok,
    4904:	2301      	movs	r3, #1
    4906:	1ce2      	adds	r2, r4, #3
    4908:	3918      	subs	r1, #24
    490a:	4628      	mov	r0, r5
    490c:	f7ff fce2 	bl	42d4 <flash_area_read_is_empty>
    if (rc < 0) {
    4910:	2800      	cmp	r0, #0
    4912:	db1a      	blt.n	494a <boot_read_swap_state+0xbc>
    if (rc == 1) {
    4914:	2801      	cmp	r0, #1
    4916:	d00d      	beq.n	4934 <boot_read_swap_state+0xa6>
        state->image_ok = boot_flag_decode(state->image_ok);
    4918:	78e0      	ldrb	r0, [r4, #3]
    491a:	f7ff ff41 	bl	47a0 <boot_flag_decode>
    491e:	70e0      	strb	r0, [r4, #3]
    return 0;
    4920:	2000      	movs	r0, #0
    4922:	e00c      	b.n	493e <boot_read_swap_state+0xb0>
        state->magic = boot_magic_decode(magic);
    4924:	a802      	add	r0, sp, #8
    4926:	f7fc fc2b 	bl	1180 <boot_magic_decode>
    492a:	7020      	strb	r0, [r4, #0]
    492c:	e7bf      	b.n	48ae <boot_read_swap_state+0x20>
        state->copy_done = BOOT_FLAG_UNSET;
    492e:	2303      	movs	r3, #3
    4930:	70a3      	strb	r3, [r4, #2]
    4932:	e7e6      	b.n	4902 <boot_read_swap_state+0x74>
        state->image_ok = BOOT_FLAG_UNSET;
    4934:	2303      	movs	r3, #3
    4936:	70e3      	strb	r3, [r4, #3]
    return 0;
    4938:	2000      	movs	r0, #0
    493a:	e000      	b.n	493e <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    493c:	2001      	movs	r0, #1
}
    493e:	b007      	add	sp, #28
    4940:	bd30      	pop	{r4, r5, pc}
        return BOOT_EFLASH;
    4942:	2001      	movs	r0, #1
    4944:	e7fb      	b.n	493e <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    4946:	2001      	movs	r0, #1
    4948:	e7f9      	b.n	493e <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    494a:	2001      	movs	r0, #1
    494c:	e7f7      	b.n	493e <boot_read_swap_state+0xb0>

0000494e <boot_read_swap_state_by_id>:
{
    494e:	b510      	push	{r4, lr}
    4950:	b082      	sub	sp, #8
    4952:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    4954:	a901      	add	r1, sp, #4
    4956:	b2c0      	uxtb	r0, r0
    4958:	f7fd f9de 	bl	1d18 <flash_area_open>
    if (rc != 0) {
    495c:	b118      	cbz	r0, 4966 <boot_read_swap_state_by_id+0x18>
        return BOOT_EFLASH;
    495e:	2401      	movs	r4, #1
}
    4960:	4620      	mov	r0, r4
    4962:	b002      	add	sp, #8
    4964:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    4966:	4621      	mov	r1, r4
    4968:	9801      	ldr	r0, [sp, #4]
    496a:	f7ff ff90 	bl	488e <boot_read_swap_state>
    496e:	4604      	mov	r4, r0
    flash_area_close(fap);
    4970:	9801      	ldr	r0, [sp, #4]
    4972:	f000 fd35 	bl	53e0 <flash_area_close>
    return rc;
    4976:	e7f3      	b.n	4960 <boot_read_swap_state_by_id+0x12>

00004978 <boot_read_swap_size>:
{
    4978:	b530      	push	{r4, r5, lr}
    497a:	b083      	sub	sp, #12
    497c:	460d      	mov	r5, r1
    rc = boot_find_status(image_index, &fap);
    497e:	a901      	add	r1, sp, #4
    4980:	f7fc fc0a 	bl	1198 <boot_find_status>
    if (rc == 0) {
    4984:	4604      	mov	r4, r0
    4986:	b110      	cbz	r0, 498e <boot_read_swap_size+0x16>
}
    4988:	4620      	mov	r0, r4
    498a:	b003      	add	sp, #12
    498c:	bd30      	pop	{r4, r5, pc}
        off = boot_swap_size_off(fap);
    498e:	9c01      	ldr	r4, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    4990:	4620      	mov	r0, r4
    4992:	f7ff ff79 	bl	4888 <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    4996:	2304      	movs	r3, #4
    4998:	462a      	mov	r2, r5
    499a:	f1a0 0108 	sub.w	r1, r0, #8
    499e:	4620      	mov	r0, r4
    49a0:	f000 fd1f 	bl	53e2 <flash_area_read>
    49a4:	4604      	mov	r4, r0
        flash_area_close(fap);
    49a6:	9801      	ldr	r0, [sp, #4]
    49a8:	f000 fd1a 	bl	53e0 <flash_area_close>
    return rc;
    49ac:	e7ec      	b.n	4988 <boot_read_swap_size+0x10>

000049ae <boot_write_copy_done>:
{
    49ae:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    49b0:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    49b2:	2201      	movs	r2, #1
    49b4:	3920      	subs	r1, #32
    49b6:	f7ff ff2b 	bl	4810 <boot_write_trailer_flag>
}
    49ba:	bd08      	pop	{r3, pc}

000049bc <boot_write_image_ok>:
{
    49bc:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    49be:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    49c0:	2201      	movs	r2, #1
    49c2:	3918      	subs	r1, #24
    49c4:	f7ff ff24 	bl	4810 <boot_write_trailer_flag>
}
    49c8:	bd08      	pop	{r3, pc}

000049ca <boot_write_swap_info>:
{
    49ca:	b510      	push	{r4, lr}
    49cc:	b082      	sub	sp, #8
    49ce:	4604      	mov	r4, r0
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    49d0:	ea41 1202 	orr.w	r2, r1, r2, lsl #4
    49d4:	f88d 2007 	strb.w	r2, [sp, #7]
    off = boot_swap_info_off(fap);
    49d8:	f7ff ff56 	bl	4888 <boot_swap_info_off>
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    49dc:	2301      	movs	r3, #1
    49de:	f10d 0207 	add.w	r2, sp, #7
    49e2:	4601      	mov	r1, r0
    49e4:	4620      	mov	r0, r4
    49e6:	f7ff fee0 	bl	47aa <boot_write_trailer>
}
    49ea:	b002      	add	sp, #8
    49ec:	bd10      	pop	{r4, pc}

000049ee <boot_write_swap_size>:
{
    49ee:	b510      	push	{r4, lr}
    49f0:	b082      	sub	sp, #8
    49f2:	4604      	mov	r4, r0
    49f4:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    49f6:	f7ff ff47 	bl	4888 <boot_swap_info_off>
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    49fa:	2304      	movs	r3, #4
    49fc:	eb0d 0203 	add.w	r2, sp, r3
    4a00:	f1a0 0108 	sub.w	r1, r0, #8
    4a04:	4620      	mov	r0, r4
    4a06:	f7ff fed0 	bl	47aa <boot_write_trailer>
}
    4a0a:	b002      	add	sp, #8
    4a0c:	bd10      	pop	{r4, pc}

00004a0e <bootutil_img_hash>:
{
    4a0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4a12:	b09d      	sub	sp, #116	; 0x74
    4a14:	4615      	mov	r5, r2
    4a16:	4699      	mov	r9, r3
    4a18:	9f24      	ldr	r7, [sp, #144]	; 0x90
    4a1a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    4a1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    mbedtls_sha256_init(ctx);
    4a20:	a801      	add	r0, sp, #4
    4a22:	f002 fd7a 	bl	751a <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    4a26:	2100      	movs	r1, #0
    4a28:	a801      	add	r0, sp, #4
    4a2a:	f7fe fc99 	bl	3360 <mbedtls_sha256_starts_ret>
    if (seed && (seed_len > 0)) {
    4a2e:	b114      	cbz	r4, 4a36 <bootutil_img_hash+0x28>
    4a30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4a32:	2b00      	cmp	r3, #0
    4a34:	dc06      	bgt.n	4a44 <bootutil_img_hash+0x36>
    size = hdr_size = hdr->ih_hdr_size;
    4a36:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    4a38:	68ee      	ldr	r6, [r5, #12]
    4a3a:	4433      	add	r3, r6
    size += hdr->ih_protect_tlv_size;
    4a3c:	896e      	ldrh	r6, [r5, #10]
    4a3e:	441e      	add	r6, r3
    for (off = 0; off < size; off += blk_sz) {
    4a40:	2500      	movs	r5, #0
    4a42:	e013      	b.n	4a6c <bootutil_img_hash+0x5e>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    4a44:	461a      	mov	r2, r3
    4a46:	4621      	mov	r1, r4
    4a48:	a801      	add	r0, sp, #4
    4a4a:	f002 fd6c 	bl	7526 <mbedtls_sha256_update_ret>
    4a4e:	e7f2      	b.n	4a36 <bootutil_img_hash+0x28>
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    4a50:	4623      	mov	r3, r4
    4a52:	463a      	mov	r2, r7
    4a54:	4629      	mov	r1, r5
    4a56:	4648      	mov	r0, r9
    4a58:	f000 fcc3 	bl	53e2 <flash_area_read>
        if (rc) {
    4a5c:	4603      	mov	r3, r0
    4a5e:	b988      	cbnz	r0, 4a84 <bootutil_img_hash+0x76>
    4a60:	4622      	mov	r2, r4
    4a62:	4639      	mov	r1, r7
    4a64:	a801      	add	r0, sp, #4
    4a66:	f002 fd5e 	bl	7526 <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    4a6a:	4425      	add	r5, r4
    4a6c:	42b5      	cmp	r5, r6
    4a6e:	d204      	bcs.n	4a7a <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    4a70:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    4a72:	4544      	cmp	r4, r8
    4a74:	d9ec      	bls.n	4a50 <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    4a76:	4644      	mov	r4, r8
    4a78:	e7ea      	b.n	4a50 <bootutil_img_hash+0x42>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    4a7a:	9926      	ldr	r1, [sp, #152]	; 0x98
    4a7c:	a801      	add	r0, sp, #4
    4a7e:	f002 fd95 	bl	75ac <mbedtls_sha256_finish_ret>
    return 0;
    4a82:	2300      	movs	r3, #0
}
    4a84:	4618      	mov	r0, r3
    4a86:	b01d      	add	sp, #116	; 0x74
    4a88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00004a8c <bootutil_parse_rsakey>:
{
    4a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4a90:	b084      	sub	sp, #16
    4a92:	4604      	mov	r4, r0
    4a94:	460e      	mov	r6, r1
    4a96:	4615      	mov	r5, r2
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
    4a98:	2330      	movs	r3, #48	; 0x30
    4a9a:	aa03      	add	r2, sp, #12
    4a9c:	4629      	mov	r1, r5
    4a9e:	4630      	mov	r0, r6
    4aa0:	f001 f9f2 	bl	5e88 <mbedtls_asn1_get_tag>
    4aa4:	bba8      	cbnz	r0, 4b12 <bootutil_parse_rsakey+0x86>
    if (*p + len != end) {
    4aa6:	6833      	ldr	r3, [r6, #0]
    4aa8:	9a03      	ldr	r2, [sp, #12]
    4aaa:	4413      	add	r3, r2
    4aac:	42ab      	cmp	r3, r5
    4aae:	d133      	bne.n	4b18 <bootutil_parse_rsakey+0x8c>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    4ab0:	f104 0708 	add.w	r7, r4, #8
    4ab4:	463a      	mov	r2, r7
    4ab6:	4629      	mov	r1, r5
    4ab8:	4630      	mov	r0, r6
    4aba:	f001 f9f8 	bl	5eae <mbedtls_asn1_get_mpi>
    4abe:	bb28      	cbnz	r0, 4b0c <bootutil_parse_rsakey+0x80>
      (rc = mbedtls_asn1_get_mpi(p, end, &ctx->E)) != 0) {
    4ac0:	f104 0814 	add.w	r8, r4, #20
    4ac4:	4642      	mov	r2, r8
    4ac6:	4629      	mov	r1, r5
    4ac8:	4630      	mov	r0, r6
    4aca:	f001 f9f0 	bl	5eae <mbedtls_asn1_get_mpi>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    4ace:	b9e8      	cbnz	r0, 4b0c <bootutil_parse_rsakey+0x80>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    4ad0:	4638      	mov	r0, r7
    4ad2:	f001 fcfa 	bl	64ca <mbedtls_mpi_size>
    4ad6:	6060      	str	r0, [r4, #4]
    if (*p != end) {
    4ad8:	6833      	ldr	r3, [r6, #0]
    4ada:	42ab      	cmp	r3, r5
    4adc:	d11f      	bne.n	4b1e <bootutil_parse_rsakey+0x92>
    rc = mbedtls_rsa_import(ctx, &ctx->N, NULL, NULL, NULL, &ctx->E);
    4ade:	f8cd 8004 	str.w	r8, [sp, #4]
    4ae2:	2200      	movs	r2, #0
    4ae4:	9200      	str	r2, [sp, #0]
    4ae6:	4613      	mov	r3, r2
    4ae8:	4639      	mov	r1, r7
    4aea:	4620      	mov	r0, r4
    4aec:	f002 fc90 	bl	7410 <mbedtls_rsa_import>
    if (rc != 0) {
    4af0:	b9c0      	cbnz	r0, 4b24 <bootutil_parse_rsakey+0x98>
    rc = mbedtls_rsa_check_pubkey(ctx);
    4af2:	4620      	mov	r0, r4
    4af4:	f7fe fbc8 	bl	3288 <mbedtls_rsa_check_pubkey>
    if (rc != 0) {
    4af8:	4605      	mov	r5, r0
    4afa:	b9b0      	cbnz	r0, 4b2a <bootutil_parse_rsakey+0x9e>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    4afc:	4638      	mov	r0, r7
    4afe:	f001 fce4 	bl	64ca <mbedtls_mpi_size>
    4b02:	6060      	str	r0, [r4, #4]
}
    4b04:	4628      	mov	r0, r5
    4b06:	b004      	add	sp, #16
    4b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return -3;
    4b0c:	f06f 0502 	mvn.w	r5, #2
    4b10:	e7f8      	b.n	4b04 <bootutil_parse_rsakey+0x78>
        return -1;
    4b12:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    4b16:	e7f5      	b.n	4b04 <bootutil_parse_rsakey+0x78>
        return -2;
    4b18:	f06f 0501 	mvn.w	r5, #1
    4b1c:	e7f2      	b.n	4b04 <bootutil_parse_rsakey+0x78>
        return -4;
    4b1e:	f06f 0503 	mvn.w	r5, #3
    4b22:	e7ef      	b.n	4b04 <bootutil_parse_rsakey+0x78>
        return -5;
    4b24:	f06f 0504 	mvn.w	r5, #4
    4b28:	e7ec      	b.n	4b04 <bootutil_parse_rsakey+0x78>
        return -6;
    4b2a:	f06f 0505 	mvn.w	r5, #5
    4b2e:	e7e9      	b.n	4b04 <bootutil_parse_rsakey+0x78>

00004b30 <pss_mgf1>:
{
    4b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b32:	b0a5      	sub	sp, #148	; 0x94
    4b34:	4606      	mov	r6, r0
    4b36:	460f      	mov	r7, r1
    uint8_t counter[4] = { 0, 0, 0, 0 };
    4b38:	2300      	movs	r3, #0
    4b3a:	9308      	str	r3, [sp, #32]
    int count = PSS_MASK_LEN;
    4b3c:	24df      	movs	r4, #223	; 0xdf
    while (count > 0) {
    4b3e:	e007      	b.n	4b50 <pss_mgf1+0x20>
            bytes = count;
    4b40:	4625      	mov	r5, r4
        memcpy(mask, htmp, bytes);
    4b42:	462a      	mov	r2, r5
    4b44:	4669      	mov	r1, sp
    4b46:	4630      	mov	r0, r6
    4b48:	f000 fe48 	bl	57dc <memcpy>
        mask += bytes;
    4b4c:	442e      	add	r6, r5
        count -= bytes;
    4b4e:	1b64      	subs	r4, r4, r5
    while (count > 0) {
    4b50:	2c00      	cmp	r4, #0
    4b52:	dd1d      	ble.n	4b90 <pss_mgf1+0x60>
    mbedtls_sha256_init(ctx);
    4b54:	a809      	add	r0, sp, #36	; 0x24
    4b56:	f002 fce0 	bl	751a <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    4b5a:	2100      	movs	r1, #0
    4b5c:	a809      	add	r0, sp, #36	; 0x24
    4b5e:	f7fe fbff 	bl	3360 <mbedtls_sha256_starts_ret>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    4b62:	2220      	movs	r2, #32
    4b64:	4639      	mov	r1, r7
    4b66:	a809      	add	r0, sp, #36	; 0x24
    4b68:	f002 fcdd 	bl	7526 <mbedtls_sha256_update_ret>
    4b6c:	2204      	movs	r2, #4
    4b6e:	a908      	add	r1, sp, #32
    4b70:	a809      	add	r0, sp, #36	; 0x24
    4b72:	f002 fcd8 	bl	7526 <mbedtls_sha256_update_ret>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    4b76:	4669      	mov	r1, sp
    4b78:	a809      	add	r0, sp, #36	; 0x24
    4b7a:	f002 fd17 	bl	75ac <mbedtls_sha256_finish_ret>
        counter[3]++;
    4b7e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    4b82:	3301      	adds	r3, #1
    4b84:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
        if (bytes > count)
    4b88:	2c1f      	cmp	r4, #31
    4b8a:	ddd9      	ble.n	4b40 <pss_mgf1+0x10>
        bytes = PSS_HLEN;
    4b8c:	2520      	movs	r5, #32
    4b8e:	e7d8      	b.n	4b42 <pss_mgf1+0x12>
}
    4b90:	b025      	add	sp, #148	; 0x94
    4b92:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004b94 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint8_t type, bool prot)
{
    4b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4b98:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    4b9a:	2800      	cmp	r0, #0
    4b9c:	d04a      	beq.n	4c34 <bootutil_tlv_iter_begin+0xa0>
    4b9e:	4605      	mov	r5, r0
    4ba0:	2900      	cmp	r1, #0
    4ba2:	d04a      	beq.n	4c3a <bootutil_tlv_iter_begin+0xa6>
    4ba4:	2a00      	cmp	r2, #0
    4ba6:	d04b      	beq.n	4c40 <bootutil_tlv_iter_begin+0xac>
    4ba8:	4699      	mov	r9, r3
    4baa:	4617      	mov	r7, r2
    4bac:	460c      	mov	r4, r1
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    4bae:	890e      	ldrh	r6, [r1, #8]
    4bb0:	68cb      	ldr	r3, [r1, #12]
    4bb2:	441e      	add	r6, r3
    if (flash_area_read(fap, off_, &info, sizeof(info))) {
    4bb4:	2304      	movs	r3, #4
    4bb6:	eb0d 0203 	add.w	r2, sp, r3
    4bba:	4631      	mov	r1, r6
    4bbc:	4638      	mov	r0, r7
    4bbe:	f000 fc10 	bl	53e2 <flash_area_read>
    4bc2:	4680      	mov	r8, r0
    4bc4:	2800      	cmp	r0, #0
    4bc6:	d13e      	bne.n	4c46 <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    4bc8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4bcc:	f646 1308 	movw	r3, #26888	; 0x6908
    4bd0:	429a      	cmp	r2, r3
    4bd2:	d01e      	beq.n	4c12 <bootutil_tlv_iter_begin+0x7e>
        }

        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    4bd4:	8963      	ldrh	r3, [r4, #10]
    4bd6:	2b00      	cmp	r3, #0
    4bd8:	d13b      	bne.n	4c52 <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    4bda:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4bde:	f646 1307 	movw	r3, #26887	; 0x6907
    4be2:	429a      	cmp	r2, r3
    4be4:	d138      	bne.n	4c58 <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    4be6:	602c      	str	r4, [r5, #0]
    it->fap = fap;
    4be8:	606f      	str	r7, [r5, #4]
    it->type = type;
    4bea:	f885 9008 	strb.w	r9, [r5, #8]
    it->prot = prot;
    4bee:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    4bf2:	726b      	strb	r3, [r5, #9]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    4bf4:	8963      	ldrh	r3, [r4, #10]
    4bf6:	4433      	add	r3, r6
    4bf8:	60eb      	str	r3, [r5, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    4bfa:	8963      	ldrh	r3, [r4, #10]
    4bfc:	4433      	add	r3, r6
    4bfe:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    4c02:	4413      	add	r3, r2
    4c04:	616b      	str	r3, [r5, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    4c06:	3604      	adds	r6, #4
    4c08:	612e      	str	r6, [r5, #16]
    return 0;
}
    4c0a:	4640      	mov	r0, r8
    4c0c:	b003      	add	sp, #12
    4c0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    4c12:	8963      	ldrh	r3, [r4, #10]
    4c14:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    4c18:	428b      	cmp	r3, r1
    4c1a:	d117      	bne.n	4c4c <bootutil_tlv_iter_begin+0xb8>
        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
    4c1c:	2304      	movs	r3, #4
    4c1e:	eb0d 0203 	add.w	r2, sp, r3
    4c22:	4431      	add	r1, r6
    4c24:	4638      	mov	r0, r7
    4c26:	f000 fbdc 	bl	53e2 <flash_area_read>
    4c2a:	2800      	cmp	r0, #0
    4c2c:	d0d5      	beq.n	4bda <bootutil_tlv_iter_begin+0x46>
            return -1;
    4c2e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c32:	e7ea      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
        return -1;
    4c34:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c38:	e7e7      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
    4c3a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c3e:	e7e4      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
    4c40:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c44:	e7e1      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
        return -1;
    4c46:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c4a:	e7de      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
            return -1;
    4c4c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c50:	e7db      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
        return -1;
    4c52:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c56:	e7d8      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>
        return -1;
    4c58:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4c5c:	e7d5      	b.n	4c0a <bootutil_tlv_iter_begin+0x76>

00004c5e <bootutil_tlv_iter_next>:
                       uint8_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    4c5e:	2800      	cmp	r0, #0
    4c60:	d04b      	beq.n	4cfa <bootutil_tlv_iter_next+0x9c>
{
    4c62:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c64:	b083      	sub	sp, #12
    4c66:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    4c68:	6800      	ldr	r0, [r0, #0]
    4c6a:	2800      	cmp	r0, #0
    4c6c:	d049      	beq.n	4d02 <bootutil_tlv_iter_next+0xa4>
    4c6e:	461d      	mov	r5, r3
    4c70:	4616      	mov	r6, r2
    4c72:	460f      	mov	r7, r1
    4c74:	6863      	ldr	r3, [r4, #4]
    4c76:	b9fb      	cbnz	r3, 4cb8 <bootutil_tlv_iter_next+0x5a>
        return -1;
    4c78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4c7c:	e038      	b.n	4cf0 <bootutil_tlv_iter_next+0x92>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = flash_area_read(it->fap, it->tlv_off, &tlv, sizeof tlv);
    4c7e:	2304      	movs	r3, #4
    4c80:	eb0d 0203 	add.w	r2, sp, r3
    4c84:	6921      	ldr	r1, [r4, #16]
    4c86:	6860      	ldr	r0, [r4, #4]
    4c88:	f000 fbab 	bl	53e2 <flash_area_read>
        if (rc) {
    4c8c:	4601      	mov	r1, r0
    4c8e:	2800      	cmp	r0, #0
    4c90:	d13a      	bne.n	4d08 <bootutil_tlv_iter_next+0xaa>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    4c92:	7a63      	ldrb	r3, [r4, #9]
    4c94:	b11b      	cbz	r3, 4c9e <bootutil_tlv_iter_next+0x40>
    4c96:	6922      	ldr	r2, [r4, #16]
    4c98:	68e3      	ldr	r3, [r4, #12]
    4c9a:	429a      	cmp	r2, r3
    4c9c:	d237      	bcs.n	4d0e <bootutil_tlv_iter_next+0xb0>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    4c9e:	7a23      	ldrb	r3, [r4, #8]
    4ca0:	2bff      	cmp	r3, #255	; 0xff
    4ca2:	d017      	beq.n	4cd4 <bootutil_tlv_iter_next+0x76>
    4ca4:	f89d 2004 	ldrb.w	r2, [sp, #4]
    4ca8:	4293      	cmp	r3, r2
    4caa:	d013      	beq.n	4cd4 <bootutil_tlv_iter_next+0x76>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    4cac:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    4cb0:	6923      	ldr	r3, [r4, #16]
    4cb2:	4418      	add	r0, r3
    4cb4:	3004      	adds	r0, #4
    4cb6:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    4cb8:	6920      	ldr	r0, [r4, #16]
    4cba:	6963      	ldr	r3, [r4, #20]
    4cbc:	4298      	cmp	r0, r3
    4cbe:	d21a      	bcs.n	4cf6 <bootutil_tlv_iter_next+0x98>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    4cc0:	6823      	ldr	r3, [r4, #0]
    4cc2:	895b      	ldrh	r3, [r3, #10]
    4cc4:	2b00      	cmp	r3, #0
    4cc6:	d0da      	beq.n	4c7e <bootutil_tlv_iter_next+0x20>
    4cc8:	68e3      	ldr	r3, [r4, #12]
    4cca:	4283      	cmp	r3, r0
    4ccc:	d1d7      	bne.n	4c7e <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    4cce:	3004      	adds	r0, #4
    4cd0:	6120      	str	r0, [r4, #16]
    4cd2:	e7d4      	b.n	4c7e <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    4cd4:	b115      	cbz	r5, 4cdc <bootutil_tlv_iter_next+0x7e>
                *type = tlv.it_type;
    4cd6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4cda:	702b      	strb	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    4cdc:	6923      	ldr	r3, [r4, #16]
    4cde:	3304      	adds	r3, #4
    4ce0:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    4ce2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    4ce6:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    4ce8:	6922      	ldr	r2, [r4, #16]
    4cea:	4413      	add	r3, r2
    4cec:	3304      	adds	r3, #4
    4cee:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    4cf0:	4608      	mov	r0, r1
    4cf2:	b003      	add	sp, #12
    4cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    4cf6:	2101      	movs	r1, #1
    4cf8:	e7fa      	b.n	4cf0 <bootutil_tlv_iter_next+0x92>
        return -1;
    4cfa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    4cfe:	4608      	mov	r0, r1
    4d00:	4770      	bx	lr
        return -1;
    4d02:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4d06:	e7f3      	b.n	4cf0 <bootutil_tlv_iter_next+0x92>
            return -1;
    4d08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4d0c:	e7f0      	b.n	4cf0 <bootutil_tlv_iter_next+0x92>
            return 1;
    4d0e:	2101      	movs	r1, #1
    4d10:	e7ee      	b.n	4cf0 <bootutil_tlv_iter_next+0x92>

00004d12 <block_ptr>:
#define LVL_ARRAY_SZ(n) (n)
#endif

static void *block_ptr(struct sys_mem_pool_base *p, size_t lsz, int block)
{
	return (u8_t *)p->buf + lsz * block;
    4d12:	6800      	ldr	r0, [r0, #0]
}
    4d14:	fb01 0002 	mla	r0, r1, r2, r0
    4d18:	4770      	bx	lr

00004d1a <z_sys_mem_pool_base_init>:

	return (*word >> (4*(bit / 4))) & 0xf;
}

void z_sys_mem_pool_base_init(struct sys_mem_pool_base *p)
{
    4d1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d1c:	4604      	mov	r4, r0
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    4d1e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
    4d22:	6840      	ldr	r0, [r0, #4]
    4d24:	fb00 fc0c 	mul.w	ip, r0, ip
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    4d28:	6827      	ldr	r7, [r4, #0]
    4d2a:	4467      	add	r7, ip

	p->max_inline_level = -1;
    4d2c:	23ff      	movs	r3, #255	; 0xff
    4d2e:	72e3      	strb	r3, [r4, #11]

	for (i = 0; i < p->n_levels; i++) {
    4d30:	2200      	movs	r2, #0
    4d32:	e00a      	b.n	4d4a <z_sys_mem_pool_base_init+0x30>
		sys_dlist_init(&p->levels[i].free_list);

		if (nblocks <= sizeof(p->levels[i].bits)*8) {
			p->max_inline_level = i;
		} else {
			p->levels[i].bits_p = bits;
    4d34:	68e3      	ldr	r3, [r4, #12]
    4d36:	515f      	str	r7, [r3, r5]
			bits += (nblocks + 31)/32;
    4d38:	311f      	adds	r1, #31
    4d3a:	d417      	bmi.n	4d6c <z_sys_mem_pool_base_init+0x52>
    4d3c:	1149      	asrs	r1, r1, #5
    4d3e:	eb07 0781 	add.w	r7, r7, r1, lsl #2
		}

		sz = WB_DN(sz / 4);
    4d42:	0880      	lsrs	r0, r0, #2
    4d44:	f020 0003 	bic.w	r0, r0, #3
	for (i = 0; i < p->n_levels; i++) {
    4d48:	3201      	adds	r2, #1
    4d4a:	7aa3      	ldrb	r3, [r4, #10]
    4d4c:	4293      	cmp	r3, r2
    4d4e:	dd0f      	ble.n	4d70 <z_sys_mem_pool_base_init+0x56>
		int nblocks = buflen / sz;
    4d50:	fbbc f1f0 	udiv	r1, ip, r0
		sys_dlist_init(&p->levels[i].free_list);
    4d54:	68e3      	ldr	r3, [r4, #12]
    4d56:	eb02 0642 	add.w	r6, r2, r2, lsl #1
    4d5a:	00b5      	lsls	r5, r6, #2
    4d5c:	442b      	add	r3, r5
    4d5e:	1d1e      	adds	r6, r3, #4
	list->head = (sys_dnode_t *)list;
    4d60:	605e      	str	r6, [r3, #4]
	list->tail = (sys_dnode_t *)list;
    4d62:	609e      	str	r6, [r3, #8]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    4d64:	2920      	cmp	r1, #32
    4d66:	d8e5      	bhi.n	4d34 <z_sys_mem_pool_base_init+0x1a>
			p->max_inline_level = i;
    4d68:	72e2      	strb	r2, [r4, #11]
    4d6a:	e7ea      	b.n	4d42 <z_sys_mem_pool_base_init+0x28>
			bits += (nblocks + 31)/32;
    4d6c:	311f      	adds	r1, #31
    4d6e:	e7e5      	b.n	4d3c <z_sys_mem_pool_base_init+0x22>
	}

	for (i = 0; i < p->n_max; i++) {
    4d70:	2500      	movs	r5, #0
    4d72:	e00c      	b.n	4d8e <z_sys_mem_pool_base_init+0x74>
		void *block = block_ptr(p, p->max_sz, i);
    4d74:	462a      	mov	r2, r5
    4d76:	6861      	ldr	r1, [r4, #4]
    4d78:	4620      	mov	r0, r4
    4d7a:	f7ff ffca 	bl	4d12 <block_ptr>

		sys_dlist_append(&p->levels[0].free_list, block);
    4d7e:	68e3      	ldr	r3, [r4, #12]
    4d80:	1d1a      	adds	r2, r3, #4
	node->next = list;
    4d82:	6002      	str	r2, [r0, #0]
	node->prev = list->tail;
    4d84:	689a      	ldr	r2, [r3, #8]
    4d86:	6042      	str	r2, [r0, #4]
	list->tail->next = node;
    4d88:	6010      	str	r0, [r2, #0]
	list->tail = node;
    4d8a:	6098      	str	r0, [r3, #8]
	for (i = 0; i < p->n_max; i++) {
    4d8c:	3501      	adds	r5, #1
    4d8e:	8923      	ldrh	r3, [r4, #8]
    4d90:	42ab      	cmp	r3, r5
    4d92:	dcef      	bgt.n	4d74 <z_sys_mem_pool_base_init+0x5a>
	}
}
    4d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004d96 <arch_printk_char_out>:
}
    4d96:	2000      	movs	r0, #0
    4d98:	4770      	bx	lr

00004d9a <print_err>:
{
    4d9a:	b538      	push	{r3, r4, r5, lr}
    4d9c:	4604      	mov	r4, r0
    4d9e:	460d      	mov	r5, r1
	out('E', ctx);
    4da0:	2045      	movs	r0, #69	; 0x45
    4da2:	47a0      	blx	r4
	out('R', ctx);
    4da4:	4629      	mov	r1, r5
    4da6:	2052      	movs	r0, #82	; 0x52
    4da8:	47a0      	blx	r4
	out('R', ctx);
    4daa:	4629      	mov	r1, r5
    4dac:	2052      	movs	r0, #82	; 0x52
    4dae:	47a0      	blx	r4
}
    4db0:	bd38      	pop	{r3, r4, r5, pc}

00004db2 <_printk_hex_ulong>:
{
    4db2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4db6:	b083      	sub	sp, #12
    4db8:	4681      	mov	r9, r0
    4dba:	9100      	str	r1, [sp, #0]
    4dbc:	4690      	mov	r8, r2
    4dbe:	461e      	mov	r6, r3
    4dc0:	f89d b030 	ldrb.w	fp, [sp, #48]	; 0x30
	int digits = 0;
    4dc4:	2500      	movs	r5, #0
	int remaining = 16; /* 16 digits max */
    4dc6:	f04f 0a10 	mov.w	sl, #16
	int found_largest_digit = 0;
    4dca:	462f      	mov	r7, r5
	int shift = sizeof(num) * 8;
    4dcc:	2440      	movs	r4, #64	; 0x40
	while (shift >= 4) {
    4dce:	e007      	b.n	4de0 <_printk_hex_ulong+0x2e>
			nibble += nibble > 9 ? 87 : 48;
    4dd0:	2809      	cmp	r0, #9
    4dd2:	d92a      	bls.n	4e2a <_printk_hex_ulong+0x78>
    4dd4:	2357      	movs	r3, #87	; 0x57
			out((int)nibble, ctx);
    4dd6:	9900      	ldr	r1, [sp, #0]
    4dd8:	4418      	add	r0, r3
    4dda:	47c8      	blx	r9
			digits++;
    4ddc:	3501      	adds	r5, #1
			found_largest_digit = 1;
    4dde:	2701      	movs	r7, #1
	while (shift >= 4) {
    4de0:	2c03      	cmp	r4, #3
    4de2:	dd33      	ble.n	4e4c <_printk_hex_ulong+0x9a>
		shift -= 4;
    4de4:	3c04      	subs	r4, #4
		nibble = (num >> shift) & 0xf;
    4de6:	f1c4 0220 	rsb	r2, r4, #32
    4dea:	f1a4 0320 	sub.w	r3, r4, #32
    4dee:	fa28 f004 	lsr.w	r0, r8, r4
    4df2:	fa06 f202 	lsl.w	r2, r6, r2
    4df6:	4310      	orrs	r0, r2
    4df8:	fa26 f303 	lsr.w	r3, r6, r3
    4dfc:	4318      	orrs	r0, r3
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
    4dfe:	f010 000f 	ands.w	r0, r0, #15
    4e02:	d1e5      	bne.n	4dd0 <_printk_hex_ulong+0x1e>
    4e04:	2f00      	cmp	r7, #0
    4e06:	d1e3      	bne.n	4dd0 <_printk_hex_ulong+0x1e>
    4e08:	2c00      	cmp	r4, #0
    4e0a:	d0e1      	beq.n	4dd0 <_printk_hex_ulong+0x1e>
		if (remaining-- <= min_width) {
    4e0c:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
    4e10:	9301      	str	r3, [sp, #4]
    4e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e14:	459a      	cmp	sl, r3
    4e16:	dc16      	bgt.n	4e46 <_printk_hex_ulong+0x94>
			if (padding == PAD_ZERO_BEFORE) {
    4e18:	f1bb 0f01 	cmp.w	fp, #1
    4e1c:	d007      	beq.n	4e2e <_printk_hex_ulong+0x7c>
			} else if (padding == PAD_SPACE_BEFORE) {
    4e1e:	f1bb 0f02 	cmp.w	fp, #2
    4e22:	d00a      	beq.n	4e3a <_printk_hex_ulong+0x88>
		if (remaining-- <= min_width) {
    4e24:	f8dd a004 	ldr.w	sl, [sp, #4]
    4e28:	e7da      	b.n	4de0 <_printk_hex_ulong+0x2e>
			nibble += nibble > 9 ? 87 : 48;
    4e2a:	2330      	movs	r3, #48	; 0x30
    4e2c:	e7d3      	b.n	4dd6 <_printk_hex_ulong+0x24>
				out('0', ctx);
    4e2e:	9900      	ldr	r1, [sp, #0]
    4e30:	2030      	movs	r0, #48	; 0x30
    4e32:	47c8      	blx	r9
		if (remaining-- <= min_width) {
    4e34:	f8dd a004 	ldr.w	sl, [sp, #4]
    4e38:	e7d2      	b.n	4de0 <_printk_hex_ulong+0x2e>
				out(' ', ctx);
    4e3a:	9900      	ldr	r1, [sp, #0]
    4e3c:	2020      	movs	r0, #32
    4e3e:	47c8      	blx	r9
		if (remaining-- <= min_width) {
    4e40:	f8dd a004 	ldr.w	sl, [sp, #4]
    4e44:	e7cc      	b.n	4de0 <_printk_hex_ulong+0x2e>
    4e46:	f8dd a004 	ldr.w	sl, [sp, #4]
    4e4a:	e7c9      	b.n	4de0 <_printk_hex_ulong+0x2e>
	if (padding == PAD_SPACE_AFTER) {
    4e4c:	f1bb 0f03 	cmp.w	fp, #3
    4e50:	d002      	beq.n	4e58 <_printk_hex_ulong+0xa6>
}
    4e52:	b003      	add	sp, #12
    4e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		remaining = min_width * 2 - digits;
    4e58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e5a:	ebc5 0543 	rsb	r5, r5, r3, lsl #1
		while (remaining-- > 0) {
    4e5e:	e003      	b.n	4e68 <_printk_hex_ulong+0xb6>
			out(' ', ctx);
    4e60:	9900      	ldr	r1, [sp, #0]
    4e62:	2020      	movs	r0, #32
    4e64:	47c8      	blx	r9
		while (remaining-- > 0) {
    4e66:	4625      	mov	r5, r4
    4e68:	1e6c      	subs	r4, r5, #1
    4e6a:	2d00      	cmp	r5, #0
    4e6c:	dcf8      	bgt.n	4e60 <_printk_hex_ulong+0xae>
    4e6e:	e7f0      	b.n	4e52 <_printk_hex_ulong+0xa0>

00004e70 <z_vprintk>:
{
    4e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4e74:	b087      	sub	sp, #28
    4e76:	4607      	mov	r7, r0
    4e78:	460e      	mov	r6, r1
    4e7a:	4614      	mov	r4, r2
    4e7c:	9305      	str	r3, [sp, #20]
	char length_mod = 0;
    4e7e:	f04f 0800 	mov.w	r8, #0
	int min_width = -1;
    4e82:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
    4e86:	46c2      	mov	sl, r8
	int might_format = 0; /* 1 if encountered a '%' */
    4e88:	4645      	mov	r5, r8
	while (*fmt) {
    4e8a:	e002      	b.n	4e92 <z_vprintk+0x22>
				out((int)*fmt, ctx);
    4e8c:	4631      	mov	r1, r6
    4e8e:	47b8      	blx	r7
		++fmt;
    4e90:	3401      	adds	r4, #1
	while (*fmt) {
    4e92:	7820      	ldrb	r0, [r4, #0]
    4e94:	2800      	cmp	r0, #0
    4e96:	f000 8188 	beq.w	51aa <z_vprintk+0x33a>
		if (!might_format) {
    4e9a:	b945      	cbnz	r5, 4eae <z_vprintk+0x3e>
			if (*fmt != '%') {
    4e9c:	2825      	cmp	r0, #37	; 0x25
    4e9e:	d1f5      	bne.n	4e8c <z_vprintk+0x1c>
				length_mod = 0;
    4ea0:	f04f 0800 	mov.w	r8, #0
				min_width = -1;
    4ea4:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
				padding = PAD_NONE;
    4ea8:	46c2      	mov	sl, r8
				might_format = 1;
    4eaa:	2501      	movs	r5, #1
    4eac:	e7f0      	b.n	4e90 <z_vprintk+0x20>
			switch (*fmt) {
    4eae:	4602      	mov	r2, r0
    4eb0:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
    4eb4:	2b55      	cmp	r3, #85	; 0x55
    4eb6:	f200 816a 	bhi.w	518e <z_vprintk+0x31e>
    4eba:	e8df f013 	tbh	[pc, r3, lsl #1]
    4ebe:	0163      	.short	0x0163
    4ec0:	01680168 	.word	0x01680168
    4ec4:	01680168 	.word	0x01680168
    4ec8:	01680168 	.word	0x01680168
    4ecc:	01700168 	.word	0x01700168
    4ed0:	01680168 	.word	0x01680168
    4ed4:	005d0056 	.word	0x005d0056
    4ed8:	005d005d 	.word	0x005d005d
    4edc:	005d005d 	.word	0x005d005d
    4ee0:	005d005d 	.word	0x005d005d
    4ee4:	005d005d 	.word	0x005d005d
    4ee8:	01680168 	.word	0x01680168
    4eec:	01680168 	.word	0x01680168
    4ef0:	01680168 	.word	0x01680168
    4ef4:	01680168 	.word	0x01680168
    4ef8:	01680168 	.word	0x01680168
    4efc:	01680168 	.word	0x01680168
    4f00:	01680168 	.word	0x01680168
    4f04:	01680168 	.word	0x01680168
    4f08:	01680168 	.word	0x01680168
    4f0c:	01680168 	.word	0x01680168
    4f10:	01680168 	.word	0x01680168
    4f14:	01680168 	.word	0x01680168
    4f18:	01680168 	.word	0x01680168
    4f1c:	01680168 	.word	0x01680168
    4f20:	01680168 	.word	0x01680168
    4f24:	0168010d 	.word	0x0168010d
    4f28:	01680168 	.word	0x01680168
    4f2c:	01680168 	.word	0x01680168
    4f30:	01680168 	.word	0x01680168
    4f34:	01680168 	.word	0x01680168
    4f38:	015b0168 	.word	0x015b0168
    4f3c:	0168008b 	.word	0x0168008b
    4f40:	01680168 	.word	0x01680168
    4f44:	008b0071 	.word	0x008b0071
    4f48:	01680168 	.word	0x01680168
    4f4c:	01680071 	.word	0x01680071
    4f50:	01680168 	.word	0x01680168
    4f54:	01680103 	.word	0x01680103
    4f58:	013b0168 	.word	0x013b0168
    4f5c:	00d00168 	.word	0x00d00168
    4f60:	01680168 	.word	0x01680168
    4f64:	0168010d 	.word	0x0168010d
    4f68:	0071      	.short	0x0071
				if (min_width < 0 && padding == PAD_NONE) {
    4f6a:	f1b9 0f00 	cmp.w	r9, #0
    4f6e:	da03      	bge.n	4f78 <z_vprintk+0x108>
    4f70:	f1ba 0f00 	cmp.w	sl, #0
    4f74:	f000 8116 	beq.w	51a4 <z_vprintk+0x334>
				if (min_width < 0) {
    4f78:	f1b9 0f00 	cmp.w	r9, #0
    4f7c:	db0d      	blt.n	4f9a <z_vprintk+0x12a>
					min_width = 10 * min_width + *fmt - '0';
    4f7e:	eb09 0389 	add.w	r3, r9, r9, lsl #2
    4f82:	ea4f 0943 	mov.w	r9, r3, lsl #1
    4f86:	4491      	add	r9, r2
    4f88:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
				if (padding == PAD_NONE) {
    4f8c:	f1ba 0f00 	cmp.w	sl, #0
    4f90:	f47f af7e 	bne.w	4e90 <z_vprintk+0x20>
					padding = PAD_SPACE_BEFORE;
    4f94:	f04f 0a02 	mov.w	sl, #2
				goto still_might_format;
    4f98:	e77a      	b.n	4e90 <z_vprintk+0x20>
					min_width = *fmt - '0';
    4f9a:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
    4f9e:	e7f5      	b.n	4f8c <z_vprintk+0x11c>
				if (*fmt == 'h' && length_mod == 'h') {
    4fa0:	2868      	cmp	r0, #104	; 0x68
    4fa2:	d00c      	beq.n	4fbe <z_vprintk+0x14e>
				} else if (*fmt == 'l' && length_mod == 'l') {
    4fa4:	286c      	cmp	r0, #108	; 0x6c
    4fa6:	d010      	beq.n	4fca <z_vprintk+0x15a>
				} else if (length_mod == 0) {
    4fa8:	f1b8 0f00 	cmp.w	r8, #0
    4fac:	d00b      	beq.n	4fc6 <z_vprintk+0x156>
					out((int)'%', ctx);
    4fae:	4631      	mov	r1, r6
    4fb0:	2025      	movs	r0, #37	; 0x25
    4fb2:	47b8      	blx	r7
					out((int)*fmt, ctx);
    4fb4:	4631      	mov	r1, r6
    4fb6:	7820      	ldrb	r0, [r4, #0]
    4fb8:	47b8      	blx	r7
			might_format = 0;
    4fba:	2500      	movs	r5, #0
					break;
    4fbc:	e768      	b.n	4e90 <z_vprintk+0x20>
				if (*fmt == 'h' && length_mod == 'h') {
    4fbe:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
    4fc2:	d1ef      	bne.n	4fa4 <z_vprintk+0x134>
					length_mod = 'H';
    4fc4:	2048      	movs	r0, #72	; 0x48
				goto still_might_format;
    4fc6:	4680      	mov	r8, r0
    4fc8:	e762      	b.n	4e90 <z_vprintk+0x20>
				} else if (*fmt == 'l' && length_mod == 'l') {
    4fca:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    4fce:	d1eb      	bne.n	4fa8 <z_vprintk+0x138>
					length_mod = 'L';
    4fd0:	204c      	movs	r0, #76	; 0x4c
    4fd2:	e7f8      	b.n	4fc6 <z_vprintk+0x156>
				if (length_mod == 'z') {
    4fd4:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    4fd8:	d00a      	beq.n	4ff0 <z_vprintk+0x180>
				} else if (length_mod == 'l') {
    4fda:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    4fde:	d017      	beq.n	5010 <z_vprintk+0x1a0>
				} else if (length_mod == 'L') {
    4fe0:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    4fe4:	d019      	beq.n	501a <z_vprintk+0x1aa>
					d = va_arg(ap, int);
    4fe6:	9b05      	ldr	r3, [sp, #20]
    4fe8:	1d1a      	adds	r2, r3, #4
    4fea:	9205      	str	r2, [sp, #20]
    4fec:	681d      	ldr	r5, [r3, #0]
    4fee:	e003      	b.n	4ff8 <z_vprintk+0x188>
					d = va_arg(ap, ssize_t);
    4ff0:	9b05      	ldr	r3, [sp, #20]
    4ff2:	1d1a      	adds	r2, r3, #4
    4ff4:	9205      	str	r2, [sp, #20]
    4ff6:	681d      	ldr	r5, [r3, #0]
				if (d < 0) {
    4ff8:	2d00      	cmp	r5, #0
    4ffa:	db29      	blt.n	5050 <z_vprintk+0x1e0>
				_printk_dec_ulong(out, ctx, d, padding,
    4ffc:	f8cd 9000 	str.w	r9, [sp]
    5000:	4653      	mov	r3, sl
    5002:	462a      	mov	r2, r5
    5004:	4631      	mov	r1, r6
    5006:	4638      	mov	r0, r7
    5008:	f7fc fb34 	bl	1674 <_printk_dec_ulong>
			might_format = 0;
    500c:	2500      	movs	r5, #0
				break;
    500e:	e73f      	b.n	4e90 <z_vprintk+0x20>
					d = va_arg(ap, long);
    5010:	9b05      	ldr	r3, [sp, #20]
    5012:	1d1a      	adds	r2, r3, #4
    5014:	9205      	str	r2, [sp, #20]
    5016:	681d      	ldr	r5, [r3, #0]
    5018:	e7ee      	b.n	4ff8 <z_vprintk+0x188>
					long long lld = va_arg(ap, long long);
    501a:	9b05      	ldr	r3, [sp, #20]
    501c:	3307      	adds	r3, #7
    501e:	f023 0307 	bic.w	r3, r3, #7
    5022:	f103 0208 	add.w	r2, r3, #8
    5026:	9205      	str	r2, [sp, #20]
    5028:	681d      	ldr	r5, [r3, #0]
    502a:	685b      	ldr	r3, [r3, #4]
					if (lld > __LONG_MAX__ ||
    502c:	f115 4200 	adds.w	r2, r5, #2147483648	; 0x80000000
    5030:	9202      	str	r2, [sp, #8]
    5032:	f143 0300 	adc.w	r3, r3, #0
    5036:	9303      	str	r3, [sp, #12]
    5038:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    503c:	2b01      	cmp	r3, #1
    503e:	bf08      	it	eq
    5040:	2a00      	cmpeq	r2, #0
    5042:	d3d9      	bcc.n	4ff8 <z_vprintk+0x188>
						print_err(out, ctx);
    5044:	4631      	mov	r1, r6
    5046:	4638      	mov	r0, r7
    5048:	f7ff fea7 	bl	4d9a <print_err>
			might_format = 0;
    504c:	2500      	movs	r5, #0
						break;
    504e:	e71f      	b.n	4e90 <z_vprintk+0x20>
					out((int)'-', ctx);
    5050:	4631      	mov	r1, r6
    5052:	202d      	movs	r0, #45	; 0x2d
    5054:	47b8      	blx	r7
					d = -d;
    5056:	426d      	negs	r5, r5
					min_width--;
    5058:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    505c:	e7ce      	b.n	4ffc <z_vprintk+0x18c>
				if (length_mod == 'z') {
    505e:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    5062:	d00a      	beq.n	507a <z_vprintk+0x20a>
				} else if (length_mod == 'l') {
    5064:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    5068:	d014      	beq.n	5094 <z_vprintk+0x224>
				} else if (length_mod == 'L') {
    506a:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    506e:	d016      	beq.n	509e <z_vprintk+0x22e>
					u = va_arg(ap, unsigned int);
    5070:	9b05      	ldr	r3, [sp, #20]
    5072:	1d1a      	adds	r2, r3, #4
    5074:	9205      	str	r2, [sp, #20]
    5076:	681a      	ldr	r2, [r3, #0]
    5078:	e003      	b.n	5082 <z_vprintk+0x212>
					u = va_arg(ap, size_t);
    507a:	9b05      	ldr	r3, [sp, #20]
    507c:	1d1a      	adds	r2, r3, #4
    507e:	9205      	str	r2, [sp, #20]
    5080:	681a      	ldr	r2, [r3, #0]
				_printk_dec_ulong(out, ctx, u, padding,
    5082:	f8cd 9000 	str.w	r9, [sp]
    5086:	4653      	mov	r3, sl
    5088:	4631      	mov	r1, r6
    508a:	4638      	mov	r0, r7
    508c:	f7fc faf2 	bl	1674 <_printk_dec_ulong>
			might_format = 0;
    5090:	2500      	movs	r5, #0
				break;
    5092:	e6fd      	b.n	4e90 <z_vprintk+0x20>
					u = va_arg(ap, unsigned long);
    5094:	9b05      	ldr	r3, [sp, #20]
    5096:	1d1a      	adds	r2, r3, #4
    5098:	9205      	str	r2, [sp, #20]
    509a:	681a      	ldr	r2, [r3, #0]
    509c:	e7f1      	b.n	5082 <z_vprintk+0x212>
					unsigned long long llu =
    509e:	9b05      	ldr	r3, [sp, #20]
    50a0:	3307      	adds	r3, #7
    50a2:	f023 0307 	bic.w	r3, r3, #7
    50a6:	f103 0208 	add.w	r2, r3, #8
    50aa:	9205      	str	r2, [sp, #20]
    50ac:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (llu > ~0UL) {
    50b0:	2b01      	cmp	r3, #1
    50b2:	bf08      	it	eq
    50b4:	2a00      	cmpeq	r2, #0
    50b6:	d3e4      	bcc.n	5082 <z_vprintk+0x212>
						print_err(out, ctx);
    50b8:	4631      	mov	r1, r6
    50ba:	4638      	mov	r0, r7
    50bc:	f7ff fe6d 	bl	4d9a <print_err>
			might_format = 0;
    50c0:	2500      	movs	r5, #0
						break;
    50c2:	e6e5      	b.n	4e90 <z_vprintk+0x20>
				out('0', ctx);
    50c4:	4631      	mov	r1, r6
    50c6:	2030      	movs	r0, #48	; 0x30
    50c8:	47b8      	blx	r7
				out('x', ctx);
    50ca:	4631      	mov	r1, r6
    50cc:	2078      	movs	r0, #120	; 0x78
    50ce:	47b8      	blx	r7
					min_width = 8;
    50d0:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
    50d4:	f04f 0a01 	mov.w	sl, #1
				if (*fmt == 'p') {
    50d8:	7823      	ldrb	r3, [r4, #0]
    50da:	2b70      	cmp	r3, #112	; 0x70
    50dc:	d00b      	beq.n	50f6 <z_vprintk+0x286>
				} else if (length_mod == 'l') {
    50de:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    50e2:	d017      	beq.n	5114 <z_vprintk+0x2a4>
				} else if (length_mod == 'L') {
    50e4:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    50e8:	d01a      	beq.n	5120 <z_vprintk+0x2b0>
					x = va_arg(ap, unsigned int);
    50ea:	9b05      	ldr	r3, [sp, #20]
    50ec:	1d1a      	adds	r2, r3, #4
    50ee:	9205      	str	r2, [sp, #20]
    50f0:	681a      	ldr	r2, [r3, #0]
    50f2:	2300      	movs	r3, #0
    50f4:	e004      	b.n	5100 <z_vprintk+0x290>
					x = (uintptr_t)va_arg(ap, void *);
    50f6:	9b05      	ldr	r3, [sp, #20]
    50f8:	1d1a      	adds	r2, r3, #4
    50fa:	9205      	str	r2, [sp, #20]
    50fc:	681a      	ldr	r2, [r3, #0]
    50fe:	2300      	movs	r3, #0
				_printk_hex_ulong(out, ctx, x, padding,
    5100:	f8cd 9004 	str.w	r9, [sp, #4]
    5104:	f8cd a000 	str.w	sl, [sp]
    5108:	4631      	mov	r1, r6
    510a:	4638      	mov	r0, r7
    510c:	f7ff fe51 	bl	4db2 <_printk_hex_ulong>
			might_format = 0;
    5110:	2500      	movs	r5, #0
				break;
    5112:	e6bd      	b.n	4e90 <z_vprintk+0x20>
					x = va_arg(ap, unsigned long);
    5114:	9b05      	ldr	r3, [sp, #20]
    5116:	1d1a      	adds	r2, r3, #4
    5118:	9205      	str	r2, [sp, #20]
    511a:	681a      	ldr	r2, [r3, #0]
    511c:	2300      	movs	r3, #0
    511e:	e7ef      	b.n	5100 <z_vprintk+0x290>
					x = va_arg(ap, unsigned long long);
    5120:	9b05      	ldr	r3, [sp, #20]
    5122:	3307      	adds	r3, #7
    5124:	f023 0307 	bic.w	r3, r3, #7
    5128:	f103 0208 	add.w	r2, r3, #8
    512c:	9205      	str	r2, [sp, #20]
    512e:	681a      	ldr	r2, [r3, #0]
    5130:	685b      	ldr	r3, [r3, #4]
    5132:	e7e5      	b.n	5100 <z_vprintk+0x290>
				char *s = va_arg(ap, char *);
    5134:	9b05      	ldr	r3, [sp, #20]
    5136:	1d1a      	adds	r2, r3, #4
    5138:	9205      	str	r2, [sp, #20]
    513a:	f8d3 b000 	ldr.w	fp, [r3]
    513e:	465d      	mov	r5, fp
				while (*s) {
    5140:	e002      	b.n	5148 <z_vprintk+0x2d8>
					out((int)(*s++), ctx);
    5142:	3501      	adds	r5, #1
    5144:	4631      	mov	r1, r6
    5146:	47b8      	blx	r7
				while (*s) {
    5148:	7828      	ldrb	r0, [r5, #0]
    514a:	2800      	cmp	r0, #0
    514c:	d1f9      	bne.n	5142 <z_vprintk+0x2d2>
				if (padding == PAD_SPACE_AFTER) {
    514e:	f1ba 0f03 	cmp.w	sl, #3
    5152:	d001      	beq.n	5158 <z_vprintk+0x2e8>
			might_format = 0;
    5154:	2500      	movs	r5, #0
    5156:	e69b      	b.n	4e90 <z_vprintk+0x20>
					int remaining = min_width - (s - start);
    5158:	eba5 030b 	sub.w	r3, r5, fp
    515c:	eba9 0303 	sub.w	r3, r9, r3
					while (remaining-- > 0) {
    5160:	e003      	b.n	516a <z_vprintk+0x2fa>
						out(' ', ctx);
    5162:	4631      	mov	r1, r6
    5164:	2020      	movs	r0, #32
    5166:	47b8      	blx	r7
					while (remaining-- > 0) {
    5168:	462b      	mov	r3, r5
    516a:	1e5d      	subs	r5, r3, #1
    516c:	2b00      	cmp	r3, #0
    516e:	dcf8      	bgt.n	5162 <z_vprintk+0x2f2>
			might_format = 0;
    5170:	2500      	movs	r5, #0
    5172:	e68d      	b.n	4e90 <z_vprintk+0x20>
				int c = va_arg(ap, int);
    5174:	9b05      	ldr	r3, [sp, #20]
    5176:	1d1a      	adds	r2, r3, #4
    5178:	9205      	str	r2, [sp, #20]
				out(c, ctx);
    517a:	4631      	mov	r1, r6
    517c:	6818      	ldr	r0, [r3, #0]
    517e:	47b8      	blx	r7
			might_format = 0;
    5180:	2500      	movs	r5, #0
				break;
    5182:	e685      	b.n	4e90 <z_vprintk+0x20>
				out((int)'%', ctx);
    5184:	4631      	mov	r1, r6
    5186:	2025      	movs	r0, #37	; 0x25
    5188:	47b8      	blx	r7
			might_format = 0;
    518a:	2500      	movs	r5, #0
				break;
    518c:	e680      	b.n	4e90 <z_vprintk+0x20>
				out((int)'%', ctx);
    518e:	4631      	mov	r1, r6
    5190:	2025      	movs	r0, #37	; 0x25
    5192:	47b8      	blx	r7
				out((int)*fmt, ctx);
    5194:	4631      	mov	r1, r6
    5196:	7820      	ldrb	r0, [r4, #0]
    5198:	47b8      	blx	r7
			might_format = 0;
    519a:	2500      	movs	r5, #0
				break;
    519c:	e678      	b.n	4e90 <z_vprintk+0x20>
				padding = PAD_SPACE_AFTER;
    519e:	f04f 0a03 	mov.w	sl, #3
    51a2:	e675      	b.n	4e90 <z_vprintk+0x20>
					padding = PAD_ZERO_BEFORE;
    51a4:	f04f 0a01 	mov.w	sl, #1
    51a8:	e672      	b.n	4e90 <z_vprintk+0x20>
}
    51aa:	b007      	add	sp, #28
    51ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000051b0 <printk>:
{
    51b0:	b40f      	push	{r0, r1, r2, r3}
    51b2:	b500      	push	{lr}
    51b4:	b083      	sub	sp, #12
    51b6:	a904      	add	r1, sp, #16
    51b8:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    51bc:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    51be:	f7fc fab7 	bl	1730 <vprintk>
}
    51c2:	b003      	add	sp, #12
    51c4:	f85d eb04 	ldr.w	lr, [sp], #4
    51c8:	b004      	add	sp, #16
    51ca:	4770      	bx	lr

000051cc <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    51cc:	4770      	bx	lr

000051ce <z_platform_init>:
{
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
    51ce:	b508      	push	{r3, lr}
	SystemInit();
    51d0:	f7fe fd56 	bl	3c80 <SystemInit>
}
    51d4:	bd08      	pop	{r3, pc}

000051d6 <dummy_timestamp>:
}
    51d6:	2000      	movs	r0, #0
    51d8:	4770      	bx	lr

000051da <k_cycle_get_32_wrapper>:
{
    51da:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern u32_t z_timer_cycle_get_32(void);

static inline u32_t arch_k_cycle_get_32(void)
{
	return z_timer_cycle_get_32();
    51dc:	f7fc fee0 	bl	1fa0 <z_timer_cycle_get_32>
}
    51e0:	bd08      	pop	{r3, pc}

000051e2 <log_string_sync>:
{
    51e2:	b40e      	push	{r1, r2, r3}
    51e4:	b500      	push	{lr}
    51e6:	b082      	sub	sp, #8
    51e8:	aa03      	add	r2, sp, #12
    51ea:	f852 1b04 	ldr.w	r1, [r2], #4
	va_start(ap, fmt);
    51ee:	9201      	str	r2, [sp, #4]
	log_generic(src_level, fmt, ap);
    51f0:	f7fc fac2 	bl	1778 <log_generic>
}
    51f4:	b002      	add	sp, #8
    51f6:	f85d eb04 	ldr.w	lr, [sp], #4
    51fa:	b003      	add	sp, #12
    51fc:	4770      	bx	lr

000051fe <enable_logger>:

K_THREAD_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(struct device *arg)
{
    51fe:	b508      	push	{r3, lr}
				K_THREAD_STACK_SIZEOF(logging_stack),
				log_process_thread_func, NULL, NULL, NULL,
				K_LOWEST_APPLICATION_THREAD_PRIO, 0, K_NO_WAIT);
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    5200:	f7fc fb26 	bl	1850 <log_init>
	}

	return 0;
}
    5204:	2000      	movs	r0, #0
    5206:	bd08      	pop	{r3, pc}

00005208 <buffer_write>:
{
    5208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    520a:	4607      	mov	r7, r0
    520c:	460d      	mov	r5, r1
    520e:	4614      	mov	r4, r2
    5210:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
    5212:	4632      	mov	r2, r6
    5214:	4621      	mov	r1, r4
    5216:	4628      	mov	r0, r5
    5218:	47b8      	blx	r7
		buf += processed;
    521a:	4405      	add	r5, r0
	} while (len != 0);
    521c:	1a24      	subs	r4, r4, r0
    521e:	d1f8      	bne.n	5212 <buffer_write+0xa>
}
    5220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005222 <ends_with_newline>:
	char c = '\0';
    5222:	2200      	movs	r2, #0
	while (*fmt != '\0') {
    5224:	7803      	ldrb	r3, [r0, #0]
    5226:	b113      	cbz	r3, 522e <ends_with_newline+0xc>
		fmt++;
    5228:	3001      	adds	r0, #1
		c = *fmt;
    522a:	461a      	mov	r2, r3
    522c:	e7fa      	b.n	5224 <ends_with_newline+0x2>
}
    522e:	2a0a      	cmp	r2, #10
    5230:	bf14      	ite	ne
    5232:	2000      	movne	r0, #0
    5234:	2001      	moveq	r0, #1
    5236:	4770      	bx	lr

00005238 <color_prefix>:
{
    5238:	b508      	push	{r3, lr}
	color_print(log_output, color, true, level);
    523a:	4613      	mov	r3, r2
    523c:	2201      	movs	r2, #1
    523e:	f7fc fbb7 	bl	19b0 <color_print>
}
    5242:	bd08      	pop	{r3, pc}

00005244 <color_postfix>:
{
    5244:	b508      	push	{r3, lr}
	color_print(log_output, color, false, level);
    5246:	4613      	mov	r3, r2
    5248:	2200      	movs	r2, #0
    524a:	f7fc fbb1 	bl	19b0 <color_print>
}
    524e:	bd08      	pop	{r3, pc}

00005250 <postfix_print>:
{
    5250:	b538      	push	{r3, r4, r5, lr}
    5252:	4605      	mov	r5, r0
    5254:	460c      	mov	r4, r1
	color_postfix(log_output, (flags & LOG_OUTPUT_FLAG_COLORS),
    5256:	f001 0101 	and.w	r1, r1, #1
    525a:	f7ff fff3 	bl	5244 <color_postfix>
	newline_print(log_output, flags);
    525e:	4621      	mov	r1, r4
    5260:	4628      	mov	r0, r5
    5262:	f7fc fbbb 	bl	19dc <newline_print>
}
    5266:	bd38      	pop	{r3, r4, r5, pc}

00005268 <prefix_print>:
{
    5268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    526c:	b083      	sub	sp, #12
    526e:	4604      	mov	r4, r0
    5270:	4690      	mov	r8, r2
    5272:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    5276:	f001 0901 	and.w	r9, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    527a:	f3c1 07c0 	ubfx	r7, r1, #3, #1
	if (stamp) {
    527e:	f011 0602 	ands.w	r6, r1, #2
    5282:	d113      	bne.n	52ac <prefix_print+0x44>
		color_prefix(log_output, colors_on, level);
    5284:	462a      	mov	r2, r5
    5286:	4649      	mov	r1, r9
    5288:	4620      	mov	r0, r4
    528a:	f7ff ffd5 	bl	5238 <color_prefix>
		length += ids_print(log_output, level_on, func_on,
    528e:	9501      	str	r5, [sp, #4]
    5290:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    5294:	9300      	str	r3, [sp, #0]
    5296:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    529a:	4642      	mov	r2, r8
    529c:	4639      	mov	r1, r7
    529e:	4620      	mov	r0, r4
    52a0:	f7fc fc0e 	bl	1ac0 <ids_print>
}
    52a4:	4430      	add	r0, r6
    52a6:	b003      	add	sp, #12
    52a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		length += timestamp_print(log_output, flags, timestamp);
    52ac:	461a      	mov	r2, r3
    52ae:	f7fc fb39 	bl	1924 <timestamp_print>
    52b2:	4606      	mov	r6, r0
    52b4:	e7e6      	b.n	5284 <prefix_print+0x1c>

000052b6 <log_output_flush>:
{
    52b6:	b510      	push	{r4, lr}
    52b8:	4604      	mov	r4, r0
		     log_output->control_block->offset,
    52ba:	6842      	ldr	r2, [r0, #4]
	buffer_write(log_output->func, log_output->buf,
    52bc:	6853      	ldr	r3, [r2, #4]
    52be:	6812      	ldr	r2, [r2, #0]
    52c0:	6881      	ldr	r1, [r0, #8]
    52c2:	6800      	ldr	r0, [r0, #0]
    52c4:	f7ff ffa0 	bl	5208 <buffer_write>
	log_output->control_block->offset = 0;
    52c8:	6863      	ldr	r3, [r4, #4]
    52ca:	2200      	movs	r2, #0
    52cc:	601a      	str	r2, [r3, #0]
}
    52ce:	bd10      	pop	{r4, pc}

000052d0 <out_func>:
{
    52d0:	b508      	push	{r3, lr}
	out_ctx->buf[out_ctx->control_block->offset] = (u8_t)c;
    52d2:	688a      	ldr	r2, [r1, #8]
    52d4:	684b      	ldr	r3, [r1, #4]
    52d6:	681b      	ldr	r3, [r3, #0]
    52d8:	54d0      	strb	r0, [r2, r3]
	out_ctx->control_block->offset++;
    52da:	684a      	ldr	r2, [r1, #4]
    52dc:	6813      	ldr	r3, [r2, #0]
    52de:	3301      	adds	r3, #1
    52e0:	6013      	str	r3, [r2, #0]
	if (out_ctx->control_block->offset == out_ctx->size) {
    52e2:	684b      	ldr	r3, [r1, #4]
    52e4:	681a      	ldr	r2, [r3, #0]
    52e6:	68cb      	ldr	r3, [r1, #12]
    52e8:	429a      	cmp	r2, r3
    52ea:	d001      	beq.n	52f0 <out_func+0x20>
}
    52ec:	2000      	movs	r0, #0
    52ee:	bd08      	pop	{r3, pc}
    52f0:	4608      	mov	r0, r1
		log_output_flush(out_ctx);
    52f2:	f7ff ffe0 	bl	52b6 <log_output_flush>
    52f6:	e7f9      	b.n	52ec <out_func+0x1c>

000052f8 <char_out>:
{
    52f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52fa:	4607      	mov	r7, r0
    52fc:	460e      	mov	r6, r1
    52fe:	4615      	mov	r5, r2
	for (size_t i = 0; i < length; i++) {
    5300:	2400      	movs	r4, #0
    5302:	42b4      	cmp	r4, r6
    5304:	d206      	bcs.n	5314 <char_out+0x1c>
		uart_poll_out(dev, data[i]);
    5306:	5d39      	ldrb	r1, [r7, r4]
	const struct uart_driver_api *api =
    5308:	686b      	ldr	r3, [r5, #4]
	api->poll_out(dev, out_char);
    530a:	685b      	ldr	r3, [r3, #4]
    530c:	4628      	mov	r0, r5
    530e:	4798      	blx	r3
	for (size_t i = 0; i < length; i++) {
    5310:	3401      	adds	r4, #1
    5312:	e7f6      	b.n	5302 <char_out+0xa>
}
    5314:	4630      	mov	r0, r6
    5316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005318 <should_bail>:
	if (info->start_offset < data->area_off) {
    5318:	6800      	ldr	r0, [r0, #0]
    531a:	684b      	ldr	r3, [r1, #4]
    531c:	4298      	cmp	r0, r3
    531e:	d30c      	bcc.n	533a <should_bail+0x22>
{
    5320:	b410      	push	{r4}
	} else if (info->start_offset >= data->area_off + data->area_len) {
    5322:	688c      	ldr	r4, [r1, #8]
    5324:	4423      	add	r3, r4
    5326:	4298      	cmp	r0, r3
    5328:	d20a      	bcs.n	5340 <should_bail+0x28>
	} else if (data->ret_idx >= data->ret_len) {
    532a:	6908      	ldr	r0, [r1, #16]
    532c:	694b      	ldr	r3, [r1, #20]
    532e:	4298      	cmp	r0, r3
    5330:	d20a      	bcs.n	5348 <should_bail+0x30>
	return false;
    5332:	2000      	movs	r0, #0
}
    5334:	f85d 4b04 	ldr.w	r4, [sp], #4
    5338:	4770      	bx	lr
		*bail_value = true;
    533a:	2001      	movs	r0, #1
    533c:	7010      	strb	r0, [r2, #0]
}
    533e:	4770      	bx	lr
		*bail_value = false;
    5340:	2300      	movs	r3, #0
    5342:	7013      	strb	r3, [r2, #0]
		return true;
    5344:	2001      	movs	r0, #1
    5346:	e7f5      	b.n	5334 <should_bail+0x1c>
		data->status = -ENOMEM;
    5348:	f06f 030b 	mvn.w	r3, #11
    534c:	618b      	str	r3, [r1, #24]
		*bail_value = false;
    534e:	2300      	movs	r3, #0
    5350:	7013      	strb	r3, [r2, #0]
		return true;
    5352:	2001      	movs	r0, #1
    5354:	e7ee      	b.n	5334 <should_bail+0x1c>

00005356 <get_sectors_cb>:
{
    5356:	b570      	push	{r4, r5, r6, lr}
    5358:	b082      	sub	sp, #8
    535a:	4606      	mov	r6, r0
    535c:	460c      	mov	r4, r1
	struct flash_sector *ret = data->ret;
    535e:	68cd      	ldr	r5, [r1, #12]
	if (should_bail(info, data, &bail)) {
    5360:	f10d 0207 	add.w	r2, sp, #7
    5364:	f7ff ffd8 	bl	5318 <should_bail>
    5368:	b980      	cbnz	r0, 538c <get_sectors_cb+0x36>
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    536a:	6833      	ldr	r3, [r6, #0]
    536c:	6861      	ldr	r1, [r4, #4]
    536e:	6922      	ldr	r2, [r4, #16]
    5370:	1a5b      	subs	r3, r3, r1
    5372:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
	ret[data->ret_idx].fs_size = info->size;
    5376:	6923      	ldr	r3, [r4, #16]
    5378:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    537c:	6873      	ldr	r3, [r6, #4]
    537e:	606b      	str	r3, [r5, #4]
	data->ret_idx++;
    5380:	6923      	ldr	r3, [r4, #16]
    5382:	3301      	adds	r3, #1
    5384:	6123      	str	r3, [r4, #16]
	return true;
    5386:	2001      	movs	r0, #1
}
    5388:	b002      	add	sp, #8
    538a:	bd70      	pop	{r4, r5, r6, pc}
		return bail;
    538c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5390:	e7fa      	b.n	5388 <get_sectors_cb+0x32>

00005392 <flash_area_layout>:
{
    5392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5394:	460d      	mov	r5, r1
    5396:	4616      	mov	r6, r2
    5398:	461f      	mov	r7, r3
    539a:	9c06      	ldr	r4, [sp, #24]
	cb_data->area_idx = idx;
    539c:	6020      	str	r0, [r4, #0]
	fa = get_flash_area_from_id(idx);
    539e:	f7fc fca3 	bl	1ce8 <get_flash_area_from_id>
	if (fa == NULL) {
    53a2:	b1b8      	cbz	r0, 53d4 <flash_area_layout+0x42>
	cb_data->area_off = fa->fa_off;
    53a4:	6842      	ldr	r2, [r0, #4]
    53a6:	6062      	str	r2, [r4, #4]
	cb_data->area_len = fa->fa_size;
    53a8:	6882      	ldr	r2, [r0, #8]
    53aa:	60a2      	str	r2, [r4, #8]
	cb_data->ret = ret;
    53ac:	60e6      	str	r6, [r4, #12]
	cb_data->ret_idx = 0U;
    53ae:	2200      	movs	r2, #0
    53b0:	6122      	str	r2, [r4, #16]
	cb_data->ret_len = *cnt;
    53b2:	6829      	ldr	r1, [r5, #0]
    53b4:	6161      	str	r1, [r4, #20]
	cb_data->status = 0;
    53b6:	61a2      	str	r2, [r4, #24]
	flash_dev = device_get_binding(fa->fa_dev_name);
    53b8:	68c0      	ldr	r0, [r0, #12]
    53ba:	f7fe fd69 	bl	3e90 <z_impl_device_get_binding>
	if (flash_dev == NULL) {
    53be:	b160      	cbz	r0, 53da <flash_area_layout+0x48>
	flash_page_foreach(flash_dev, cb, cb_data);
    53c0:	4622      	mov	r2, r4
    53c2:	4639      	mov	r1, r7
    53c4:	f000 fb75 	bl	5ab2 <flash_page_foreach>
	if (cb_data->status == 0) {
    53c8:	69a3      	ldr	r3, [r4, #24]
    53ca:	b90b      	cbnz	r3, 53d0 <flash_area_layout+0x3e>
		*cnt = cb_data->ret_idx;
    53cc:	6923      	ldr	r3, [r4, #16]
    53ce:	602b      	str	r3, [r5, #0]
	return cb_data->status;
    53d0:	69a0      	ldr	r0, [r4, #24]
}
    53d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
    53d4:	f06f 0015 	mvn.w	r0, #21
    53d8:	e7fb      	b.n	53d2 <flash_area_layout+0x40>
		return -ENODEV;
    53da:	f06f 0012 	mvn.w	r0, #18
    53de:	e7f8      	b.n	53d2 <flash_area_layout+0x40>

000053e0 <flash_area_close>:
}
    53e0:	4770      	bx	lr

000053e2 <flash_area_read>:
#endif /* CONFIG_FLASH_PAGE_LAYOUT */

int flash_area_read(const struct flash_area *fa, off_t off, void *dst,
		    size_t len)
{
    53e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    53e4:	6884      	ldr	r4, [r0, #8]
    53e6:	428c      	cmp	r4, r1
    53e8:	d304      	bcc.n	53f4 <flash_area_read+0x12>
    53ea:	185d      	adds	r5, r3, r1
    53ec:	42ac      	cmp	r4, r5
    53ee:	d212      	bcs.n	5416 <flash_area_read+0x34>
    53f0:	2400      	movs	r4, #0
    53f2:	e000      	b.n	53f6 <flash_area_read+0x14>
    53f4:	2400      	movs	r4, #0
	struct device *dev;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    53f6:	b184      	cbz	r4, 541a <flash_area_read+0x38>
    53f8:	461e      	mov	r6, r3
    53fa:	4617      	mov	r7, r2
    53fc:	460d      	mov	r5, r1
    53fe:	4604      	mov	r4, r0
		return -EINVAL;
	}

	dev = device_get_binding(fa->fa_dev_name);
    5400:	68c0      	ldr	r0, [r0, #12]
    5402:	f7fe fd45 	bl	3e90 <z_impl_device_get_binding>

	return flash_read(dev, fa->fa_off + off, dst, len);
    5406:	6861      	ldr	r1, [r4, #4]
    5408:	4429      	add	r1, r5
			 size_t len);

static inline int z_impl_flash_read(struct device *dev, off_t offset, void *data,
			     size_t len)
{
	const struct flash_driver_api *api = dev->driver_api;
    540a:	6843      	ldr	r3, [r0, #4]

	return api->read(dev, offset, data, len);
    540c:	681c      	ldr	r4, [r3, #0]
    540e:	4633      	mov	r3, r6
    5410:	463a      	mov	r2, r7
    5412:	47a0      	blx	r4
}
    5414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5416:	2401      	movs	r4, #1
    5418:	e7ed      	b.n	53f6 <flash_area_read+0x14>
		return -EINVAL;
    541a:	f06f 0015 	mvn.w	r0, #21
    541e:	e7f9      	b.n	5414 <flash_area_read+0x32>

00005420 <flash_area_write>:

int flash_area_write(const struct flash_area *fa, off_t off, const void *src,
		     size_t len)
{
    5420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5424:	6884      	ldr	r4, [r0, #8]
    5426:	428c      	cmp	r4, r1
    5428:	d304      	bcc.n	5434 <flash_area_write+0x14>
    542a:	185d      	adds	r5, r3, r1
    542c:	42ac      	cmp	r4, r5
    542e:	d222      	bcs.n	5476 <flash_area_write+0x56>
    5430:	2400      	movs	r4, #0
    5432:	e000      	b.n	5436 <flash_area_write+0x16>
    5434:	2400      	movs	r4, #0
	struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    5436:	b304      	cbz	r4, 547a <flash_area_write+0x5a>
    5438:	461f      	mov	r7, r3
    543a:	4690      	mov	r8, r2
    543c:	460d      	mov	r5, r1
    543e:	4604      	mov	r4, r0
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    5440:	68c0      	ldr	r0, [r0, #12]
    5442:	f7fe fd25 	bl	3e90 <z_impl_device_get_binding>
    5446:	4606      	mov	r6, r0
__syscall int flash_write_protection_set(struct device *dev, bool enable);

static inline int z_impl_flash_write_protection_set(struct device *dev,
						   bool enable)
{
	const struct flash_driver_api *api = dev->driver_api;
    5448:	6843      	ldr	r3, [r0, #4]

	return api->write_protection(dev, enable);
    544a:	68db      	ldr	r3, [r3, #12]
    544c:	2100      	movs	r1, #0
    544e:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    5450:	4681      	mov	r9, r0
    5452:	b968      	cbnz	r0, 5470 <flash_area_write+0x50>
		return rc;
	}

	rc = flash_write(flash_dev, fa->fa_off + off, (void *)src, len);
    5454:	6861      	ldr	r1, [r4, #4]
    5456:	4429      	add	r1, r5
	const struct flash_driver_api *api = dev->driver_api;
    5458:	6873      	ldr	r3, [r6, #4]
	return api->write(dev, offset, data, len);
    545a:	685c      	ldr	r4, [r3, #4]
    545c:	463b      	mov	r3, r7
    545e:	4642      	mov	r2, r8
    5460:	4630      	mov	r0, r6
    5462:	47a0      	blx	r4
    5464:	4681      	mov	r9, r0
	const struct flash_driver_api *api = dev->driver_api;
    5466:	6873      	ldr	r3, [r6, #4]
	return api->write_protection(dev, enable);
    5468:	68db      	ldr	r3, [r3, #12]
    546a:	2101      	movs	r1, #1
    546c:	4630      	mov	r0, r6
    546e:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    5470:	4648      	mov	r0, r9
    5472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5476:	2401      	movs	r4, #1
    5478:	e7dd      	b.n	5436 <flash_area_write+0x16>
		return -EINVAL;
    547a:	f06f 0915 	mvn.w	r9, #21
    547e:	e7f7      	b.n	5470 <flash_area_write+0x50>

00005480 <flash_area_erase>:

int flash_area_erase(const struct flash_area *fa, off_t off, size_t len)
{
    5480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5484:	6883      	ldr	r3, [r0, #8]
    5486:	428b      	cmp	r3, r1
    5488:	d304      	bcc.n	5494 <flash_area_erase+0x14>
    548a:	1854      	adds	r4, r2, r1
    548c:	42a3      	cmp	r3, r4
    548e:	d220      	bcs.n	54d2 <flash_area_erase+0x52>
    5490:	2300      	movs	r3, #0
    5492:	e000      	b.n	5496 <flash_area_erase+0x16>
    5494:	2300      	movs	r3, #0
	struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    5496:	b1f3      	cbz	r3, 54d6 <flash_area_erase+0x56>
    5498:	4617      	mov	r7, r2
    549a:	460e      	mov	r6, r1
    549c:	4604      	mov	r4, r0
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    549e:	68c0      	ldr	r0, [r0, #12]
    54a0:	f7fe fcf6 	bl	3e90 <z_impl_device_get_binding>
    54a4:	4605      	mov	r5, r0
	const struct flash_driver_api *api = dev->driver_api;
    54a6:	6843      	ldr	r3, [r0, #4]
	return api->write_protection(dev, enable);
    54a8:	68db      	ldr	r3, [r3, #12]
    54aa:	2100      	movs	r1, #0
    54ac:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    54ae:	4680      	mov	r8, r0
    54b0:	b960      	cbnz	r0, 54cc <flash_area_erase+0x4c>
		return rc;
	}

	rc = flash_erase(flash_dev, fa->fa_off + off, len);
    54b2:	6861      	ldr	r1, [r4, #4]
    54b4:	4431      	add	r1, r6
	const struct flash_driver_api *api = dev->driver_api;
    54b6:	686b      	ldr	r3, [r5, #4]
	return api->erase(dev, offset, size);
    54b8:	689b      	ldr	r3, [r3, #8]
    54ba:	463a      	mov	r2, r7
    54bc:	4628      	mov	r0, r5
    54be:	4798      	blx	r3
    54c0:	4680      	mov	r8, r0
	const struct flash_driver_api *api = dev->driver_api;
    54c2:	686b      	ldr	r3, [r5, #4]
	return api->write_protection(dev, enable);
    54c4:	68db      	ldr	r3, [r3, #12]
    54c6:	2101      	movs	r1, #1
    54c8:	4628      	mov	r0, r5
    54ca:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    54cc:	4640      	mov	r0, r8
    54ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    54d2:	2301      	movs	r3, #1
    54d4:	e7df      	b.n	5496 <flash_area_erase+0x16>
		return -EINVAL;
    54d6:	f06f 0815 	mvn.w	r8, #21
    54da:	e7f7      	b.n	54cc <flash_area_erase+0x4c>

000054dc <flash_area_align>:

u8_t flash_area_align(const struct flash_area *fa)
{
    54dc:	b508      	push	{r3, lr}
	struct device *dev;

	dev = device_get_binding(fa->fa_dev_name);
    54de:	68c0      	ldr	r0, [r0, #12]
    54e0:	f7fe fcd6 	bl	3e90 <z_impl_device_get_binding>
 */
__syscall size_t flash_get_write_block_size(struct device *dev);

static inline size_t z_impl_flash_get_write_block_size(struct device *dev)
{
	const struct flash_driver_api *api = dev->driver_api;
    54e4:	6843      	ldr	r3, [r0, #4]

	return flash_get_write_block_size(dev);
}
    54e6:	7d18      	ldrb	r0, [r3, #20]
    54e8:	bd08      	pop	{r3, pc}

000054ea <clock_event_check_and_clean>:
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    54ea:	f100 2250 	add.w	r2, r0, #1342197760	; 0x50005000
    54ee:	6813      	ldr	r3, [r2, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    54f0:	b13b      	cbz	r3, 5502 <clock_event_check_and_clean+0x18>
    return p_reg->INTENSET & mask;
    54f2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    54f6:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
    54fa:	4219      	tst	r1, r3
    54fc:	d007      	beq.n	550e <clock_event_check_and_clean+0x24>
    54fe:	2301      	movs	r3, #1
    5500:	e000      	b.n	5504 <clock_event_check_and_clean+0x1a>
    5502:	2300      	movs	r3, #0
	if (ret) {
    5504:	4618      	mov	r0, r3
    5506:	b10b      	cbz	r3, 550c <clock_event_check_and_clean+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5508:	2300      	movs	r3, #0
    550a:	6013      	str	r3, [r2, #0]
}
    550c:	4770      	bx	lr
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    550e:	2300      	movs	r3, #0
    5510:	e7f8      	b.n	5504 <clock_event_check_and_clean+0x1a>

00005512 <get_status>:
	struct nrf_clock_control *data = dev->driver_data;
    5512:	6883      	ldr	r3, [r0, #8]
	if (data->started) {
    5514:	7a5a      	ldrb	r2, [r3, #9]
    5516:	b92a      	cbnz	r2, 5524 <get_status+0x12>
	if (data->ref > 0) {
    5518:	f993 3008 	ldrsb.w	r3, [r3, #8]
    551c:	2b00      	cmp	r3, #0
    551e:	dc03      	bgt.n	5528 <get_status+0x16>
	return CLOCK_CONTROL_STATUS_OFF;
    5520:	2001      	movs	r0, #1
    5522:	4770      	bx	lr
		return CLOCK_CONTROL_STATUS_ON;
    5524:	2002      	movs	r0, #2
    5526:	4770      	bx	lr
		return CLOCK_CONTROL_STATUS_STARTING;
    5528:	2000      	movs	r0, #0
}
    552a:	4770      	bx	lr

0000552c <clock_stop>:
{
    552c:	b570      	push	{r4, r5, r6, lr}
						dev->config->config_info;
    552e:	6803      	ldr	r3, [r0, #0]
	const struct nrf_clock_control_config *config =
    5530:	689e      	ldr	r6, [r3, #8]
	struct nrf_clock_control *data = dev->driver_data;
    5532:	6884      	ldr	r4, [r0, #8]
    5534:	f04f 0320 	mov.w	r3, #32
    5538:	f3ef 8511 	mrs	r5, BASEPRI
    553c:	f383 8811 	msr	BASEPRI, r3
    5540:	f3bf 8f6f 	isb	sy
	data->ref--;
    5544:	f994 3008 	ldrsb.w	r3, [r4, #8]
    5548:	3b01      	subs	r3, #1
    554a:	b25b      	sxtb	r3, r3
    554c:	7223      	strb	r3, [r4, #8]
	if (data->ref == 0) {
    554e:	b9b3      	cbnz	r3, 557e <clock_stop+0x52>
	list->head = NULL;
    5550:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    5552:	6063      	str	r3, [r4, #4]
		do_stop =  (config->stop_handler) ?
    5554:	6873      	ldr	r3, [r6, #4]
				config->stop_handler(dev) : true;
    5556:	b10b      	cbz	r3, 555c <clock_stop+0x30>
    5558:	4798      	blx	r3
    555a:	b148      	cbz	r0, 5570 <clock_stop+0x44>
			nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    555c:	7af3      	ldrb	r3, [r6, #11]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    555e:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5562:	2201      	movs	r2, #1
    5564:	601a      	str	r2, [r3, #0]
			nrf_clock_event_clear(NRF_CLOCK, config->started_evt);
    5566:	8933      	ldrh	r3, [r6, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5568:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    556c:	2200      	movs	r2, #0
    556e:	601a      	str	r2, [r3, #0]
		data->started = false;
    5570:	2000      	movs	r0, #0
    5572:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    5574:	f385 8811 	msr	BASEPRI, r5
    5578:	f3bf 8f6f 	isb	sy
}
    557c:	bd70      	pop	{r4, r5, r6, pc}
	} else if (data->ref < 0) {
    557e:	2b00      	cmp	r3, #0
    5580:	db01      	blt.n	5586 <clock_stop+0x5a>
	int err = 0;
    5582:	2000      	movs	r0, #0
    5584:	e7f6      	b.n	5574 <clock_stop+0x48>
		data->ref = 0;
    5586:	2300      	movs	r3, #0
    5588:	7223      	strb	r3, [r4, #8]
		err = -EALREADY;
    558a:	f06f 0044 	mvn.w	r0, #68	; 0x44
    558e:	e7f1      	b.n	5574 <clock_stop+0x48>

00005590 <is_in_list>:
	return list->head;
    5590:	6803      	ldr	r3, [r0, #0]
		if (item == node) {
    5592:	428b      	cmp	r3, r1
    5594:	d005      	beq.n	55a2 <is_in_list+0x12>
Z_GENLIST_PEEK_NEXT(slist, snode)
    5596:	b133      	cbz	r3, 55a6 <is_in_list+0x16>
	return node->next;
    5598:	681b      	ldr	r3, [r3, #0]
	} while (item);
    559a:	2b00      	cmp	r3, #0
    559c:	d1f9      	bne.n	5592 <is_in_list+0x2>
	return false;
    559e:	2000      	movs	r0, #0
    55a0:	4770      	bx	lr
			return true;
    55a2:	2001      	movs	r0, #1
    55a4:	4770      	bx	lr
	return false;
    55a6:	2000      	movs	r0, #0
}
    55a8:	4770      	bx	lr

000055aa <clock_async_start>:
{
    55aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    55ac:	4606      	mov	r6, r0
    55ae:	4615      	mov	r5, r2
						dev->config->config_info;
    55b0:	6803      	ldr	r3, [r0, #0]
	const struct nrf_clock_control_config *config =
    55b2:	689f      	ldr	r7, [r3, #8]
	struct nrf_clock_control *clk_data = dev->driver_data;
    55b4:	6884      	ldr	r4, [r0, #8]
	__asm__ volatile(
    55b6:	f04f 0320 	mov.w	r3, #32
    55ba:	f3ef 8211 	mrs	r2, BASEPRI
    55be:	f383 8811 	msr	BASEPRI, r3
    55c2:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    55c6:	f994 3008 	ldrsb.w	r3, [r4, #8]
    55ca:	3301      	adds	r3, #1
    55cc:	b25b      	sxtb	r3, r3
    55ce:	7223      	strb	r3, [r4, #8]
	__asm__ volatile(
    55d0:	f382 8811 	msr	BASEPRI, r2
    55d4:	f3bf 8f6f 	isb	sy
	if (clk_data->started) {
    55d8:	7a62      	ldrb	r2, [r4, #9]
    55da:	b12a      	cbz	r2, 55e8 <clock_async_start+0x3e>
		if (data) {
    55dc:	b345      	cbz	r5, 5630 <clock_async_start+0x86>
			data->cb(dev, data->user_data);
    55de:	686b      	ldr	r3, [r5, #4]
    55e0:	68a9      	ldr	r1, [r5, #8]
    55e2:	4798      	blx	r3
	return 0;
    55e4:	2000      	movs	r0, #0
}
    55e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (ref == 1) {
    55e8:	2b01      	cmp	r3, #1
    55ea:	d00d      	beq.n	5608 <clock_async_start+0x5e>
		if (data) {
    55ec:	b315      	cbz	r5, 5634 <clock_async_start+0x8a>
			if (is_in_list(&clk_data->list, &data->node)) {
    55ee:	4629      	mov	r1, r5
    55f0:	4620      	mov	r0, r4
    55f2:	f7ff ffcd 	bl	5590 <is_in_list>
    55f6:	b9f8      	cbnz	r0, 5638 <clock_async_start+0x8e>
	parent->next = child;
    55f8:	2300      	movs	r3, #0
    55fa:	602b      	str	r3, [r5, #0]
	return list->tail;
    55fc:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    55fe:	b1a3      	cbz	r3, 562a <clock_async_start+0x80>
	parent->next = child;
    5600:	601d      	str	r5, [r3, #0]
	list->tail = node;
    5602:	6065      	str	r5, [r4, #4]
	return 0;
    5604:	2000      	movs	r0, #0
    5606:	e7ee      	b.n	55e6 <clock_async_start+0x3c>
			do_start =  (config->start_handler) ?
    5608:	683b      	ldr	r3, [r7, #0]
					config->start_handler(dev) : true;
    560a:	b10b      	cbz	r3, 5610 <clock_async_start+0x66>
    560c:	4798      	blx	r3
    560e:	b128      	cbz	r0, 561c <clock_async_start+0x72>
				nrf_clock_task_trigger(NRF_CLOCK,
    5610:	7abb      	ldrb	r3, [r7, #10]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5612:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5616:	2201      	movs	r2, #1
    5618:	601a      	str	r2, [r3, #0]
				DBG(dev, "Triggered start task");
    561a:	e7e7      	b.n	55ec <clock_async_start+0x42>
			} else if (data) {
    561c:	2d00      	cmp	r5, #0
    561e:	d0e5      	beq.n	55ec <clock_async_start+0x42>
				data->cb(dev, data->user_data);
    5620:	686b      	ldr	r3, [r5, #4]
    5622:	68a9      	ldr	r1, [r5, #8]
    5624:	4630      	mov	r0, r6
    5626:	4798      	blx	r3
    5628:	e7e0      	b.n	55ec <clock_async_start+0x42>
    562a:	6065      	str	r5, [r4, #4]
	list->head = node;
    562c:	6025      	str	r5, [r4, #0]
    562e:	e7da      	b.n	55e6 <clock_async_start+0x3c>
	return 0;
    5630:	2000      	movs	r0, #0
    5632:	e7d8      	b.n	55e6 <clock_async_start+0x3c>
    5634:	2000      	movs	r0, #0
    5636:	e7d6      	b.n	55e6 <clock_async_start+0x3c>
				return -EALREADY;
    5638:	f06f 0044 	mvn.w	r0, #68	; 0x44
    563c:	e7d3      	b.n	55e6 <clock_async_start+0x3c>

0000563e <clock_start>:
{
    563e:	b508      	push	{r3, lr}
	return clock_async_start(dev, sub_system, NULL);
    5640:	2200      	movs	r2, #0
    5642:	f7ff ffb2 	bl	55aa <clock_async_start>
}
    5646:	bd08      	pop	{r3, pc}

00005648 <lfclk_init>:
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    5648:	6883      	ldr	r3, [r0, #8]
	list->head = NULL;
    564a:	2000      	movs	r0, #0
    564c:	6018      	str	r0, [r3, #0]
	list->tail = NULL;
    564e:	6058      	str	r0, [r3, #4]
}
    5650:	4770      	bx	lr

00005652 <clkstarted_handle>:
{
    5652:	b538      	push	{r3, r4, r5, lr}
    5654:	4605      	mov	r5, r0
	struct nrf_clock_control *data = dev->driver_data;
    5656:	6884      	ldr	r4, [r0, #8]
	return list->head;
    5658:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    565a:	b123      	cbz	r3, 5666 <clkstarted_handle+0x14>
	return node->next;
    565c:	681a      	ldr	r2, [r3, #0]
	list->head = node;
    565e:	6022      	str	r2, [r4, #0]
	return list->tail;
    5660:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    5662:	428b      	cmp	r3, r1
    5664:	d002      	beq.n	566c <clkstarted_handle+0x1a>
	data->started = true;
    5666:	2201      	movs	r2, #1
    5668:	7262      	strb	r2, [r4, #9]
	while (node != NULL) {
    566a:	e002      	b.n	5672 <clkstarted_handle+0x20>
	list->tail = node;
    566c:	6062      	str	r2, [r4, #4]
    566e:	e7fa      	b.n	5666 <clkstarted_handle+0x14>
    5670:	6062      	str	r2, [r4, #4]
    5672:	b15b      	cbz	r3, 568c <clkstarted_handle+0x3a>
		async_data->cb(dev, async_data->user_data);
    5674:	685a      	ldr	r2, [r3, #4]
    5676:	6899      	ldr	r1, [r3, #8]
    5678:	4628      	mov	r0, r5
    567a:	4790      	blx	r2
	return list->head;
    567c:	6823      	ldr	r3, [r4, #0]
Z_GENLIST_GET(slist, snode)
    567e:	b12b      	cbz	r3, 568c <clkstarted_handle+0x3a>
	return node->next;
    5680:	681a      	ldr	r2, [r3, #0]
	list->head = node;
    5682:	6022      	str	r2, [r4, #0]
	return list->tail;
    5684:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    5686:	4299      	cmp	r1, r3
    5688:	d1f3      	bne.n	5672 <clkstarted_handle+0x20>
    568a:	e7f1      	b.n	5670 <clkstarted_handle+0x1e>
}
    568c:	bd38      	pop	{r3, r4, r5, pc}

0000568e <hfclk_init>:
{
    568e:	b510      	push	{r4, lr}
    5690:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    5692:	2200      	movs	r2, #0
    5694:	2101      	movs	r1, #1
    5696:	2005      	movs	r0, #5
    5698:	f7fc fd00 	bl	209c <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    569c:	2005      	movs	r0, #5
    569e:	f7fc fced 	bl	207c <arch_irq_enable>
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    56a2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    56a6:	2202      	movs	r2, #2
    56a8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    56ac:	2203      	movs	r2, #3
    56ae:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	sys_slist_init(&((struct nrf_clock_control *)dev->driver_data)->list);
    56b2:	68a3      	ldr	r3, [r4, #8]
	list->head = NULL;
    56b4:	2000      	movs	r0, #0
    56b6:	6018      	str	r0, [r3, #0]
	list->tail = NULL;
    56b8:	6058      	str	r0, [r3, #4]
}
    56ba:	bd10      	pop	{r4, pc}

000056bc <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    56bc:	4770      	bx	lr

000056be <sys_clock_disable>:
{
}

void __weak sys_clock_disable(void)
{
}
    56be:	4770      	bx	lr

000056c0 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    56c0:	1a40      	subs	r0, r0, r1
}
    56c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    56c6:	4770      	bx	lr

000056c8 <z_irq_spurious>:
 * See z_arm_reserved().
 *
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
    56c8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);
	z_arm_reserved();
    56ca:	f7fc fd03 	bl	20d4 <z_arm_bus_fault>
}
    56ce:	bd08      	pop	{r3, pc}

000056d0 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    56d0:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    56d2:	f002 f8a6 	bl	7822 <z_fatal_error>
}
    56d6:	bd08      	pop	{r3, pc}

000056d8 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    56d8:	b508      	push	{r3, lr}
			reason = K_ERR_KERNEL_OOPS;
		}
	}

#endif /* CONFIG_USERSPACE */
	z_arm_fatal_error(reason, esf);
    56da:	4601      	mov	r1, r0
    56dc:	6800      	ldr	r0, [r0, #0]
    56de:	f7ff fff7 	bl	56d0 <z_arm_fatal_error>
}
    56e2:	bd08      	pop	{r3, pc}

000056e4 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    56e4:	b508      	push	{r3, lr}
	handler();
    56e6:	f7fc fcff 	bl	20e8 <z_SysNmiOnReset>
	z_arm_exc_exit();
    56ea:	f7fc fc71 	bl	1fd0 <z_arm_exc_exit>
}
    56ee:	bd08      	pop	{r3, pc}

000056f0 <memory_fault_recoverable>:
}
    56f0:	2000      	movs	r0, #0
    56f2:	4770      	bx	lr

000056f4 <fault_handle>:
{
    56f4:	b508      	push	{r3, lr}
	*recoverable = false;
    56f6:	2300      	movs	r3, #0
    56f8:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    56fa:	3903      	subs	r1, #3
    56fc:	2903      	cmp	r1, #3
    56fe:	d812      	bhi.n	5726 <fault_handle+0x32>
    5700:	e8df f001 	tbb	[pc, r1]
    5704:	0e0a0602 	.word	0x0e0a0602
		reason = hard_fault(esf, recoverable);
    5708:	4611      	mov	r1, r2
    570a:	f7fc fd93 	bl	2234 <hard_fault>
}
    570e:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    5710:	2100      	movs	r1, #0
    5712:	f7fc fd2f 	bl	2174 <mem_manage_fault>
		break;
    5716:	e7fa      	b.n	570e <fault_handle+0x1a>
		reason = bus_fault(esf, 0, recoverable);
    5718:	2100      	movs	r1, #0
    571a:	f7fc fd4f 	bl	21bc <bus_fault>
		break;
    571e:	e7f6      	b.n	570e <fault_handle+0x1a>
		reason = usage_fault(esf);
    5720:	f7fc fd76 	bl	2210 <usage_fault>
		break;
    5724:	e7f3      	b.n	570e <fault_handle+0x1a>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    5726:	2000      	movs	r0, #0
	return reason;
    5728:	e7f1      	b.n	570e <fault_handle+0x1a>

0000572a <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    572a:	b508      	push	{r3, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    572c:	2100      	movs	r1, #0
    572e:	4668      	mov	r0, sp
    5730:	f000 f82e 	bl	5790 <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    5734:	bd08      	pop	{r3, pc}

00005736 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    5736:	6843      	ldr	r3, [r0, #4]
		&&
    5738:	2b1f      	cmp	r3, #31
    573a:	d90a      	bls.n	5752 <mpu_partition_is_valid+0x1c>
		&&
    573c:	f013 0f1f 	tst.w	r3, #31
    5740:	d001      	beq.n	5746 <mpu_partition_is_valid+0x10>
		&&
    5742:	2000      	movs	r0, #0
    5744:	4770      	bx	lr
		((part->start &
    5746:	6803      	ldr	r3, [r0, #0]
		&&
    5748:	f013 0f1f 	tst.w	r3, #31
    574c:	d003      	beq.n	5756 <mpu_partition_is_valid+0x20>
    574e:	2000      	movs	r0, #0
    5750:	4770      	bx	lr
    5752:	2000      	movs	r0, #0
    5754:	4770      	bx	lr
    5756:	2001      	movs	r0, #1
}
    5758:	4770      	bx	lr

0000575a <mpu_configure_region>:
{
    575a:	b530      	push	{r4, r5, lr}
    575c:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    575e:	680b      	ldr	r3, [r1, #0]
    5760:	9300      	str	r3, [sp, #0]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    5762:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    5764:	890d      	ldrh	r5, [r1, #8]
    5766:	f89d 2008 	ldrb.w	r2, [sp, #8]
    576a:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    576e:	7a89      	ldrb	r1, [r1, #10]
    5770:	f361 1247 	bfi	r2, r1, #5, #3
    5774:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    5778:	f023 031f 	bic.w	r3, r3, #31
    577c:	4423      	add	r3, r4
    577e:	3b01      	subs	r3, #1
    5780:	f023 031f 	bic.w	r3, r3, #31
    5784:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5786:	4669      	mov	r1, sp
    5788:	f7fc fe38 	bl	23fc <region_allocate_and_init>
}
    578c:	b005      	add	sp, #20
    578e:	bd30      	pop	{r4, r5, pc}

00005790 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    5790:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    5792:	f7fc fe93 	bl	24bc <mpu_configure_dynamic_mpu_regions>
}
    5796:	bd08      	pop	{r3, pc}

00005798 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    5798:	7803      	ldrb	r3, [r0, #0]
    579a:	780a      	ldrb	r2, [r1, #0]
    579c:	4293      	cmp	r3, r2
    579e:	d103      	bne.n	57a8 <strcmp+0x10>
    57a0:	b113      	cbz	r3, 57a8 <strcmp+0x10>
		s1++;
    57a2:	3001      	adds	r0, #1
		s2++;
    57a4:	3101      	adds	r1, #1
    57a6:	e7f7      	b.n	5798 <strcmp>
	}

	return *s1 - *s2;
}
    57a8:	1a98      	subs	r0, r3, r2
    57aa:	4770      	bx	lr

000057ac <memcmp>:
int memcmp(const void *m1, const void *m2, size_t n)
{
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    57ac:	b182      	cbz	r2, 57d0 <memcmp+0x24>
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    57ae:	1e53      	subs	r3, r2, #1
    57b0:	d010      	beq.n	57d4 <memcmp+0x28>
{
    57b2:	b410      	push	{r4}
	while ((--n > 0) && (*c1 == *c2)) {
    57b4:	7804      	ldrb	r4, [r0, #0]
    57b6:	780a      	ldrb	r2, [r1, #0]
    57b8:	4294      	cmp	r4, r2
    57ba:	d103      	bne.n	57c4 <memcmp+0x18>
		c1++;
    57bc:	3001      	adds	r0, #1
		c2++;
    57be:	3101      	adds	r1, #1
	while ((--n > 0) && (*c1 == *c2)) {
    57c0:	3b01      	subs	r3, #1
    57c2:	d1f7      	bne.n	57b4 <memcmp+0x8>
	}

	return *c1 - *c2;
    57c4:	7800      	ldrb	r0, [r0, #0]
    57c6:	780b      	ldrb	r3, [r1, #0]
    57c8:	1ac0      	subs	r0, r0, r3
}
    57ca:	f85d 4b04 	ldr.w	r4, [sp], #4
    57ce:	4770      	bx	lr
		return 0;
    57d0:	2000      	movs	r0, #0
    57d2:	4770      	bx	lr
	return *c1 - *c2;
    57d4:	7800      	ldrb	r0, [r0, #0]
    57d6:	780b      	ldrb	r3, [r1, #0]
    57d8:	1ac0      	subs	r0, r0, r3
}
    57da:	4770      	bx	lr

000057dc <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    57dc:	b410      	push	{r4}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    57de:	ea80 0301 	eor.w	r3, r0, r1
    57e2:	f013 0f03 	tst.w	r3, #3
    57e6:	d007      	beq.n	57f8 <memcpy+0x1c>
	unsigned char *d_byte = (unsigned char *)d;
    57e8:	4603      	mov	r3, r0
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    57ea:	b1c2      	cbz	r2, 581e <memcpy+0x42>
		*(d_byte++) = *(s_byte++);
    57ec:	f811 4b01 	ldrb.w	r4, [r1], #1
    57f0:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    57f4:	3a01      	subs	r2, #1
    57f6:	e7f8      	b.n	57ea <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    57f8:	4603      	mov	r3, r0
		while (((uintptr_t)d_byte) & mask) {
    57fa:	f013 0f03 	tst.w	r3, #3
    57fe:	d00b      	beq.n	5818 <memcpy+0x3c>
			if (n == 0) {
    5800:	b16a      	cbz	r2, 581e <memcpy+0x42>
			*(d_byte++) = *(s_byte++);
    5802:	f811 4b01 	ldrb.w	r4, [r1], #1
    5806:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    580a:	3a01      	subs	r2, #1
    580c:	e7f5      	b.n	57fa <memcpy+0x1e>
			*(d_word++) = *(s_word++);
    580e:	f851 4b04 	ldr.w	r4, [r1], #4
    5812:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    5816:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    5818:	2a03      	cmp	r2, #3
    581a:	d8f8      	bhi.n	580e <memcpy+0x32>
    581c:	e7e5      	b.n	57ea <memcpy+0xe>
	}

	return d;
}
    581e:	f85d 4b04 	ldr.w	r4, [sp], #4
    5822:	4770      	bx	lr

00005824 <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    5824:	b410      	push	{r4}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5826:	b2cc      	uxtb	r4, r1
	unsigned char *d_byte = (unsigned char *)buf;
    5828:	4603      	mov	r3, r0

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    582a:	f013 0f03 	tst.w	r3, #3
    582e:	d004      	beq.n	583a <memset+0x16>
		if (n == 0) {
    5830:	b1a2      	cbz	r2, 585c <memset+0x38>
			return buf;
		}
		*(d_byte++) = c_byte;
    5832:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    5836:	3a01      	subs	r2, #1
    5838:	e7f7      	b.n	582a <memset+0x6>
	};

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    583a:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    583c:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5840:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    5844:	e002      	b.n	584c <memset+0x28>
		*(d_word++) = c_word;
    5846:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    584a:	3a04      	subs	r2, #4
	while (n >= sizeof(mem_word_t)) {
    584c:	2a03      	cmp	r2, #3
    584e:	d8fa      	bhi.n	5846 <memset+0x22>
    5850:	e002      	b.n	5858 <memset+0x34>
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
		*(d_byte++) = c_byte;
    5852:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    5856:	3a01      	subs	r2, #1
	while (n > 0) {
    5858:	2a00      	cmp	r2, #0
    585a:	d1fa      	bne.n	5852 <memset+0x2e>
	}

	return buf;
}
    585c:	f85d 4b04 	ldr.w	r4, [sp], #4
    5860:	4770      	bx	lr

00005862 <_stdout_hook_default>:
}
    5862:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5866:	4770      	bx	lr

00005868 <gpio_nrfx_write>:
{
    5868:	b410      	push	{r4}
	return port->config->config_info;
    586a:	6804      	ldr	r4, [r0, #0]
    586c:	68a4      	ldr	r4, [r4, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    586e:	6824      	ldr	r4, [r4, #0]
	return port->driver_data;
    5870:	6880      	ldr	r0, [r0, #8]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    5872:	2901      	cmp	r1, #1
    5874:	d011      	beq.n	589a <gpio_nrfx_write+0x32>
		if ((value > 0) ^ ((BIT(pin) & data->inverted) != 0)) {
    5876:	3300      	adds	r3, #0
    5878:	bf18      	it	ne
    587a:	2301      	movne	r3, #1
    587c:	69c1      	ldr	r1, [r0, #28]
    587e:	40d1      	lsrs	r1, r2
    5880:	f001 0101 	and.w	r1, r1, #1
    5884:	b2c9      	uxtb	r1, r1
    5886:	428b      	cmp	r3, r1
    5888:	d00b      	beq.n	58a2 <gpio_nrfx_write+0x3a>
			nrf_gpio_port_out_set(reg, BIT(pin));
    588a:	2301      	movs	r3, #1
    588c:	fa03 f202 	lsl.w	r2, r3, r2
    p_reg->OUTSET = set_mask;
    5890:	60a2      	str	r2, [r4, #8]
}
    5892:	2000      	movs	r0, #0
    5894:	f85d 4b04 	ldr.w	r4, [sp], #4
    5898:	4770      	bx	lr
		nrf_gpio_port_out_write(reg, value ^ data->inverted);
    589a:	69c2      	ldr	r2, [r0, #28]
    589c:	4053      	eors	r3, r2
    p_reg->OUT = value;
    589e:	6063      	str	r3, [r4, #4]
    58a0:	e7f7      	b.n	5892 <gpio_nrfx_write+0x2a>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    58a2:	2301      	movs	r3, #1
    58a4:	fa03 f202 	lsl.w	r2, r3, r2
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    58a8:	60e2      	str	r2, [r4, #12]
    58aa:	e7f2      	b.n	5892 <gpio_nrfx_write+0x2a>

000058ac <gpio_nrfx_read>:
{
    58ac:	b4f0      	push	{r4, r5, r6, r7}
	return port->config->config_info;
    58ae:	6804      	ldr	r4, [r0, #0]
    58b0:	68a4      	ldr	r4, [r4, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    58b2:	6824      	ldr	r4, [r4, #0]
	return port->driver_data;
    58b4:	6886      	ldr	r6, [r0, #8]
    return p_reg->DIR;
    58b6:	6967      	ldr	r7, [r4, #20]
    return p_reg->IN;
    58b8:	6925      	ldr	r5, [r4, #16]
    return p_reg->OUT;
    58ba:	6860      	ldr	r0, [r4, #4]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    58bc:	4068      	eors	r0, r5
    58be:	4038      	ands	r0, r7
    58c0:	4068      	eors	r0, r5
    58c2:	69f4      	ldr	r4, [r6, #28]
    58c4:	4060      	eors	r0, r4
	if (access_op == GPIO_ACCESS_BY_PORT) {
    58c6:	2901      	cmp	r1, #1
    58c8:	d006      	beq.n	58d8 <gpio_nrfx_read+0x2c>
		*value = (port_val & BIT(pin)) ? 1 : 0;
    58ca:	40d0      	lsrs	r0, r2
    58cc:	f000 0001 	and.w	r0, r0, #1
    58d0:	6018      	str	r0, [r3, #0]
}
    58d2:	2000      	movs	r0, #0
    58d4:	bcf0      	pop	{r4, r5, r6, r7}
    58d6:	4770      	bx	lr
		*value = port_val;
    58d8:	6018      	str	r0, [r3, #0]
    58da:	e7fa      	b.n	58d2 <gpio_nrfx_read+0x26>

000058dc <gpio_nrfx_manage_callback>:
{
    58dc:	b430      	push	{r4, r5}
	return port->driver_data;
    58de:	6880      	ldr	r0, [r0, #8]
	return list->head;
    58e0:	6803      	ldr	r3, [r0, #0]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    58e2:	b1d3      	cbz	r3, 591a <gpio_nrfx_manage_callback+0x3e>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    58e4:	460d      	mov	r5, r1
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    58e6:	2400      	movs	r4, #0
    58e8:	b1b3      	cbz	r3, 5918 <gpio_nrfx_manage_callback+0x3c>
    58ea:	429d      	cmp	r5, r3
    58ec:	d002      	beq.n	58f4 <gpio_nrfx_manage_callback+0x18>
    58ee:	461c      	mov	r4, r3
    58f0:	681b      	ldr	r3, [r3, #0]
    58f2:	e7f9      	b.n	58e8 <gpio_nrfx_manage_callback+0xc>
Z_GENLIST_REMOVE(slist, snode)
    58f4:	b13c      	cbz	r4, 5906 <gpio_nrfx_manage_callback+0x2a>
	return node->next;
    58f6:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    58f8:	6023      	str	r3, [r4, #0]
	return list->tail;
    58fa:	6843      	ldr	r3, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    58fc:	4299      	cmp	r1, r3
    58fe:	d009      	beq.n	5914 <gpio_nrfx_manage_callback+0x38>
	parent->next = child;
    5900:	2300      	movs	r3, #0
    5902:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5904:	e009      	b.n	591a <gpio_nrfx_manage_callback+0x3e>
	return node->next;
    5906:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5908:	6003      	str	r3, [r0, #0]
	return list->tail;
    590a:	6844      	ldr	r4, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    590c:	42a1      	cmp	r1, r4
    590e:	d1f7      	bne.n	5900 <gpio_nrfx_manage_callback+0x24>
	list->tail = node;
    5910:	6043      	str	r3, [r0, #4]
    5912:	e7f5      	b.n	5900 <gpio_nrfx_manage_callback+0x24>
    5914:	6044      	str	r4, [r0, #4]
    5916:	e7f3      	b.n	5900 <gpio_nrfx_manage_callback+0x24>
			if (!set) {
    5918:	b152      	cbz	r2, 5930 <gpio_nrfx_manage_callback+0x54>
				return -EINVAL;
			}
		}
	}

	if (set) {
    591a:	b162      	cbz	r2, 5936 <gpio_nrfx_manage_callback+0x5a>
	return list->head;
    591c:	6803      	ldr	r3, [r0, #0]
	parent->next = child;
    591e:	600b      	str	r3, [r1, #0]
	list->head = node;
    5920:	6001      	str	r1, [r0, #0]
	return list->tail;
    5922:	6843      	ldr	r3, [r0, #4]
Z_GENLIST_PREPEND(slist, snode)
    5924:	b10b      	cbz	r3, 592a <gpio_nrfx_manage_callback+0x4e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5926:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5928:	e006      	b.n	5938 <gpio_nrfx_manage_callback+0x5c>
	list->tail = node;
    592a:	6041      	str	r1, [r0, #4]
    592c:	2000      	movs	r0, #0
    592e:	e003      	b.n	5938 <gpio_nrfx_manage_callback+0x5c>
				return -EINVAL;
    5930:	f06f 0015 	mvn.w	r0, #21
    5934:	e000      	b.n	5938 <gpio_nrfx_manage_callback+0x5c>
	return 0;
    5936:	2000      	movs	r0, #0
}
    5938:	bc30      	pop	{r4, r5}
    593a:	4770      	bx	lr

0000593c <gpio_nrfx_pin_manage_callback>:
{
    593c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5940:	4606      	mov	r6, r0
    5942:	4698      	mov	r8, r3
	return port->driver_data;
    5944:	6885      	ldr	r5, [r0, #8]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    5946:	2901      	cmp	r1, #1
    5948:	d003      	beq.n	5952 <gpio_nrfx_pin_manage_callback+0x16>
		from_pin = pin;
    594a:	b2d4      	uxtb	r4, r2
		to_pin   = pin;
    594c:	4627      	mov	r7, r4
	int res = 0;
    594e:	2300      	movs	r3, #0
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    5950:	e010      	b.n	5974 <gpio_nrfx_pin_manage_callback+0x38>
		to_pin   = 31U;
    5952:	271f      	movs	r7, #31
		from_pin = 0U;
    5954:	2400      	movs	r4, #0
    5956:	e7fa      	b.n	594e <gpio_nrfx_pin_manage_callback+0x12>
		WRITE_BIT(data->int_en, curr_pin, enable);
    5958:	68eb      	ldr	r3, [r5, #12]
    595a:	2201      	movs	r2, #1
    595c:	40a2      	lsls	r2, r4
    595e:	ea23 0302 	bic.w	r3, r3, r2
    5962:	60eb      	str	r3, [r5, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    5964:	4621      	mov	r1, r4
    5966:	4630      	mov	r0, r6
    5968:	f7fc fe78 	bl	265c <gpiote_pin_int_cfg>
		if (res != 0) {
    596c:	4603      	mov	r3, r0
    596e:	b958      	cbnz	r0, 5988 <gpio_nrfx_pin_manage_callback+0x4c>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    5970:	3401      	adds	r4, #1
    5972:	b2e4      	uxtb	r4, r4
    5974:	42a7      	cmp	r7, r4
    5976:	d307      	bcc.n	5988 <gpio_nrfx_pin_manage_callback+0x4c>
		WRITE_BIT(data->int_en, curr_pin, enable);
    5978:	f1b8 0f00 	cmp.w	r8, #0
    597c:	d0ec      	beq.n	5958 <gpio_nrfx_pin_manage_callback+0x1c>
    597e:	68eb      	ldr	r3, [r5, #12]
    5980:	2201      	movs	r2, #1
    5982:	40a2      	lsls	r2, r4
    5984:	4313      	orrs	r3, r2
    5986:	e7ec      	b.n	5962 <gpio_nrfx_pin_manage_callback+0x26>
}
    5988:	4618      	mov	r0, r3
    598a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000598e <gpio_nrfx_pin_enable_callback>:
{
    598e:	b508      	push	{r3, lr}
	return gpio_nrfx_pin_manage_callback(port, access_op, pin, true);
    5990:	2301      	movs	r3, #1
    5992:	f7ff ffd3 	bl	593c <gpio_nrfx_pin_manage_callback>
}
    5996:	bd08      	pop	{r3, pc}

00005998 <gpio_nrfx_pin_disable_callback>:
{
    5998:	b508      	push	{r3, lr}
	return gpio_nrfx_pin_manage_callback(port, access_op, pin, false);
    599a:	2300      	movs	r3, #0
    599c:	f7ff ffce 	bl	593c <gpio_nrfx_pin_manage_callback>
}
    59a0:	bd08      	pop	{r3, pc}

000059a2 <shift_write_context>:
	return (e_ctx->len > 0) ? FLASH_OP_ONGOING : FLASH_OP_DONE;
}

static void shift_write_context(u32_t shift, struct flash_context *w_ctx)
{
	w_ctx->flash_addr += shift;
    59a2:	684b      	ldr	r3, [r1, #4]
    59a4:	4403      	add	r3, r0
    59a6:	604b      	str	r3, [r1, #4]
	w_ctx->data_addr += shift;
    59a8:	680b      	ldr	r3, [r1, #0]
    59aa:	4403      	add	r3, r0
    59ac:	600b      	str	r3, [r1, #0]
	w_ctx->len -= shift;
    59ae:	688b      	ldr	r3, [r1, #8]
    59b0:	1a1b      	subs	r3, r3, r0
    59b2:	608b      	str	r3, [r1, #8]
}
    59b4:	4770      	bx	lr

000059b6 <erase_op>:
{
    59b6:	b538      	push	{r3, r4, r5, lr}
    59b8:	4604      	mov	r4, r0
	u32_t pg_size = nrfx_nvmc_flash_page_size_get();
    59ba:	f001 ff1a 	bl	77f2 <nrfx_nvmc_flash_page_size_get>
    59be:	4605      	mov	r5, r0
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
    59c0:	6860      	ldr	r0, [r4, #4]
    59c2:	f7fe fa2f 	bl	3e24 <nrfx_nvmc_page_erase>
		e_ctx->len -= pg_size;
    59c6:	68a3      	ldr	r3, [r4, #8]
    59c8:	1b5b      	subs	r3, r3, r5
    59ca:	60a3      	str	r3, [r4, #8]
		e_ctx->flash_addr += pg_size;
    59cc:	6862      	ldr	r2, [r4, #4]
    59ce:	442a      	add	r2, r5
    59d0:	6062      	str	r2, [r4, #4]
	} while (e_ctx->len > 0);
    59d2:	2b00      	cmp	r3, #0
    59d4:	d1f4      	bne.n	59c0 <erase_op+0xa>
}
    59d6:	2000      	movs	r0, #0
    59d8:	bd38      	pop	{r3, r4, r5, pc}

000059da <erase>:

	return FLASH_OP_DONE;
}

static int erase(u32_t addr, u32_t size)
{
    59da:	b500      	push	{lr}
    59dc:	b085      	sub	sp, #20
	struct flash_context context = {
    59de:	2300      	movs	r3, #0
    59e0:	9301      	str	r3, [sp, #4]
    59e2:	9002      	str	r0, [sp, #8]
    59e4:	9103      	str	r1, [sp, #12]
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
		.enable_time_limit = 0 /* disable time limit */
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */
	};

	return	erase_op(&context);
    59e6:	a801      	add	r0, sp, #4
    59e8:	f7ff ffe5 	bl	59b6 <erase_op>
}
    59ec:	b005      	add	sp, #20
    59ee:	f85d fb04 	ldr.w	pc, [sp], #4

000059f2 <write_op>:
{
    59f2:	b538      	push	{r3, r4, r5, lr}
    59f4:	4604      	mov	r4, r0
	if (!is_aligned_32(w_ctx->flash_addr)) {
    59f6:	6840      	ldr	r0, [r0, #4]
    59f8:	f010 0303 	ands.w	r3, r0, #3
    59fc:	d00d      	beq.n	5a1a <write_op+0x28>
		count = sizeof(u32_t) - (w_ctx->flash_addr & 0x3);
    59fe:	f1c3 0304 	rsb	r3, r3, #4
		if (count > w_ctx->len) {
    5a02:	68a5      	ldr	r5, [r4, #8]
    5a04:	429d      	cmp	r5, r3
    5a06:	d300      	bcc.n	5a0a <write_op+0x18>
		count = sizeof(u32_t) - (w_ctx->flash_addr & 0x3);
    5a08:	461d      	mov	r5, r3
		nrfx_nvmc_bytes_write(w_ctx->flash_addr,
    5a0a:	462a      	mov	r2, r5
    5a0c:	6821      	ldr	r1, [r4, #0]
    5a0e:	f001 feb7 	bl	7780 <nrfx_nvmc_bytes_write>
		shift_write_context(count, w_ctx);
    5a12:	4621      	mov	r1, r4
    5a14:	4628      	mov	r0, r5
    5a16:	f7ff ffc4 	bl	59a2 <shift_write_context>
	while (w_ctx->len >= sizeof(u32_t)) {
    5a1a:	68a2      	ldr	r2, [r4, #8]
    5a1c:	2a03      	cmp	r2, #3
    5a1e:	d909      	bls.n	5a34 <write_op+0x42>
				     UNALIGNED_GET((u32_t *)w_ctx->data_addr));
    5a20:	6823      	ldr	r3, [r4, #0]
		nrfx_nvmc_word_write(w_ctx->flash_addr,
    5a22:	6819      	ldr	r1, [r3, #0]
    5a24:	6860      	ldr	r0, [r4, #4]
    5a26:	f001 fe9f 	bl	7768 <nrfx_nvmc_word_write>
		shift_write_context(sizeof(u32_t), w_ctx);
    5a2a:	4621      	mov	r1, r4
    5a2c:	2004      	movs	r0, #4
    5a2e:	f7ff ffb8 	bl	59a2 <shift_write_context>
    5a32:	e7f2      	b.n	5a1a <write_op+0x28>
	if (w_ctx->len) {
    5a34:	b91a      	cbnz	r2, 5a3e <write_op+0x4c>
	nvmc_wait_ready();
    5a36:	f7fd f823 	bl	2a80 <nvmc_wait_ready>
}
    5a3a:	2000      	movs	r0, #0
    5a3c:	bd38      	pop	{r3, r4, r5, pc}
		nrfx_nvmc_bytes_write(w_ctx->flash_addr,
    5a3e:	6821      	ldr	r1, [r4, #0]
    5a40:	6860      	ldr	r0, [r4, #4]
    5a42:	f001 fe9d 	bl	7780 <nrfx_nvmc_bytes_write>
		shift_write_context(w_ctx->len, w_ctx);
    5a46:	4621      	mov	r1, r4
    5a48:	68a0      	ldr	r0, [r4, #8]
    5a4a:	f7ff ffaa 	bl	59a2 <shift_write_context>
    5a4e:	e7f2      	b.n	5a36 <write_op+0x44>

00005a50 <write>:

static int write(off_t addr, const void *data, size_t len)
{
    5a50:	b500      	push	{lr}
    5a52:	b085      	sub	sp, #20
	struct flash_context context = {
    5a54:	9101      	str	r1, [sp, #4]
    5a56:	9002      	str	r0, [sp, #8]
    5a58:	9203      	str	r2, [sp, #12]
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
		.enable_time_limit = 0 /* disable time limit */
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */
	};

	return write_op(&context);
    5a5a:	a801      	add	r0, sp, #4
    5a5c:	f7ff ffc9 	bl	59f2 <write_op>
}
    5a60:	b005      	add	sp, #20
    5a62:	f85d fb04 	ldr.w	pc, [sp], #4

00005a66 <flash_nrf_read>:
{
    5a66:	b570      	push	{r4, r5, r6, lr}
    5a68:	460c      	mov	r4, r1
    5a6a:	4616      	mov	r6, r2
    5a6c:	461d      	mov	r5, r3
	size_t flash_size = nrfx_nvmc_flash_size_get();
    5a6e:	f001 febc 	bl	77ea <nrfx_nvmc_flash_size_get>
	if (addr >= DT_FLASH_BASE_ADDRESS + flash_size ||
    5a72:	42a0      	cmp	r0, r4
    5a74:	d908      	bls.n	5a88 <flash_nrf_read+0x22>
    5a76:	2c00      	cmp	r4, #0
    5a78:	db0b      	blt.n	5a92 <flash_nrf_read+0x2c>
	    addr < DT_FLASH_BASE_ADDRESS ||
    5a7a:	4285      	cmp	r5, r0
    5a7c:	d80b      	bhi.n	5a96 <flash_nrf_read+0x30>
	    (addr - DT_FLASH_BASE_ADDRESS) + len > flash_size) {
    5a7e:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    5a80:	4298      	cmp	r0, r3
    5a82:	d30a      	bcc.n	5a9a <flash_nrf_read+0x34>
	return is_regular_addr_valid(addr, len) ||
    5a84:	2301      	movs	r3, #1
    5a86:	e000      	b.n	5a8a <flash_nrf_read+0x24>
    5a88:	2300      	movs	r3, #0
	if (!is_addr_valid(addr, len)) {
    5a8a:	b17b      	cbz	r3, 5aac <flash_nrf_read+0x46>
	if (!len) {
    5a8c:	b93d      	cbnz	r5, 5a9e <flash_nrf_read+0x38>
		return 0;
    5a8e:	2000      	movs	r0, #0
}
    5a90:	bd70      	pop	{r4, r5, r6, pc}
	return is_regular_addr_valid(addr, len) ||
    5a92:	2300      	movs	r3, #0
    5a94:	e7f9      	b.n	5a8a <flash_nrf_read+0x24>
    5a96:	2300      	movs	r3, #0
    5a98:	e7f7      	b.n	5a8a <flash_nrf_read+0x24>
    5a9a:	2300      	movs	r3, #0
    5a9c:	e7f5      	b.n	5a8a <flash_nrf_read+0x24>
	memcpy(data, (void *)addr, len);
    5a9e:	462a      	mov	r2, r5
    5aa0:	4621      	mov	r1, r4
    5aa2:	4630      	mov	r0, r6
    5aa4:	f7ff fe9a 	bl	57dc <memcpy>
	return 0;
    5aa8:	2000      	movs	r0, #0
    5aaa:	e7f1      	b.n	5a90 <flash_nrf_read+0x2a>
		return -EINVAL;
    5aac:	f06f 0015 	mvn.w	r0, #21
    5ab0:	e7ee      	b.n	5a90 <flash_nrf_read+0x2a>

00005ab2 <flash_page_foreach>:

	return count;
}

void flash_page_foreach(struct device *dev, flash_page_cb cb, void *data)
{
    5ab2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5ab6:	b086      	sub	sp, #24
    5ab8:	4689      	mov	r9, r1
    5aba:	4690      	mov	r8, r2
	const struct flash_driver_api *api = dev->driver_api;
    5abc:	6843      	ldr	r3, [r0, #4]
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;

	api->page_layout(dev, &layout, &num_blocks);
    5abe:	691b      	ldr	r3, [r3, #16]
    5ac0:	aa01      	add	r2, sp, #4
    5ac2:	a905      	add	r1, sp, #20
    5ac4:	4798      	blx	r3
	off_t off = 0;
    5ac6:	2400      	movs	r4, #0
	size_t block, num_blocks, page = 0, i;
    5ac8:	4626      	mov	r6, r4

	for (block = 0; block < num_blocks; block++) {
    5aca:	46a2      	mov	sl, r4
    5acc:	9b01      	ldr	r3, [sp, #4]
    5ace:	4553      	cmp	r3, sl
    5ad0:	d916      	bls.n	5b00 <flash_page_foreach+0x4e>
		const struct flash_pages_layout *l = &layout[block];
    5ad2:	9f05      	ldr	r7, [sp, #20]
    5ad4:	eb07 07ca 	add.w	r7, r7, sl, lsl #3
		page_info.size = l->pages_size;
    5ad8:	687b      	ldr	r3, [r7, #4]
    5ada:	9303      	str	r3, [sp, #12]

		for (i = 0; i < l->pages_count; i++) {
    5adc:	2500      	movs	r5, #0
    5ade:	683b      	ldr	r3, [r7, #0]
    5ae0:	42ab      	cmp	r3, r5
    5ae2:	d90a      	bls.n	5afa <flash_page_foreach+0x48>
			page_info.start_offset = off;
    5ae4:	9402      	str	r4, [sp, #8]
			page_info.index = page;
    5ae6:	9604      	str	r6, [sp, #16]

			if (!cb(&page_info, data)) {
    5ae8:	4641      	mov	r1, r8
    5aea:	a802      	add	r0, sp, #8
    5aec:	47c8      	blx	r9
    5aee:	b138      	cbz	r0, 5b00 <flash_page_foreach+0x4e>
				return;
			}

			off += page_info.size;
    5af0:	9b03      	ldr	r3, [sp, #12]
    5af2:	441c      	add	r4, r3
			page++;
    5af4:	3601      	adds	r6, #1
		for (i = 0; i < l->pages_count; i++) {
    5af6:	3501      	adds	r5, #1
    5af8:	e7f1      	b.n	5ade <flash_page_foreach+0x2c>
	for (block = 0; block < num_blocks; block++) {
    5afa:	f10a 0a01 	add.w	sl, sl, #1
    5afe:	e7e5      	b.n	5acc <flash_page_foreach+0x1a>
		}
	}
}
    5b00:	b006      	add	sp, #24
    5b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00005b06 <uarte_nrfx_isr_int>:
{
    5b06:	b508      	push	{r3, lr}
	return dev->driver_data;
    5b08:	6882      	ldr	r2, [r0, #8]
	return dev->config->config_info;
    5b0a:	6803      	ldr	r3, [r0, #0]
    5b0c:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5b0e:	6818      	ldr	r0, [r3, #0]
	if (data->int_driven->disable_tx_irq &&
    5b10:	6893      	ldr	r3, [r2, #8]
    5b12:	7b99      	ldrb	r1, [r3, #14]
    5b14:	b111      	cbz	r1, 5b1c <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b16:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
    5b1a:	b921      	cbnz	r1, 5b26 <uarte_nrfx_isr_int+0x20>
	if (data->int_driven->cb) {
    5b1c:	681a      	ldr	r2, [r3, #0]
    5b1e:	b10a      	cbz	r2, 5b24 <uarte_nrfx_isr_int+0x1e>
		data->int_driven->cb(data->int_driven->cb_data);
    5b20:	6858      	ldr	r0, [r3, #4]
    5b22:	4790      	blx	r2
}
    5b24:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    5b26:	f44f 7380 	mov.w	r3, #256	; 0x100
    5b2a:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5b2e:	2301      	movs	r3, #1
    5b30:	60c3      	str	r3, [r0, #12]
		data->int_driven->disable_tx_irq = false;
    5b32:	6893      	ldr	r3, [r2, #8]
    5b34:	2200      	movs	r2, #0
    5b36:	739a      	strb	r2, [r3, #14]
		return;
    5b38:	e7f4      	b.n	5b24 <uarte_nrfx_isr_int+0x1e>

00005b3a <uarte_nrfx_configure>:
{
    5b3a:	b570      	push	{r4, r5, r6, lr}
    5b3c:	b082      	sub	sp, #8
	switch (cfg->stop_bits) {
    5b3e:	794b      	ldrb	r3, [r1, #5]
    5b40:	2b01      	cmp	r3, #1
    5b42:	d006      	beq.n	5b52 <uarte_nrfx_configure+0x18>
    5b44:	2b03      	cmp	r3, #3
    5b46:	d011      	beq.n	5b6c <uarte_nrfx_configure+0x32>
		return -ENOTSUP;
    5b48:	f06f 0322 	mvn.w	r3, #34	; 0x22
}
    5b4c:	4618      	mov	r0, r3
    5b4e:	b002      	add	sp, #8
    5b50:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    5b52:	2300      	movs	r3, #0
    5b54:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5b58:	798b      	ldrb	r3, [r1, #6]
    5b5a:	2b03      	cmp	r3, #3
    5b5c:	d13d      	bne.n	5bda <uarte_nrfx_configure+0xa0>
	switch (cfg->flow_ctrl) {
    5b5e:	79cb      	ldrb	r3, [r1, #7]
    5b60:	b143      	cbz	r3, 5b74 <uarte_nrfx_configure+0x3a>
    5b62:	2b01      	cmp	r3, #1
    5b64:	d010      	beq.n	5b88 <uarte_nrfx_configure+0x4e>
		return -ENOTSUP;
    5b66:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5b6a:	e7ef      	b.n	5b4c <uarte_nrfx_configure+0x12>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5b6c:	2310      	movs	r3, #16
    5b6e:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    5b72:	e7f1      	b.n	5b58 <uarte_nrfx_configure+0x1e>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5b74:	2300      	movs	r3, #0
    5b76:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    5b7a:	790b      	ldrb	r3, [r1, #4]
    5b7c:	b163      	cbz	r3, 5b98 <uarte_nrfx_configure+0x5e>
    5b7e:	2b02      	cmp	r3, #2
    5b80:	d027      	beq.n	5bd2 <uarte_nrfx_configure+0x98>
		return -ENOTSUP;
    5b82:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5b86:	e7e1      	b.n	5b4c <uarte_nrfx_configure+0x12>
	return dev->config->config_info;
    5b88:	6803      	ldr	r3, [r0, #0]
    5b8a:	689b      	ldr	r3, [r3, #8]
		if (get_dev_config(dev)->rts_cts_pins_set) {
    5b8c:	791b      	ldrb	r3, [r3, #4]
    5b8e:	b33b      	cbz	r3, 5be0 <uarte_nrfx_configure+0xa6>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    5b90:	2301      	movs	r3, #1
    5b92:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    5b96:	e7f0      	b.n	5b7a <uarte_nrfx_configure+0x40>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5b98:	2300      	movs	r3, #0
    5b9a:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    5b9e:	460c      	mov	r4, r1
    5ba0:	4605      	mov	r5, r0
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5ba2:	6809      	ldr	r1, [r1, #0]
    5ba4:	f7fd f802 	bl	2bac <baudrate_set>
    5ba8:	4603      	mov	r3, r0
    5baa:	b9e0      	cbnz	r0, 5be6 <uarte_nrfx_configure+0xac>
	return dev->config->config_info;
    5bac:	682a      	ldr	r2, [r5, #0]
    5bae:	6892      	ldr	r2, [r2, #8]
	return config->uarte_regs;
    5bb0:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5bb2:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    5bb6:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    5bba:	f89d 2004 	ldrb.w	r2, [sp, #4]
    5bbe:	4331      	orrs	r1, r6
    5bc0:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5bc2:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->driver_data;
    5bc6:	68aa      	ldr	r2, [r5, #8]
	get_dev_data(dev)->uart_config = *cfg;
    5bc8:	e894 0003 	ldmia.w	r4, {r0, r1}
    5bcc:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    5bd0:	e7bc      	b.n	5b4c <uarte_nrfx_configure+0x12>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5bd2:	230e      	movs	r3, #14
    5bd4:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    5bd8:	e7e1      	b.n	5b9e <uarte_nrfx_configure+0x64>
		return -ENOTSUP;
    5bda:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5bde:	e7b5      	b.n	5b4c <uarte_nrfx_configure+0x12>
			return -ENOTSUP;
    5be0:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5be4:	e7b2      	b.n	5b4c <uarte_nrfx_configure+0x12>
		return -ENOTSUP;
    5be6:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5bea:	e7af      	b.n	5b4c <uarte_nrfx_configure+0x12>

00005bec <uarte_nrfx_config_get>:
{
    5bec:	460b      	mov	r3, r1
	return dev->driver_data;
    5bee:	6882      	ldr	r2, [r0, #8]
	*cfg = get_dev_data(dev)->uart_config;
    5bf0:	e892 0003 	ldmia.w	r2, {r0, r1}
    5bf4:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5bf8:	2000      	movs	r0, #0
    5bfa:	4770      	bx	lr

00005bfc <uarte_nrfx_err_check>:
	return dev->config->config_info;
    5bfc:	6803      	ldr	r3, [r0, #0]
    5bfe:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5c00:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c02:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    5c06:	b118      	cbz	r0, 5c10 <uarte_nrfx_err_check+0x14>
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5c08:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5c0c:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5c10:	4770      	bx	lr

00005c12 <uarte_nrfx_poll_in>:
{
    5c12:	b410      	push	{r4}
	return dev->driver_data;
    5c14:	6884      	ldr	r4, [r0, #8]
	return dev->config->config_info;
    5c16:	6803      	ldr	r3, [r0, #0]
    5c18:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5c1a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c1c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5c20:	b14a      	cbz	r2, 5c36 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    5c22:	7b22      	ldrb	r2, [r4, #12]
    5c24:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c26:	2000      	movs	r0, #0
    5c28:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c2c:	2201      	movs	r2, #1
    5c2e:	601a      	str	r2, [r3, #0]
}
    5c30:	f85d 4b04 	ldr.w	r4, [sp], #4
    5c34:	4770      	bx	lr
		return -1;
    5c36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5c3a:	e7f9      	b.n	5c30 <uarte_nrfx_poll_in+0x1e>

00005c3c <uarte_nrfx_poll_out>:
{
    5c3c:	b082      	sub	sp, #8
    5c3e:	f88d 1007 	strb.w	r1, [sp, #7]
	return dev->config->config_info;
    5c42:	6803      	ldr	r3, [r0, #0]
    5c44:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5c46:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c48:	2300      	movs	r3, #0
    5c4a:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5c4e:	f10d 0307 	add.w	r3, sp, #7
    5c52:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5c56:	2301      	movs	r3, #1
    5c58:	f8c2 3548 	str.w	r3, [r2, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c5c:	6093      	str	r3, [r2, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c5e:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5c62:	2b00      	cmp	r3, #0
    5c64:	d0fb      	beq.n	5c5e <uarte_nrfx_poll_out+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c66:	2301      	movs	r3, #1
    5c68:	60d3      	str	r3, [r2, #12]
}
    5c6a:	b002      	add	sp, #8
    5c6c:	4770      	bx	lr

00005c6e <uarte_nrfx_fifo_fill>:
{
    5c6e:	b470      	push	{r4, r5, r6}
	return dev->config->config_info;
    5c70:	6803      	ldr	r3, [r0, #0]
    5c72:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5c74:	681e      	ldr	r6, [r3, #0]
	return dev->driver_data;
    5c76:	6885      	ldr	r5, [r0, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5c78:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5c7c:	b1cb      	cbz	r3, 5cb2 <uarte_nrfx_fifo_fill+0x44>
	if (len > data->int_driven->tx_buff_size) {
    5c7e:	68ab      	ldr	r3, [r5, #8]
    5c80:	8998      	ldrh	r0, [r3, #12]
    5c82:	4290      	cmp	r0, r2
    5c84:	db00      	blt.n	5c88 <uarte_nrfx_fifo_fill+0x1a>
    5c86:	4610      	mov	r0, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c88:	2300      	movs	r3, #0
    5c8a:	f8c6 3120 	str.w	r3, [r6, #288]	; 0x120
	for (int i = 0; i < len; i++) {
    5c8e:	4298      	cmp	r0, r3
    5c90:	dd05      	ble.n	5c9e <uarte_nrfx_fifo_fill+0x30>
		data->int_driven->tx_buffer[i] = tx_data[i];
    5c92:	68aa      	ldr	r2, [r5, #8]
    5c94:	6892      	ldr	r2, [r2, #8]
    5c96:	5ccc      	ldrb	r4, [r1, r3]
    5c98:	54d4      	strb	r4, [r2, r3]
	for (int i = 0; i < len; i++) {
    5c9a:	3301      	adds	r3, #1
    5c9c:	e7f7      	b.n	5c8e <uarte_nrfx_fifo_fill+0x20>
	nrf_uarte_tx_buffer_set(uarte, data->int_driven->tx_buffer, len);
    5c9e:	68ab      	ldr	r3, [r5, #8]
    5ca0:	689b      	ldr	r3, [r3, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5ca2:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5ca6:	f8c6 0548 	str.w	r0, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5caa:	2301      	movs	r3, #1
    5cac:	60b3      	str	r3, [r6, #8]
}
    5cae:	bc70      	pop	{r4, r5, r6}
    5cb0:	4770      	bx	lr
		return 0;
    5cb2:	2000      	movs	r0, #0
    5cb4:	e7fb      	b.n	5cae <uarte_nrfx_fifo_fill+0x40>

00005cb6 <uarte_nrfx_fifo_read>:
	return dev->config->config_info;
    5cb6:	6803      	ldr	r3, [r0, #0]
    5cb8:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5cba:	681b      	ldr	r3, [r3, #0]
	return dev->driver_data;
    5cbc:	6880      	ldr	r0, [r0, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5cbe:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5cc2:	b13a      	cbz	r2, 5cd4 <uarte_nrfx_fifo_read+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5cc4:	2200      	movs	r2, #0
    5cc6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (u8_t)data->rx_data;
    5cca:	7b02      	ldrb	r2, [r0, #12]
    5ccc:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5cce:	2001      	movs	r0, #1
    5cd0:	6018      	str	r0, [r3, #0]
    5cd2:	4770      	bx	lr
	int num_rx = 0;
    5cd4:	2000      	movs	r0, #0
}
    5cd6:	4770      	bx	lr

00005cd8 <uarte_nrfx_irq_tx_enable>:
	return dev->config->config_info;
    5cd8:	6803      	ldr	r3, [r0, #0]
    5cda:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5cdc:	681b      	ldr	r3, [r3, #0]
	return dev->driver_data;
    5cde:	6882      	ldr	r2, [r0, #8]
	data->int_driven->disable_tx_irq = false;
    5ce0:	6892      	ldr	r2, [r2, #8]
    5ce2:	2100      	movs	r1, #0
    5ce4:	7391      	strb	r1, [r2, #14]
    p_reg->INTENSET = mask;
    5ce6:	f44f 7280 	mov.w	r2, #256	; 0x100
    5cea:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5cee:	4770      	bx	lr

00005cf0 <uarte_nrfx_irq_tx_disable>:
	return dev->driver_data;
    5cf0:	6883      	ldr	r3, [r0, #8]
	data->int_driven->disable_tx_irq = true;
    5cf2:	689b      	ldr	r3, [r3, #8]
    5cf4:	2201      	movs	r2, #1
    5cf6:	739a      	strb	r2, [r3, #14]
}
    5cf8:	4770      	bx	lr

00005cfa <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config->config_info;
    5cfa:	6803      	ldr	r3, [r0, #0]
    5cfc:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5cfe:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5d00:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX) &&
    5d04:	b132      	cbz	r2, 5d14 <uarte_nrfx_irq_tx_ready_complete+0x1a>
    return p_reg->INTENSET & mask;
    5d06:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
    5d0a:	f413 7f80 	tst.w	r3, #256	; 0x100
    5d0e:	d003      	beq.n	5d18 <uarte_nrfx_irq_tx_ready_complete+0x1e>
    5d10:	2001      	movs	r0, #1
    5d12:	4770      	bx	lr
    5d14:	2000      	movs	r0, #0
    5d16:	4770      	bx	lr
    5d18:	2000      	movs	r0, #0
}
    5d1a:	4770      	bx	lr

00005d1c <uarte_nrfx_irq_rx_ready>:
	return dev->config->config_info;
    5d1c:	6803      	ldr	r3, [r0, #0]
    5d1e:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d20:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5d22:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    5d26:	3000      	adds	r0, #0
    5d28:	bf18      	it	ne
    5d2a:	2001      	movne	r0, #1
    5d2c:	4770      	bx	lr

00005d2e <uarte_nrfx_irq_rx_enable>:
	return dev->config->config_info;
    5d2e:	6803      	ldr	r3, [r0, #0]
    5d30:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d32:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5d34:	2210      	movs	r2, #16
    5d36:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5d3a:	4770      	bx	lr

00005d3c <uarte_nrfx_irq_rx_disable>:
	return dev->config->config_info;
    5d3c:	6803      	ldr	r3, [r0, #0]
    5d3e:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d40:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5d42:	2210      	movs	r2, #16
    5d44:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    5d48:	4770      	bx	lr

00005d4a <uarte_nrfx_irq_err_enable>:
	return dev->config->config_info;
    5d4a:	6803      	ldr	r3, [r0, #0]
    5d4c:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d4e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5d50:	f44f 7200 	mov.w	r2, #512	; 0x200
    5d54:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5d58:	4770      	bx	lr

00005d5a <uarte_nrfx_irq_err_disable>:
	return dev->config->config_info;
    5d5a:	6803      	ldr	r3, [r0, #0]
    5d5c:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d5e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5d60:	f44f 7200 	mov.w	r2, #512	; 0x200
    5d64:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    5d68:	4770      	bx	lr

00005d6a <uarte_nrfx_irq_is_pending>:
{
    5d6a:	b538      	push	{r3, r4, r5, lr}
    5d6c:	4605      	mov	r5, r0
	return dev->config->config_info;
    5d6e:	6803      	ldr	r3, [r0, #0]
    5d70:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d72:	681c      	ldr	r4, [r3, #0]
    return p_reg->INTENSET & mask;
    5d74:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
		||
    5d78:	f413 7f80 	tst.w	r3, #256	; 0x100
    5d7c:	d107      	bne.n	5d8e <uarte_nrfx_irq_is_pending+0x24>
    5d7e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    5d82:	f013 0f10 	tst.w	r3, #16
    5d86:	d108      	bne.n	5d9a <uarte_nrfx_irq_is_pending+0x30>
    5d88:	2300      	movs	r3, #0
}
    5d8a:	4618      	mov	r0, r3
    5d8c:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    5d8e:	f7ff ffb4 	bl	5cfa <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_ENDTX_MASK) &&
    5d92:	2800      	cmp	r0, #0
    5d94:	d0f3      	beq.n	5d7e <uarte_nrfx_irq_is_pending+0x14>
		||
    5d96:	2301      	movs	r3, #1
    5d98:	e7f7      	b.n	5d8a <uarte_nrfx_irq_is_pending+0x20>
		 uarte_nrfx_irq_rx_ready(dev)));
    5d9a:	4628      	mov	r0, r5
    5d9c:	f7ff ffbe 	bl	5d1c <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    5da0:	4603      	mov	r3, r0
    5da2:	2800      	cmp	r0, #0
    5da4:	d0f1      	beq.n	5d8a <uarte_nrfx_irq_is_pending+0x20>
		||
    5da6:	2301      	movs	r3, #1
    5da8:	e7ef      	b.n	5d8a <uarte_nrfx_irq_is_pending+0x20>

00005daa <uarte_nrfx_irq_update>:
}
    5daa:	2001      	movs	r0, #1
    5dac:	4770      	bx	lr

00005dae <uarte_nrfx_irq_callback_set>:
	return dev->driver_data;
    5dae:	6883      	ldr	r3, [r0, #8]
	data->int_driven->cb = cb;
    5db0:	6898      	ldr	r0, [r3, #8]
    5db2:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
    5db4:	689b      	ldr	r3, [r3, #8]
    5db6:	605a      	str	r2, [r3, #4]
}
    5db8:	4770      	bx	lr

00005dba <_mbedtls_init>:
	ARG_UNUSED(device);

	init_heap();

	return 0;
}
    5dba:	2000      	movs	r0, #0
    5dbc:	4770      	bx	lr

00005dbe <mbedtls_asn1_get_len>:
 * ASN.1 DER decoding routines
 */
int mbedtls_asn1_get_len( unsigned char **p,
                  const unsigned char *end,
                  size_t *len )
{
    5dbe:	b430      	push	{r4, r5}
    if( ( end - *p ) < 1 )
    5dc0:	6803      	ldr	r3, [r0, #0]
    5dc2:	1acd      	subs	r5, r1, r3
    5dc4:	2d00      	cmp	r5, #0
    5dc6:	dd4a      	ble.n	5e5e <mbedtls_asn1_get_len+0xa0>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( ( **p & 0x80 ) == 0 )
    5dc8:	781c      	ldrb	r4, [r3, #0]
    5dca:	f014 0f80 	tst.w	r4, #128	; 0x80
    5dce:	d10b      	bne.n	5de8 <mbedtls_asn1_get_len+0x2a>
        *len = *(*p)++;
    5dd0:	1c5c      	adds	r4, r3, #1
    5dd2:	6004      	str	r4, [r0, #0]
    5dd4:	781b      	ldrb	r3, [r3, #0]
    5dd6:	6013      	str	r3, [r2, #0]
        default:
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
        }
    }

    if( *len > (size_t) ( end - *p ) )
    5dd8:	6813      	ldr	r3, [r2, #0]
    5dda:	6802      	ldr	r2, [r0, #0]
    5ddc:	1a89      	subs	r1, r1, r2
    5dde:	428b      	cmp	r3, r1
    5de0:	d84f      	bhi.n	5e82 <mbedtls_asn1_get_len+0xc4>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    return( 0 );
    5de2:	2000      	movs	r0, #0
}
    5de4:	bc30      	pop	{r4, r5}
    5de6:	4770      	bx	lr
        switch( **p & 0x7F )
    5de8:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    5dec:	3c01      	subs	r4, #1
    5dee:	2c03      	cmp	r4, #3
    5df0:	d838      	bhi.n	5e64 <mbedtls_asn1_get_len+0xa6>
    5df2:	e8df f004 	tbb	[pc, r4]
    5df6:	0a02      	.short	0x0a02
    5df8:	2315      	.short	0x2315
            if( ( end - *p ) < 2 )
    5dfa:	2d01      	cmp	r5, #1
    5dfc:	dd35      	ble.n	5e6a <mbedtls_asn1_get_len+0xac>
            *len = (*p)[1];
    5dfe:	785b      	ldrb	r3, [r3, #1]
    5e00:	6013      	str	r3, [r2, #0]
            (*p) += 2;
    5e02:	6803      	ldr	r3, [r0, #0]
    5e04:	3302      	adds	r3, #2
    5e06:	6003      	str	r3, [r0, #0]
            break;
    5e08:	e7e6      	b.n	5dd8 <mbedtls_asn1_get_len+0x1a>
            if( ( end - *p ) < 3 )
    5e0a:	2d02      	cmp	r5, #2
    5e0c:	dd30      	ble.n	5e70 <mbedtls_asn1_get_len+0xb2>
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    5e0e:	785c      	ldrb	r4, [r3, #1]
    5e10:	789b      	ldrb	r3, [r3, #2]
    5e12:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    5e16:	6013      	str	r3, [r2, #0]
            (*p) += 3;
    5e18:	6803      	ldr	r3, [r0, #0]
    5e1a:	3303      	adds	r3, #3
    5e1c:	6003      	str	r3, [r0, #0]
            break;
    5e1e:	e7db      	b.n	5dd8 <mbedtls_asn1_get_len+0x1a>
            if( ( end - *p ) < 4 )
    5e20:	2d03      	cmp	r5, #3
    5e22:	dd28      	ble.n	5e76 <mbedtls_asn1_get_len+0xb8>
            *len = ( (size_t)(*p)[1] << 16 ) |
    5e24:	785d      	ldrb	r5, [r3, #1]
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    5e26:	789c      	ldrb	r4, [r3, #2]
    5e28:	0224      	lsls	r4, r4, #8
            *len = ( (size_t)(*p)[1] << 16 ) |
    5e2a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    5e2e:	78db      	ldrb	r3, [r3, #3]
    5e30:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 16 ) |
    5e32:	6013      	str	r3, [r2, #0]
            (*p) += 4;
    5e34:	6803      	ldr	r3, [r0, #0]
    5e36:	3304      	adds	r3, #4
    5e38:	6003      	str	r3, [r0, #0]
            break;
    5e3a:	e7cd      	b.n	5dd8 <mbedtls_asn1_get_len+0x1a>
            if( ( end - *p ) < 5 )
    5e3c:	2d04      	cmp	r5, #4
    5e3e:	dd1d      	ble.n	5e7c <mbedtls_asn1_get_len+0xbe>
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    5e40:	785d      	ldrb	r5, [r3, #1]
    5e42:	789c      	ldrb	r4, [r3, #2]
    5e44:	0424      	lsls	r4, r4, #16
    5e46:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    5e4a:	78dd      	ldrb	r5, [r3, #3]
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    5e4c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    5e50:	791b      	ldrb	r3, [r3, #4]
    5e52:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    5e54:	6013      	str	r3, [r2, #0]
            (*p) += 5;
    5e56:	6803      	ldr	r3, [r0, #0]
    5e58:	3305      	adds	r3, #5
    5e5a:	6003      	str	r3, [r0, #0]
            break;
    5e5c:	e7bc      	b.n	5dd8 <mbedtls_asn1_get_len+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e5e:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e62:	e7bf      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
    5e64:	f06f 0063 	mvn.w	r0, #99	; 0x63
    5e68:	e7bc      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e6a:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e6e:	e7b9      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e70:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e74:	e7b6      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e76:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e7a:	e7b3      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e7c:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e80:	e7b0      	b.n	5de4 <mbedtls_asn1_get_len+0x26>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5e82:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5e86:	e7ad      	b.n	5de4 <mbedtls_asn1_get_len+0x26>

00005e88 <mbedtls_asn1_get_tag>:

int mbedtls_asn1_get_tag( unsigned char **p,
                  const unsigned char *end,
                  size_t *len, int tag )
{
    5e88:	b538      	push	{r3, r4, r5, lr}
    if( ( end - *p ) < 1 )
    5e8a:	6804      	ldr	r4, [r0, #0]
    5e8c:	1b0d      	subs	r5, r1, r4
    5e8e:	2d00      	cmp	r5, #0
    5e90:	dd07      	ble.n	5ea2 <mbedtls_asn1_get_tag+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( **p != tag )
    5e92:	7825      	ldrb	r5, [r4, #0]
    5e94:	429d      	cmp	r5, r3
    5e96:	d107      	bne.n	5ea8 <mbedtls_asn1_get_tag+0x20>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );

    (*p)++;
    5e98:	3401      	adds	r4, #1
    5e9a:	6004      	str	r4, [r0, #0]

    return( mbedtls_asn1_get_len( p, end, len ) );
    5e9c:	f7ff ff8f 	bl	5dbe <mbedtls_asn1_get_len>
}
    5ea0:	bd38      	pop	{r3, r4, r5, pc}
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    5ea2:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    5ea6:	e7fb      	b.n	5ea0 <mbedtls_asn1_get_tag+0x18>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );
    5ea8:	f06f 0061 	mvn.w	r0, #97	; 0x61
    5eac:	e7f8      	b.n	5ea0 <mbedtls_asn1_get_tag+0x18>

00005eae <mbedtls_asn1_get_mpi>:

#if defined(MBEDTLS_BIGNUM_C)
int mbedtls_asn1_get_mpi( unsigned char **p,
                  const unsigned char *end,
                  mbedtls_mpi *X )
{
    5eae:	b530      	push	{r4, r5, lr}
    5eb0:	b083      	sub	sp, #12
    5eb2:	4604      	mov	r4, r0
    5eb4:	4615      	mov	r5, r2
    int ret;
    size_t len;

    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    5eb6:	2302      	movs	r3, #2
    5eb8:	aa01      	add	r2, sp, #4
    5eba:	f7ff ffe5 	bl	5e88 <mbedtls_asn1_get_tag>
    5ebe:	4603      	mov	r3, r0
    5ec0:	b110      	cbz	r0, 5ec8 <mbedtls_asn1_get_mpi+0x1a>
    ret = mbedtls_mpi_read_binary( X, *p, len );

    *p += len;

    return( ret );
}
    5ec2:	4618      	mov	r0, r3
    5ec4:	b003      	add	sp, #12
    5ec6:	bd30      	pop	{r4, r5, pc}
    ret = mbedtls_mpi_read_binary( X, *p, len );
    5ec8:	9a01      	ldr	r2, [sp, #4]
    5eca:	6821      	ldr	r1, [r4, #0]
    5ecc:	4628      	mov	r0, r5
    5ece:	f000 fb02 	bl	64d6 <mbedtls_mpi_read_binary>
    5ed2:	4603      	mov	r3, r0
    *p += len;
    5ed4:	6822      	ldr	r2, [r4, #0]
    5ed6:	9901      	ldr	r1, [sp, #4]
    5ed8:	440a      	add	r2, r1
    5eda:	6022      	str	r2, [r4, #0]
    return( ret );
    5edc:	e7f1      	b.n	5ec2 <mbedtls_asn1_get_mpi+0x14>

00005ede <mbedtls_clz>:
 * Count leading zero bits in a given integer
 */
static size_t mbedtls_clz( const mbedtls_mpi_uint x )
{
    size_t j;
    mbedtls_mpi_uint mask = (mbedtls_mpi_uint) 1 << (biL - 1);
    5ede:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000

    for( j = 0; j < biL; j++ )
    5ee2:	2300      	movs	r3, #0
    5ee4:	2b1f      	cmp	r3, #31
    5ee6:	d804      	bhi.n	5ef2 <mbedtls_clz+0x14>
    {
        if( x & mask ) break;
    5ee8:	4202      	tst	r2, r0
    5eea:	d102      	bne.n	5ef2 <mbedtls_clz+0x14>

        mask >>= 1;
    5eec:	0852      	lsrs	r2, r2, #1
    for( j = 0; j < biL; j++ )
    5eee:	3301      	adds	r3, #1
    5ef0:	e7f8      	b.n	5ee4 <mbedtls_clz+0x6>
    }

    return j;
}
    5ef2:	4618      	mov	r0, r3
    5ef4:	4770      	bx	lr

00005ef6 <mpi_uint_bigendian_to_host_c>:

/* Convert a big-endian byte array aligned to the size of mbedtls_mpi_uint
 * into the storage form used by mbedtls_mpi. */

static mbedtls_mpi_uint mpi_uint_bigendian_to_host_c( mbedtls_mpi_uint x )
{
    5ef6:	b410      	push	{r4}
    uint8_t i;
    mbedtls_mpi_uint tmp = 0;
    5ef8:	2400      	movs	r4, #0
    /* This works regardless of the endianness. */
    for( i = 0; i < ciL; i++, x >>= 8 )
    5efa:	4623      	mov	r3, r4
    5efc:	e008      	b.n	5f10 <mpi_uint_bigendian_to_host_c+0x1a>
        tmp |= ( x & 0xFF ) << ( ( ciL - 1 - i ) << 3 );
    5efe:	b2c2      	uxtb	r2, r0
    5f00:	f1c3 0103 	rsb	r1, r3, #3
    5f04:	00c9      	lsls	r1, r1, #3
    5f06:	408a      	lsls	r2, r1
    5f08:	4314      	orrs	r4, r2
    for( i = 0; i < ciL; i++, x >>= 8 )
    5f0a:	3301      	adds	r3, #1
    5f0c:	b2db      	uxtb	r3, r3
    5f0e:	0a00      	lsrs	r0, r0, #8
    5f10:	2b03      	cmp	r3, #3
    5f12:	d9f4      	bls.n	5efe <mpi_uint_bigendian_to_host_c+0x8>
    return( tmp );
}
    5f14:	4620      	mov	r0, r4
    5f16:	f85d 4b04 	ldr.w	r4, [sp], #4
    5f1a:	4770      	bx	lr

00005f1c <mpi_uint_bigendian_to_host>:

static mbedtls_mpi_uint mpi_uint_bigendian_to_host( mbedtls_mpi_uint x )
{
    5f1c:	b508      	push	{r3, lr}
#endif /* __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__ */
#endif /* __BYTE_ORDER__ */

    /* Fall back to C-based reordering if we don't know the byte order
     * or we couldn't use a compiler-specific builtin. */
    return( mpi_uint_bigendian_to_host_c( x ) );
    5f1e:	f7ff ffea 	bl	5ef6 <mpi_uint_bigendian_to_host_c>
}
    5f22:	bd08      	pop	{r3, pc}

00005f24 <mpi_bigendian_to_host>:

static void mpi_bigendian_to_host( mbedtls_mpi_uint * const p, size_t limbs )
{
    mbedtls_mpi_uint *cur_limb_left;
    mbedtls_mpi_uint *cur_limb_right;
    if( limbs == 0 )
    5f24:	b1a9      	cbz	r1, 5f52 <mpi_bigendian_to_host+0x2e>
{
    5f26:	b570      	push	{r4, r5, r6, lr}
    5f28:	4605      	mov	r5, r0
     * For that, simultaneously traverse the limbs from left to right
     * and from right to left, as long as the left index is not bigger
     * than the right index (it's not a problem if limbs is odd and the
     * indices coincide in the last iteration).
     */
    for( cur_limb_left = p, cur_limb_right = p + ( limbs - 1 );
    5f2a:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
    5f2e:	3c01      	subs	r4, #1
    5f30:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    5f34:	42a5      	cmp	r5, r4
    5f36:	d80b      	bhi.n	5f50 <mpi_bigendian_to_host+0x2c>
         cur_limb_left++, cur_limb_right-- )
    {
        mbedtls_mpi_uint tmp;
        /* Note that if cur_limb_left == cur_limb_right,
         * this code effectively swaps the bytes only once. */
        tmp             = mpi_uint_bigendian_to_host( *cur_limb_left  );
    5f38:	6828      	ldr	r0, [r5, #0]
    5f3a:	f7ff ffef 	bl	5f1c <mpi_uint_bigendian_to_host>
    5f3e:	4606      	mov	r6, r0
        *cur_limb_left  = mpi_uint_bigendian_to_host( *cur_limb_right );
    5f40:	6820      	ldr	r0, [r4, #0]
    5f42:	f7ff ffeb 	bl	5f1c <mpi_uint_bigendian_to_host>
    5f46:	f845 0b04 	str.w	r0, [r5], #4
        *cur_limb_right = tmp;
    5f4a:	f844 6904 	str.w	r6, [r4], #-4
    5f4e:	e7f1      	b.n	5f34 <mpi_bigendian_to_host+0x10>
    }
}
    5f50:	bd70      	pop	{r4, r5, r6, pc}
    5f52:	4770      	bx	lr

00005f54 <mpi_sub_hlp>:

/*
 * Helper for mbedtls_mpi subtraction
 */
static void mpi_sub_hlp( size_t n, mbedtls_mpi_uint *s, mbedtls_mpi_uint *d )
{
    5f54:	b4f0      	push	{r4, r5, r6, r7}
    size_t i;
    mbedtls_mpi_uint c, z;

    for( i = c = 0; i < n; i++, s++, d++ )
    5f56:	2300      	movs	r3, #0
    5f58:	461d      	mov	r5, r3
    5f5a:	4285      	cmp	r5, r0
    5f5c:	d21c      	bcs.n	5f98 <mpi_sub_hlp+0x44>
    {
        z = ( *d <  c );     *d -=  c;
    5f5e:	6817      	ldr	r7, [r2, #0]
    5f60:	1afc      	subs	r4, r7, r3
    5f62:	6014      	str	r4, [r2, #0]
        c = ( *d < *s ) + z; *d -= *s;
    5f64:	f851 6b04 	ldr.w	r6, [r1], #4
    5f68:	42b4      	cmp	r4, r6
    5f6a:	bf2c      	ite	cs
    5f6c:	f04f 0c00 	movcs.w	ip, #0
    5f70:	f04f 0c01 	movcc.w	ip, #1
    5f74:	429f      	cmp	r7, r3
    5f76:	bf2c      	ite	cs
    5f78:	4663      	movcs	r3, ip
    5f7a:	f10c 0301 	addcc.w	r3, ip, #1
    5f7e:	1ba4      	subs	r4, r4, r6
    5f80:	f842 4b04 	str.w	r4, [r2], #4
    for( i = c = 0; i < n; i++, s++, d++ )
    5f84:	3501      	adds	r5, #1
    5f86:	e7e8      	b.n	5f5a <mpi_sub_hlp+0x6>
    }

    while( c != 0 )
    {
        z = ( *d < c ); *d -= c;
    5f88:	6811      	ldr	r1, [r2, #0]
    5f8a:	1ac8      	subs	r0, r1, r3
    5f8c:	f842 0b04 	str.w	r0, [r2], #4
        c = z; d++;
    5f90:	4299      	cmp	r1, r3
    5f92:	bf2c      	ite	cs
    5f94:	2300      	movcs	r3, #0
    5f96:	2301      	movcc	r3, #1
    while( c != 0 )
    5f98:	2b00      	cmp	r3, #0
    5f9a:	d1f5      	bne.n	5f88 <mpi_sub_hlp+0x34>
    }
}
    5f9c:	bcf0      	pop	{r4, r5, r6, r7}
    5f9e:	4770      	bx	lr

00005fa0 <mpi_mul_hlp>:
 * appears to need this to prevent bad ARM code generation at -O3.
 */
__attribute__ ((noinline))
#endif
void mpi_mul_hlp( size_t i, mbedtls_mpi_uint *s, mbedtls_mpi_uint *d, mbedtls_mpi_uint b )
{
    5fa0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
    mbedtls_mpi_uint c = 0, t = 0;
    5fa4:	2400      	movs	r4, #0
        MULADDC_INIT
        MULADDC_CORE
        MULADDC_STOP
    }
#else /* MULADDC_HUIT */
    for( ; i >= 16; i -= 16 )
    5fa6:	280f      	cmp	r0, #15
    5fa8:	f240 8173 	bls.w	6292 <mpi_mul_hlp+0x2f2>
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    5fac:	680d      	ldr	r5, [r1, #0]
    5fae:	fba5 8903 	umull	r8, r9, r5, r3
    5fb2:	eb14 0408 	adds.w	r4, r4, r8
    5fb6:	bf2c      	ite	cs
    5fb8:	2501      	movcs	r5, #1
    5fba:	2500      	movcc	r5, #0
    5fbc:	eb05 0709 	add.w	r7, r5, r9
    5fc0:	6816      	ldr	r6, [r2, #0]
    5fc2:	1936      	adds	r6, r6, r4
    5fc4:	bf2c      	ite	cs
    5fc6:	2501      	movcs	r5, #1
    5fc8:	2500      	movcc	r5, #0
    5fca:	443d      	add	r5, r7
    5fcc:	6016      	str	r6, [r2, #0]
    5fce:	684e      	ldr	r6, [r1, #4]
    5fd0:	fba3 6706 	umull	r6, r7, r3, r6
    5fd4:	19ad      	adds	r5, r5, r6
    5fd6:	bf2c      	ite	cs
    5fd8:	2401      	movcs	r4, #1
    5fda:	2400      	movcc	r4, #0
    5fdc:	4427      	add	r7, r4
    5fde:	6856      	ldr	r6, [r2, #4]
    5fe0:	1975      	adds	r5, r6, r5
    5fe2:	bf2c      	ite	cs
    5fe4:	2401      	movcs	r4, #1
    5fe6:	2400      	movcc	r4, #0
    5fe8:	443c      	add	r4, r7
    5fea:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    5fec:	688e      	ldr	r6, [r1, #8]
    5fee:	fba3 7806 	umull	r7, r8, r3, r6
    5ff2:	19e4      	adds	r4, r4, r7
    5ff4:	bf2c      	ite	cs
    5ff6:	2601      	movcs	r6, #1
    5ff8:	2600      	movcc	r6, #0
    5ffa:	4446      	add	r6, r8
    5ffc:	6895      	ldr	r5, [r2, #8]
    5ffe:	192d      	adds	r5, r5, r4
    6000:	bf2c      	ite	cs
    6002:	2401      	movcs	r4, #1
    6004:	2400      	movcc	r4, #0
    6006:	4434      	add	r4, r6
    6008:	6095      	str	r5, [r2, #8]
    600a:	68ce      	ldr	r6, [r1, #12]
    600c:	fba3 7806 	umull	r7, r8, r3, r6
    6010:	19e4      	adds	r4, r4, r7
    6012:	bf2c      	ite	cs
    6014:	2601      	movcs	r6, #1
    6016:	2600      	movcc	r6, #0
    6018:	4446      	add	r6, r8
    601a:	68d5      	ldr	r5, [r2, #12]
    601c:	192d      	adds	r5, r5, r4
    601e:	bf2c      	ite	cs
    6020:	2401      	movcs	r4, #1
    6022:	2400      	movcc	r4, #0
    6024:	4434      	add	r4, r6
    6026:	60d5      	str	r5, [r2, #12]
        MULADDC_CORE   MULADDC_CORE
    6028:	690e      	ldr	r6, [r1, #16]
    602a:	fba3 7806 	umull	r7, r8, r3, r6
    602e:	19e4      	adds	r4, r4, r7
    6030:	bf2c      	ite	cs
    6032:	2601      	movcs	r6, #1
    6034:	2600      	movcc	r6, #0
    6036:	4446      	add	r6, r8
    6038:	6915      	ldr	r5, [r2, #16]
    603a:	192d      	adds	r5, r5, r4
    603c:	bf2c      	ite	cs
    603e:	2401      	movcs	r4, #1
    6040:	2400      	movcc	r4, #0
    6042:	4434      	add	r4, r6
    6044:	6115      	str	r5, [r2, #16]
    6046:	694e      	ldr	r6, [r1, #20]
    6048:	fba3 7806 	umull	r7, r8, r3, r6
    604c:	19e4      	adds	r4, r4, r7
    604e:	bf2c      	ite	cs
    6050:	2601      	movcs	r6, #1
    6052:	2600      	movcc	r6, #0
    6054:	4446      	add	r6, r8
    6056:	6955      	ldr	r5, [r2, #20]
    6058:	192d      	adds	r5, r5, r4
    605a:	bf2c      	ite	cs
    605c:	2401      	movcs	r4, #1
    605e:	2400      	movcc	r4, #0
    6060:	4434      	add	r4, r6
    6062:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    6064:	698e      	ldr	r6, [r1, #24]
    6066:	fba3 7806 	umull	r7, r8, r3, r6
    606a:	19e4      	adds	r4, r4, r7
    606c:	bf2c      	ite	cs
    606e:	2601      	movcs	r6, #1
    6070:	2600      	movcc	r6, #0
    6072:	4446      	add	r6, r8
    6074:	6995      	ldr	r5, [r2, #24]
    6076:	192d      	adds	r5, r5, r4
    6078:	bf2c      	ite	cs
    607a:	2401      	movcs	r4, #1
    607c:	2400      	movcc	r4, #0
    607e:	4434      	add	r4, r6
    6080:	6195      	str	r5, [r2, #24]
    6082:	69ce      	ldr	r6, [r1, #28]
    6084:	fba3 7806 	umull	r7, r8, r3, r6
    6088:	19e4      	adds	r4, r4, r7
    608a:	bf2c      	ite	cs
    608c:	2601      	movcs	r6, #1
    608e:	2600      	movcc	r6, #0
    6090:	4446      	add	r6, r8
    6092:	69d5      	ldr	r5, [r2, #28]
    6094:	192d      	adds	r5, r5, r4
    6096:	bf2c      	ite	cs
    6098:	2401      	movcs	r4, #1
    609a:	2400      	movcc	r4, #0
    609c:	4434      	add	r4, r6
    609e:	61d5      	str	r5, [r2, #28]

        MULADDC_CORE   MULADDC_CORE
    60a0:	6a0e      	ldr	r6, [r1, #32]
    60a2:	fba3 7806 	umull	r7, r8, r3, r6
    60a6:	19e4      	adds	r4, r4, r7
    60a8:	bf2c      	ite	cs
    60aa:	2601      	movcs	r6, #1
    60ac:	2600      	movcc	r6, #0
    60ae:	4446      	add	r6, r8
    60b0:	6a15      	ldr	r5, [r2, #32]
    60b2:	192d      	adds	r5, r5, r4
    60b4:	bf2c      	ite	cs
    60b6:	2401      	movcs	r4, #1
    60b8:	2400      	movcc	r4, #0
    60ba:	4434      	add	r4, r6
    60bc:	6215      	str	r5, [r2, #32]
    60be:	6a4e      	ldr	r6, [r1, #36]	; 0x24
    60c0:	fba3 7806 	umull	r7, r8, r3, r6
    60c4:	19e4      	adds	r4, r4, r7
    60c6:	bf2c      	ite	cs
    60c8:	2601      	movcs	r6, #1
    60ca:	2600      	movcc	r6, #0
    60cc:	4446      	add	r6, r8
    60ce:	6a55      	ldr	r5, [r2, #36]	; 0x24
    60d0:	192d      	adds	r5, r5, r4
    60d2:	bf2c      	ite	cs
    60d4:	2401      	movcs	r4, #1
    60d6:	2400      	movcc	r4, #0
    60d8:	4434      	add	r4, r6
    60da:	6255      	str	r5, [r2, #36]	; 0x24
        MULADDC_CORE   MULADDC_CORE
    60dc:	6a8e      	ldr	r6, [r1, #40]	; 0x28
    60de:	fba3 7806 	umull	r7, r8, r3, r6
    60e2:	19e4      	adds	r4, r4, r7
    60e4:	bf2c      	ite	cs
    60e6:	2601      	movcs	r6, #1
    60e8:	2600      	movcc	r6, #0
    60ea:	4446      	add	r6, r8
    60ec:	6a95      	ldr	r5, [r2, #40]	; 0x28
    60ee:	192d      	adds	r5, r5, r4
    60f0:	bf2c      	ite	cs
    60f2:	2401      	movcs	r4, #1
    60f4:	2400      	movcc	r4, #0
    60f6:	4434      	add	r4, r6
    60f8:	6295      	str	r5, [r2, #40]	; 0x28
    60fa:	6ace      	ldr	r6, [r1, #44]	; 0x2c
    60fc:	fba3 7806 	umull	r7, r8, r3, r6
    6100:	19e4      	adds	r4, r4, r7
    6102:	bf2c      	ite	cs
    6104:	2601      	movcs	r6, #1
    6106:	2600      	movcc	r6, #0
    6108:	4446      	add	r6, r8
    610a:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    610c:	192d      	adds	r5, r5, r4
    610e:	bf2c      	ite	cs
    6110:	2401      	movcs	r4, #1
    6112:	2400      	movcc	r4, #0
    6114:	4434      	add	r4, r6
    6116:	62d5      	str	r5, [r2, #44]	; 0x2c
        MULADDC_CORE   MULADDC_CORE
    6118:	6b0e      	ldr	r6, [r1, #48]	; 0x30
    611a:	fba3 7806 	umull	r7, r8, r3, r6
    611e:	19e4      	adds	r4, r4, r7
    6120:	bf2c      	ite	cs
    6122:	2601      	movcs	r6, #1
    6124:	2600      	movcc	r6, #0
    6126:	4446      	add	r6, r8
    6128:	6b15      	ldr	r5, [r2, #48]	; 0x30
    612a:	192d      	adds	r5, r5, r4
    612c:	bf2c      	ite	cs
    612e:	2401      	movcs	r4, #1
    6130:	2400      	movcc	r4, #0
    6132:	4434      	add	r4, r6
    6134:	6315      	str	r5, [r2, #48]	; 0x30
    6136:	6b4e      	ldr	r6, [r1, #52]	; 0x34
    6138:	fba3 7806 	umull	r7, r8, r3, r6
    613c:	19e4      	adds	r4, r4, r7
    613e:	bf2c      	ite	cs
    6140:	2601      	movcs	r6, #1
    6142:	2600      	movcc	r6, #0
    6144:	4446      	add	r6, r8
    6146:	6b55      	ldr	r5, [r2, #52]	; 0x34
    6148:	192d      	adds	r5, r5, r4
    614a:	bf2c      	ite	cs
    614c:	2401      	movcs	r4, #1
    614e:	2400      	movcc	r4, #0
    6150:	4434      	add	r4, r6
    6152:	6355      	str	r5, [r2, #52]	; 0x34
        MULADDC_CORE   MULADDC_CORE
    6154:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    6156:	fba3 7806 	umull	r7, r8, r3, r6
    615a:	19e4      	adds	r4, r4, r7
    615c:	bf2c      	ite	cs
    615e:	2601      	movcs	r6, #1
    6160:	2600      	movcc	r6, #0
    6162:	4446      	add	r6, r8
    6164:	6b95      	ldr	r5, [r2, #56]	; 0x38
    6166:	192d      	adds	r5, r5, r4
    6168:	bf2c      	ite	cs
    616a:	2401      	movcs	r4, #1
    616c:	2400      	movcc	r4, #0
    616e:	4434      	add	r4, r6
    6170:	6395      	str	r5, [r2, #56]	; 0x38
    6172:	6bce      	ldr	r6, [r1, #60]	; 0x3c
    6174:	fba3 7806 	umull	r7, r8, r3, r6
    6178:	19e4      	adds	r4, r4, r7
    617a:	bf2c      	ite	cs
    617c:	2601      	movcs	r6, #1
    617e:	2600      	movcc	r6, #0
    6180:	4446      	add	r6, r8
    6182:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
    6184:	192d      	adds	r5, r5, r4
    6186:	bf2c      	ite	cs
    6188:	2401      	movcs	r4, #1
    618a:	2400      	movcc	r4, #0
    618c:	4434      	add	r4, r6
    618e:	63d5      	str	r5, [r2, #60]	; 0x3c
    for( ; i >= 16; i -= 16 )
    6190:	3810      	subs	r0, #16
        MULADDC_CORE   MULADDC_CORE
    6192:	3240      	adds	r2, #64	; 0x40
    6194:	3140      	adds	r1, #64	; 0x40
    6196:	e706      	b.n	5fa6 <mpi_mul_hlp+0x6>
    }

    for( ; i >= 8; i -= 8 )
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    6198:	680d      	ldr	r5, [r1, #0]
    619a:	fba5 8903 	umull	r8, r9, r5, r3
    619e:	eb14 0408 	adds.w	r4, r4, r8
    61a2:	bf2c      	ite	cs
    61a4:	2501      	movcs	r5, #1
    61a6:	2500      	movcc	r5, #0
    61a8:	eb05 0709 	add.w	r7, r5, r9
    61ac:	6816      	ldr	r6, [r2, #0]
    61ae:	1936      	adds	r6, r6, r4
    61b0:	bf2c      	ite	cs
    61b2:	2501      	movcs	r5, #1
    61b4:	2500      	movcc	r5, #0
    61b6:	443d      	add	r5, r7
    61b8:	6016      	str	r6, [r2, #0]
    61ba:	684e      	ldr	r6, [r1, #4]
    61bc:	fba3 6706 	umull	r6, r7, r3, r6
    61c0:	19ad      	adds	r5, r5, r6
    61c2:	bf2c      	ite	cs
    61c4:	2401      	movcs	r4, #1
    61c6:	2400      	movcc	r4, #0
    61c8:	4427      	add	r7, r4
    61ca:	6856      	ldr	r6, [r2, #4]
    61cc:	1975      	adds	r5, r6, r5
    61ce:	bf2c      	ite	cs
    61d0:	2401      	movcs	r4, #1
    61d2:	2400      	movcc	r4, #0
    61d4:	443c      	add	r4, r7
    61d6:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    61d8:	688e      	ldr	r6, [r1, #8]
    61da:	fba3 7806 	umull	r7, r8, r3, r6
    61de:	19e4      	adds	r4, r4, r7
    61e0:	bf2c      	ite	cs
    61e2:	2601      	movcs	r6, #1
    61e4:	2600      	movcc	r6, #0
    61e6:	4446      	add	r6, r8
    61e8:	6895      	ldr	r5, [r2, #8]
    61ea:	192d      	adds	r5, r5, r4
    61ec:	bf2c      	ite	cs
    61ee:	2401      	movcs	r4, #1
    61f0:	2400      	movcc	r4, #0
    61f2:	4434      	add	r4, r6
    61f4:	6095      	str	r5, [r2, #8]
    61f6:	68ce      	ldr	r6, [r1, #12]
    61f8:	fba3 7806 	umull	r7, r8, r3, r6
    61fc:	19e4      	adds	r4, r4, r7
    61fe:	bf2c      	ite	cs
    6200:	2601      	movcs	r6, #1
    6202:	2600      	movcc	r6, #0
    6204:	4446      	add	r6, r8
    6206:	68d5      	ldr	r5, [r2, #12]
    6208:	192d      	adds	r5, r5, r4
    620a:	bf2c      	ite	cs
    620c:	2401      	movcs	r4, #1
    620e:	2400      	movcc	r4, #0
    6210:	4434      	add	r4, r6
    6212:	60d5      	str	r5, [r2, #12]

        MULADDC_CORE   MULADDC_CORE
    6214:	690e      	ldr	r6, [r1, #16]
    6216:	fba3 7806 	umull	r7, r8, r3, r6
    621a:	19e4      	adds	r4, r4, r7
    621c:	bf2c      	ite	cs
    621e:	2601      	movcs	r6, #1
    6220:	2600      	movcc	r6, #0
    6222:	4446      	add	r6, r8
    6224:	6915      	ldr	r5, [r2, #16]
    6226:	192d      	adds	r5, r5, r4
    6228:	bf2c      	ite	cs
    622a:	2401      	movcs	r4, #1
    622c:	2400      	movcc	r4, #0
    622e:	4434      	add	r4, r6
    6230:	6115      	str	r5, [r2, #16]
    6232:	694e      	ldr	r6, [r1, #20]
    6234:	fba3 7806 	umull	r7, r8, r3, r6
    6238:	19e4      	adds	r4, r4, r7
    623a:	bf2c      	ite	cs
    623c:	2601      	movcs	r6, #1
    623e:	2600      	movcc	r6, #0
    6240:	4446      	add	r6, r8
    6242:	6955      	ldr	r5, [r2, #20]
    6244:	192d      	adds	r5, r5, r4
    6246:	bf2c      	ite	cs
    6248:	2401      	movcs	r4, #1
    624a:	2400      	movcc	r4, #0
    624c:	4434      	add	r4, r6
    624e:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    6250:	698e      	ldr	r6, [r1, #24]
    6252:	fba3 7806 	umull	r7, r8, r3, r6
    6256:	19e4      	adds	r4, r4, r7
    6258:	bf2c      	ite	cs
    625a:	2601      	movcs	r6, #1
    625c:	2600      	movcc	r6, #0
    625e:	4446      	add	r6, r8
    6260:	6995      	ldr	r5, [r2, #24]
    6262:	192d      	adds	r5, r5, r4
    6264:	bf2c      	ite	cs
    6266:	2401      	movcs	r4, #1
    6268:	2400      	movcc	r4, #0
    626a:	4434      	add	r4, r6
    626c:	6195      	str	r5, [r2, #24]
    626e:	69ce      	ldr	r6, [r1, #28]
    6270:	fba3 7806 	umull	r7, r8, r3, r6
    6274:	19e4      	adds	r4, r4, r7
    6276:	bf2c      	ite	cs
    6278:	2601      	movcs	r6, #1
    627a:	2600      	movcc	r6, #0
    627c:	4446      	add	r6, r8
    627e:	69d5      	ldr	r5, [r2, #28]
    6280:	192d      	adds	r5, r5, r4
    6282:	bf2c      	ite	cs
    6284:	2401      	movcs	r4, #1
    6286:	2400      	movcc	r4, #0
    6288:	4434      	add	r4, r6
    628a:	61d5      	str	r5, [r2, #28]
    for( ; i >= 8; i -= 8 )
    628c:	3808      	subs	r0, #8
        MULADDC_CORE   MULADDC_CORE
    628e:	3220      	adds	r2, #32
    6290:	3120      	adds	r1, #32
    for( ; i >= 8; i -= 8 )
    6292:	2807      	cmp	r0, #7
    6294:	d880      	bhi.n	6198 <mpi_mul_hlp+0x1f8>
    6296:	e011      	b.n	62bc <mpi_mul_hlp+0x31c>
    }

    for( ; i > 0; i-- )
    {
        MULADDC_INIT
        MULADDC_CORE
    6298:	f851 6b04 	ldr.w	r6, [r1], #4
    629c:	fba6 7803 	umull	r7, r8, r6, r3
    62a0:	19e4      	adds	r4, r4, r7
    62a2:	bf2c      	ite	cs
    62a4:	2601      	movcs	r6, #1
    62a6:	2600      	movcc	r6, #0
    62a8:	4446      	add	r6, r8
    62aa:	6815      	ldr	r5, [r2, #0]
    62ac:	192d      	adds	r5, r5, r4
    62ae:	bf2c      	ite	cs
    62b0:	2401      	movcs	r4, #1
    62b2:	2400      	movcc	r4, #0
    62b4:	4434      	add	r4, r6
    62b6:	f842 5b04 	str.w	r5, [r2], #4
    for( ; i > 0; i-- )
    62ba:	3801      	subs	r0, #1
    62bc:	2800      	cmp	r0, #0
    62be:	d1eb      	bne.n	6298 <mpi_mul_hlp+0x2f8>
#endif /* MULADDC_HUIT */

    t++;

    do {
        *d += c; c = ( *d < c ); d++;
    62c0:	6813      	ldr	r3, [r2, #0]
    62c2:	4423      	add	r3, r4
    62c4:	f842 3b04 	str.w	r3, [r2], #4
    62c8:	42a3      	cmp	r3, r4
    62ca:	bf34      	ite	cc
    62cc:	2401      	movcc	r4, #1
    62ce:	2400      	movcs	r4, #0
    }
    while( c != 0 );
    62d0:	d3f6      	bcc.n	62c0 <mpi_mul_hlp+0x320>
}
    62d2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
    62d6:	4770      	bx	lr

000062d8 <mbedtls_int_div_int>:
#endif

    /*
     * Check for overflow
     */
    if( 0 == d || u1 >= d )
    62d8:	b1e2      	cbz	r2, 6314 <mbedtls_int_div_int+0x3c>
{
    62da:	b570      	push	{r4, r5, r6, lr}
    62dc:	4616      	mov	r6, r2
    if( 0 == d || u1 >= d )
    62de:	4282      	cmp	r2, r0
    62e0:	d911      	bls.n	6306 <mbedtls_int_div_int+0x2e>
    62e2:	461d      	mov	r5, r3
    62e4:	460c      	mov	r4, r1
    62e6:	4601      	mov	r1, r0
    }

#if defined(MBEDTLS_HAVE_UDBL)
    dividend  = (mbedtls_t_udbl) u1 << biL;
    dividend |= (mbedtls_t_udbl) u0;
    quotient = dividend / d;
    62e8:	2300      	movs	r3, #0
    62ea:	4620      	mov	r0, r4
    62ec:	f7f9 ff2a 	bl	144 <__aeabi_uldivmod>
    if( quotient > ( (mbedtls_t_udbl) 1 << biL ) - 1 )
    62f0:	2901      	cmp	r1, #1
    62f2:	bf08      	it	eq
    62f4:	2800      	cmpeq	r0, #0
    62f6:	d301      	bcc.n	62fc <mbedtls_int_div_int+0x24>
        quotient = ( (mbedtls_t_udbl) 1 << biL ) - 1;
    62f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

    if( r != NULL )
    62fc:	b115      	cbz	r5, 6304 <mbedtls_int_div_int+0x2c>
        *r = (mbedtls_mpi_uint)( dividend - (quotient * d ) );
    62fe:	fb06 4410 	mls	r4, r6, r0, r4
    6302:	602c      	str	r4, [r5, #0]

    quotient = q1 * radix + q0;

    return quotient;
#endif
}
    6304:	bd70      	pop	{r4, r5, r6, pc}
        if (r != NULL) *r = ~0;
    6306:	b113      	cbz	r3, 630e <mbedtls_int_div_int+0x36>
    6308:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    630c:	601a      	str	r2, [r3, #0]
        return ( ~0 );
    630e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6312:	e7f7      	b.n	6304 <mbedtls_int_div_int+0x2c>
        if (r != NULL) *r = ~0;
    6314:	b113      	cbz	r3, 631c <mbedtls_int_div_int+0x44>
    6316:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    631a:	601a      	str	r2, [r3, #0]
        return ( ~0 );
    631c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    6320:	4770      	bx	lr

00006322 <mpi_montg_init>:

/*
 * Fast Montgomery initialization (thanks to Tom St Denis)
 */
static void mpi_montg_init( mbedtls_mpi_uint *mm, const mbedtls_mpi *N )
{
    6322:	b410      	push	{r4}
    mbedtls_mpi_uint x, m0 = N->p[0];
    6324:	688b      	ldr	r3, [r1, #8]
    6326:	681c      	ldr	r4, [r3, #0]
    unsigned int i;

    x  = m0;
    x += ( ( m0 + 2 ) & 4 ) << 1;
    6328:	1ca3      	adds	r3, r4, #2
    632a:	005b      	lsls	r3, r3, #1
    632c:	f003 0308 	and.w	r3, r3, #8
    6330:	4423      	add	r3, r4

    for( i = biL; i >= 8; i /= 2 )
    6332:	2120      	movs	r1, #32
    6334:	2907      	cmp	r1, #7
    6336:	d907      	bls.n	6348 <mpi_montg_init+0x26>
        x *= ( 2 - ( m0 * x ) );
    6338:	fb04 f203 	mul.w	r2, r4, r3
    633c:	f1c2 0202 	rsb	r2, r2, #2
    6340:	fb02 f303 	mul.w	r3, r2, r3
    for( i = biL; i >= 8; i /= 2 )
    6344:	0849      	lsrs	r1, r1, #1
    6346:	e7f5      	b.n	6334 <mpi_montg_init+0x12>

    *mm = ~x + 1;
    6348:	425b      	negs	r3, r3
    634a:	6003      	str	r3, [r0, #0]
}
    634c:	f85d 4b04 	ldr.w	r4, [sp], #4
    6350:	4770      	bx	lr

00006352 <mbedtls_mpi_zeroize>:
{
    6352:	b508      	push	{r3, lr}
    mbedtls_platform_zeroize( v, ciL * n );
    6354:	0089      	lsls	r1, r1, #2
    6356:	f7fc ff25 	bl	31a4 <mbedtls_platform_zeroize>
}
    635a:	bd08      	pop	{r3, pc}

0000635c <mbedtls_mpi_init>:
    X->s = 1;
    635c:	2301      	movs	r3, #1
    635e:	6003      	str	r3, [r0, #0]
    X->n = 0;
    6360:	2300      	movs	r3, #0
    6362:	6043      	str	r3, [r0, #4]
    X->p = NULL;
    6364:	6083      	str	r3, [r0, #8]
}
    6366:	4770      	bx	lr

00006368 <mbedtls_mpi_free>:
    if( X == NULL )
    6368:	b178      	cbz	r0, 638a <mbedtls_mpi_free+0x22>
{
    636a:	b510      	push	{r4, lr}
    636c:	4604      	mov	r4, r0
    if( X->p != NULL )
    636e:	6880      	ldr	r0, [r0, #8]
    6370:	b128      	cbz	r0, 637e <mbedtls_mpi_free+0x16>
        mbedtls_mpi_zeroize( X->p, X->n );
    6372:	6861      	ldr	r1, [r4, #4]
    6374:	f7ff ffed 	bl	6352 <mbedtls_mpi_zeroize>
        mbedtls_free( X->p );
    6378:	68a0      	ldr	r0, [r4, #8]
    637a:	f7fc ff01 	bl	3180 <mbedtls_free>
    X->s = 1;
    637e:	2301      	movs	r3, #1
    6380:	6023      	str	r3, [r4, #0]
    X->n = 0;
    6382:	2300      	movs	r3, #0
    6384:	6063      	str	r3, [r4, #4]
    X->p = NULL;
    6386:	60a3      	str	r3, [r4, #8]
}
    6388:	bd10      	pop	{r4, pc}
    638a:	4770      	bx	lr

0000638c <mbedtls_mpi_grow>:
    if( nblimbs > MBEDTLS_MPI_MAX_LIMBS )
    638c:	f242 7310 	movw	r3, #10000	; 0x2710
    6390:	4299      	cmp	r1, r3
    6392:	d81e      	bhi.n	63d2 <mbedtls_mpi_grow+0x46>
    if( X->n < nblimbs )
    6394:	6843      	ldr	r3, [r0, #4]
    6396:	428b      	cmp	r3, r1
    6398:	d301      	bcc.n	639e <mbedtls_mpi_grow+0x12>
    return( 0 );
    639a:	2000      	movs	r0, #0
}
    639c:	4770      	bx	lr
{
    639e:	b570      	push	{r4, r5, r6, lr}
    63a0:	460d      	mov	r5, r1
    63a2:	4604      	mov	r4, r0
        if( ( p = (mbedtls_mpi_uint*)mbedtls_calloc( nblimbs, ciL ) ) == NULL )
    63a4:	2104      	movs	r1, #4
    63a6:	4628      	mov	r0, r5
    63a8:	f7fc fee2 	bl	3170 <mbedtls_calloc>
    63ac:	4606      	mov	r6, r0
    63ae:	b198      	cbz	r0, 63d8 <mbedtls_mpi_grow+0x4c>
        if( X->p != NULL )
    63b0:	68a1      	ldr	r1, [r4, #8]
    63b2:	b151      	cbz	r1, 63ca <mbedtls_mpi_grow+0x3e>
            memcpy( p, X->p, X->n * ciL );
    63b4:	6862      	ldr	r2, [r4, #4]
    63b6:	0092      	lsls	r2, r2, #2
    63b8:	f7ff fa10 	bl	57dc <memcpy>
            mbedtls_mpi_zeroize( X->p, X->n );
    63bc:	6861      	ldr	r1, [r4, #4]
    63be:	68a0      	ldr	r0, [r4, #8]
    63c0:	f7ff ffc7 	bl	6352 <mbedtls_mpi_zeroize>
            mbedtls_free( X->p );
    63c4:	68a0      	ldr	r0, [r4, #8]
    63c6:	f7fc fedb 	bl	3180 <mbedtls_free>
        X->n = nblimbs;
    63ca:	6065      	str	r5, [r4, #4]
        X->p = p;
    63cc:	60a6      	str	r6, [r4, #8]
    return( 0 );
    63ce:	2000      	movs	r0, #0
}
    63d0:	bd70      	pop	{r4, r5, r6, pc}
        return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    63d2:	f06f 000f 	mvn.w	r0, #15
    63d6:	4770      	bx	lr
            return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    63d8:	f06f 000f 	mvn.w	r0, #15
    63dc:	e7f8      	b.n	63d0 <mbedtls_mpi_grow+0x44>

000063de <mbedtls_mpi_copy>:
{
    63de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( X == Y )
    63e0:	4288      	cmp	r0, r1
    63e2:	d02c      	beq.n	643e <mbedtls_mpi_copy+0x60>
    63e4:	460d      	mov	r5, r1
    63e6:	4606      	mov	r6, r0
    if( Y->p == NULL )
    63e8:	688c      	ldr	r4, [r1, #8]
    63ea:	b13c      	cbz	r4, 63fc <mbedtls_mpi_copy+0x1e>
    for( i = Y->n - 1; i > 0; i-- )
    63ec:	684b      	ldr	r3, [r1, #4]
    63ee:	3b01      	subs	r3, #1
    63f0:	b143      	cbz	r3, 6404 <mbedtls_mpi_copy+0x26>
        if( Y->p[i] != 0 )
    63f2:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    63f6:	b92a      	cbnz	r2, 6404 <mbedtls_mpi_copy+0x26>
    for( i = Y->n - 1; i > 0; i-- )
    63f8:	3b01      	subs	r3, #1
    63fa:	e7f9      	b.n	63f0 <mbedtls_mpi_copy+0x12>
        mbedtls_mpi_free( X );
    63fc:	f7ff ffb4 	bl	6368 <mbedtls_mpi_free>
        return( 0 );
    6400:	2700      	movs	r7, #0
    6402:	e01a      	b.n	643a <mbedtls_mpi_copy+0x5c>
    i++;
    6404:	1c5c      	adds	r4, r3, #1
    X->s = Y->s;
    6406:	682b      	ldr	r3, [r5, #0]
    6408:	6033      	str	r3, [r6, #0]
    if( X->n < i )
    640a:	6872      	ldr	r2, [r6, #4]
    640c:	42a2      	cmp	r2, r4
    640e:	d206      	bcs.n	641e <mbedtls_mpi_copy+0x40>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i ) );
    6410:	4621      	mov	r1, r4
    6412:	4630      	mov	r0, r6
    6414:	f7ff ffba 	bl	638c <mbedtls_mpi_grow>
    6418:	4607      	mov	r7, r0
    641a:	b148      	cbz	r0, 6430 <mbedtls_mpi_copy+0x52>
    641c:	e00d      	b.n	643a <mbedtls_mpi_copy+0x5c>
        memset( X->p + i, 0, ( X->n - i ) * ciL );
    641e:	68b0      	ldr	r0, [r6, #8]
    6420:	1b12      	subs	r2, r2, r4
    6422:	0092      	lsls	r2, r2, #2
    6424:	2100      	movs	r1, #0
    6426:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    642a:	f7ff f9fb 	bl	5824 <memset>
    int ret = 0;
    642e:	2700      	movs	r7, #0
    memcpy( X->p, Y->p, i * ciL );
    6430:	00a2      	lsls	r2, r4, #2
    6432:	68a9      	ldr	r1, [r5, #8]
    6434:	68b0      	ldr	r0, [r6, #8]
    6436:	f7ff f9d1 	bl	57dc <memcpy>
}
    643a:	4638      	mov	r0, r7
    643c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( 0 );
    643e:	2700      	movs	r7, #0
    6440:	e7fb      	b.n	643a <mbedtls_mpi_copy+0x5c>

00006442 <mbedtls_mpi_lset>:
{
    6442:	b570      	push	{r4, r5, r6, lr}
    6444:	4604      	mov	r4, r0
    6446:	460e      	mov	r6, r1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, 1 ) );
    6448:	2101      	movs	r1, #1
    644a:	f7ff ff9f 	bl	638c <mbedtls_mpi_grow>
    644e:	4605      	mov	r5, r0
    6450:	b108      	cbz	r0, 6456 <mbedtls_mpi_lset+0x14>
}
    6452:	4628      	mov	r0, r5
    6454:	bd70      	pop	{r4, r5, r6, pc}
    memset( X->p, 0, X->n * ciL );
    6456:	6862      	ldr	r2, [r4, #4]
    6458:	0092      	lsls	r2, r2, #2
    645a:	2100      	movs	r1, #0
    645c:	68a0      	ldr	r0, [r4, #8]
    645e:	f7ff f9e1 	bl	5824 <memset>
    X->p[0] = ( z < 0 ) ? -z : z;
    6462:	68a3      	ldr	r3, [r4, #8]
    6464:	ea86 72e6 	eor.w	r2, r6, r6, asr #31
    6468:	eba2 72e6 	sub.w	r2, r2, r6, asr #31
    646c:	601a      	str	r2, [r3, #0]
    X->s    = ( z < 0 ) ? -1 : 1;
    646e:	2e00      	cmp	r6, #0
    6470:	db02      	blt.n	6478 <mbedtls_mpi_lset+0x36>
    6472:	2301      	movs	r3, #1
    6474:	6023      	str	r3, [r4, #0]
    return( ret );
    6476:	e7ec      	b.n	6452 <mbedtls_mpi_lset+0x10>
    X->s    = ( z < 0 ) ? -1 : 1;
    6478:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    647c:	e7fa      	b.n	6474 <mbedtls_mpi_lset+0x32>

0000647e <mbedtls_mpi_get_bit>:
    if( X->n * biL <= pos )
    647e:	6843      	ldr	r3, [r0, #4]
    6480:	ebb1 1f43 	cmp.w	r1, r3, lsl #5
    6484:	d209      	bcs.n	649a <mbedtls_mpi_get_bit+0x1c>
    return( ( X->p[pos / biL] >> ( pos % biL ) ) & 0x01 );
    6486:	6883      	ldr	r3, [r0, #8]
    6488:	094a      	lsrs	r2, r1, #5
    648a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    648e:	f001 011f 	and.w	r1, r1, #31
    6492:	40c8      	lsrs	r0, r1
    6494:	f000 0001 	and.w	r0, r0, #1
    6498:	4770      	bx	lr
        return( 0 );
    649a:	2000      	movs	r0, #0
}
    649c:	4770      	bx	lr

0000649e <mbedtls_mpi_bitlen>:
{
    649e:	b510      	push	{r4, lr}
    if( X->n == 0 )
    64a0:	6844      	ldr	r4, [r0, #4]
    64a2:	b184      	cbz	r4, 64c6 <mbedtls_mpi_bitlen+0x28>
    for( i = X->n - 1; i > 0; i-- )
    64a4:	3c01      	subs	r4, #1
    64a6:	b12c      	cbz	r4, 64b4 <mbedtls_mpi_bitlen+0x16>
        if( X->p[i] != 0 )
    64a8:	6883      	ldr	r3, [r0, #8]
    64aa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    64ae:	b90b      	cbnz	r3, 64b4 <mbedtls_mpi_bitlen+0x16>
    for( i = X->n - 1; i > 0; i-- )
    64b0:	3c01      	subs	r4, #1
    64b2:	e7f8      	b.n	64a6 <mbedtls_mpi_bitlen+0x8>
    j = biL - mbedtls_clz( X->p[i] );
    64b4:	6883      	ldr	r3, [r0, #8]
    64b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    64ba:	f7ff fd10 	bl	5ede <mbedtls_clz>
    64be:	f1c0 0020 	rsb	r0, r0, #32
    return( ( i * biL ) + j );
    64c2:	eb00 1444 	add.w	r4, r0, r4, lsl #5
}
    64c6:	4620      	mov	r0, r4
    64c8:	bd10      	pop	{r4, pc}

000064ca <mbedtls_mpi_size>:
{
    64ca:	b508      	push	{r3, lr}
    return( ( mbedtls_mpi_bitlen( X ) + 7 ) >> 3 );
    64cc:	f7ff ffe7 	bl	649e <mbedtls_mpi_bitlen>
    64d0:	3007      	adds	r0, #7
}
    64d2:	08c0      	lsrs	r0, r0, #3
    64d4:	bd08      	pop	{r3, pc}

000064d6 <mbedtls_mpi_read_binary>:
{
    64d6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    64da:	4605      	mov	r5, r0
    64dc:	4688      	mov	r8, r1
    64de:	4616      	mov	r6, r2
    size_t const limbs    = CHARS_TO_LIMBS( buflen );
    64e0:	f012 0103 	ands.w	r1, r2, #3
    64e4:	bf18      	it	ne
    64e6:	2101      	movne	r1, #1
    64e8:	eb01 0492 	add.w	r4, r1, r2, lsr #2
    size_t const overhead = ( limbs * ciL ) - buflen;
    64ec:	ebc2 0984 	rsb	r9, r2, r4, lsl #2
    if( X->n != limbs )
    64f0:	6843      	ldr	r3, [r0, #4]
    64f2:	42a3      	cmp	r3, r4
    64f4:	d00a      	beq.n	650c <mbedtls_mpi_read_binary+0x36>
        mbedtls_mpi_free( X );
    64f6:	f7ff ff37 	bl	6368 <mbedtls_mpi_free>
        mbedtls_mpi_init( X );
    64fa:	4628      	mov	r0, r5
    64fc:	f7ff ff2e 	bl	635c <mbedtls_mpi_init>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, limbs ) );
    6500:	4621      	mov	r1, r4
    6502:	4628      	mov	r0, r5
    6504:	f7ff ff42 	bl	638c <mbedtls_mpi_grow>
    6508:	4607      	mov	r7, r0
    650a:	b990      	cbnz	r0, 6532 <mbedtls_mpi_read_binary+0x5c>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    650c:	2100      	movs	r1, #0
    650e:	4628      	mov	r0, r5
    6510:	f7ff ff97 	bl	6442 <mbedtls_mpi_lset>
    6514:	4607      	mov	r7, r0
    6516:	b960      	cbnz	r0, 6532 <mbedtls_mpi_read_binary+0x5c>
    if( buf != NULL )
    6518:	f1b8 0f00 	cmp.w	r8, #0
    651c:	d009      	beq.n	6532 <mbedtls_mpi_read_binary+0x5c>
        Xp = (unsigned char*) X->p;
    651e:	68a8      	ldr	r0, [r5, #8]
        memcpy( Xp + overhead, buf, buflen );
    6520:	4632      	mov	r2, r6
    6522:	4641      	mov	r1, r8
    6524:	4448      	add	r0, r9
    6526:	f7ff f959 	bl	57dc <memcpy>
        mpi_bigendian_to_host( X->p, limbs );
    652a:	4621      	mov	r1, r4
    652c:	68a8      	ldr	r0, [r5, #8]
    652e:	f7ff fcf9 	bl	5f24 <mpi_bigendian_to_host>
}
    6532:	4638      	mov	r0, r7
    6534:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00006538 <mbedtls_mpi_write_binary>:
{
    6538:	b570      	push	{r4, r5, r6, lr}
    653a:	4605      	mov	r5, r0
    653c:	4608      	mov	r0, r1
    stored_bytes = X->n * ciL;
    653e:	686e      	ldr	r6, [r5, #4]
    6540:	00b6      	lsls	r6, r6, #2
    if( stored_bytes < buflen )
    6542:	4296      	cmp	r6, r2
    6544:	d30f      	bcc.n	6566 <mbedtls_mpi_write_binary+0x2e>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    6546:	4613      	mov	r3, r2
    6548:	42b3      	cmp	r3, r6
    654a:	d213      	bcs.n	6574 <mbedtls_mpi_write_binary+0x3c>
            if( GET_BYTE( X, i ) != 0 )
    654c:	68ac      	ldr	r4, [r5, #8]
    654e:	f023 0103 	bic.w	r1, r3, #3
    6552:	5861      	ldr	r1, [r4, r1]
    6554:	f003 0403 	and.w	r4, r3, #3
    6558:	00e4      	lsls	r4, r4, #3
    655a:	40e1      	lsrs	r1, r4
    655c:	f011 0fff 	tst.w	r1, #255	; 0xff
    6560:	d11a      	bne.n	6598 <mbedtls_mpi_write_binary+0x60>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    6562:	3301      	adds	r3, #1
    6564:	e7f0      	b.n	6548 <mbedtls_mpi_write_binary+0x10>
        p = buf + buflen - stored_bytes;
    6566:	1b92      	subs	r2, r2, r6
    6568:	188c      	adds	r4, r1, r2
        memset( buf, 0, buflen - stored_bytes );
    656a:	2100      	movs	r1, #0
    656c:	f7ff f95a 	bl	5824 <memset>
        p = buf + buflen - stored_bytes;
    6570:	4620      	mov	r0, r4
        bytes_to_copy = stored_bytes;
    6572:	4632      	mov	r2, r6
    for( i = 0; i < bytes_to_copy; i++ )
    6574:	2300      	movs	r3, #0
    6576:	429a      	cmp	r2, r3
    6578:	d90c      	bls.n	6594 <mbedtls_mpi_write_binary+0x5c>
        p[bytes_to_copy - i - 1] = GET_BYTE( X, i );
    657a:	68ac      	ldr	r4, [r5, #8]
    657c:	f023 0103 	bic.w	r1, r3, #3
    6580:	5864      	ldr	r4, [r4, r1]
    6582:	f003 0103 	and.w	r1, r3, #3
    6586:	00c9      	lsls	r1, r1, #3
    6588:	40cc      	lsrs	r4, r1
    658a:	1ad1      	subs	r1, r2, r3
    658c:	3901      	subs	r1, #1
    658e:	5444      	strb	r4, [r0, r1]
    for( i = 0; i < bytes_to_copy; i++ )
    6590:	3301      	adds	r3, #1
    6592:	e7f0      	b.n	6576 <mbedtls_mpi_write_binary+0x3e>
    return( 0 );
    6594:	2000      	movs	r0, #0
}
    6596:	bd70      	pop	{r4, r5, r6, pc}
                return( MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL );
    6598:	f06f 0007 	mvn.w	r0, #7
    659c:	e7fb      	b.n	6596 <mbedtls_mpi_write_binary+0x5e>

0000659e <mbedtls_mpi_shift_l>:
{
    659e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    65a0:	4605      	mov	r5, r0
    65a2:	460f      	mov	r7, r1
    v0 = count / (biL    );
    65a4:	094c      	lsrs	r4, r1, #5
    t1 = count & (biL - 1);
    65a6:	f001 061f 	and.w	r6, r1, #31
    i = mbedtls_mpi_bitlen( X ) + count;
    65aa:	f7ff ff78 	bl	649e <mbedtls_mpi_bitlen>
    65ae:	4438      	add	r0, r7
    if( X->n * biL < i )
    65b0:	686b      	ldr	r3, [r5, #4]
    65b2:	ebb0 1f43 	cmp.w	r0, r3, lsl #5
    65b6:	d810      	bhi.n	65da <mbedtls_mpi_shift_l+0x3c>
    if( v0 > 0 )
    65b8:	2f1f      	cmp	r7, #31
    65ba:	d925      	bls.n	6608 <mbedtls_mpi_shift_l+0x6a>
        for( i = X->n; i > v0; i-- )
    65bc:	686b      	ldr	r3, [r5, #4]
    65be:	42a3      	cmp	r3, r4
    65c0:	d920      	bls.n	6604 <mbedtls_mpi_shift_l+0x66>
            X->p[i - 1] = X->p[i - v0 - 1];
    65c2:	68a9      	ldr	r1, [r5, #8]
    65c4:	1b1a      	subs	r2, r3, r4
    65c6:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    65ca:	181f      	adds	r7, r3, r0
    65cc:	4402      	add	r2, r0
    65ce:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    65d2:	f841 2027 	str.w	r2, [r1, r7, lsl #2]
        for( i = X->n; i > v0; i-- )
    65d6:	3b01      	subs	r3, #1
    65d8:	e7f1      	b.n	65be <mbedtls_mpi_shift_l+0x20>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, BITS_TO_LIMBS( i ) ) );
    65da:	f010 011f 	ands.w	r1, r0, #31
    65de:	bf18      	it	ne
    65e0:	2101      	movne	r1, #1
    65e2:	eb01 1150 	add.w	r1, r1, r0, lsr #5
    65e6:	4628      	mov	r0, r5
    65e8:	f7ff fed0 	bl	638c <mbedtls_mpi_grow>
    65ec:	4603      	mov	r3, r0
    65ee:	2800      	cmp	r0, #0
    65f0:	d0e2      	beq.n	65b8 <mbedtls_mpi_shift_l+0x1a>
    65f2:	e00b      	b.n	660c <mbedtls_mpi_shift_l+0x6e>
            X->p[i - 1] = 0;
    65f4:	68a9      	ldr	r1, [r5, #8]
    65f6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    65fa:	3a01      	subs	r2, #1
    65fc:	2000      	movs	r0, #0
    65fe:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
        for( ; i > 0; i-- )
    6602:	3b01      	subs	r3, #1
    6604:	2b00      	cmp	r3, #0
    6606:	d1f5      	bne.n	65f4 <mbedtls_mpi_shift_l+0x56>
    if( t1 > 0 )
    6608:	b9ce      	cbnz	r6, 663e <mbedtls_mpi_shift_l+0xa0>
    ret = 0;
    660a:	2300      	movs	r3, #0
}
    660c:	4618      	mov	r0, r3
    660e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            r1 = X->p[i] >> (biL - t1);
    6610:	68a8      	ldr	r0, [r5, #8]
    6612:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
    6616:	f1c6 0320 	rsb	r3, r6, #32
            X->p[i] <<= t1;
    661a:	fa01 f206 	lsl.w	r2, r1, r6
    661e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
            X->p[i] |= r0;
    6622:	68a8      	ldr	r0, [r5, #8]
    6624:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
    6628:	433a      	orrs	r2, r7
    662a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
        for( i = v0; i < X->n; i++ )
    662e:	3401      	adds	r4, #1
            r0 = r1;
    6630:	fa21 f703 	lsr.w	r7, r1, r3
        for( i = v0; i < X->n; i++ )
    6634:	6869      	ldr	r1, [r5, #4]
    6636:	42a1      	cmp	r1, r4
    6638:	d8ea      	bhi.n	6610 <mbedtls_mpi_shift_l+0x72>
    ret = 0;
    663a:	2300      	movs	r3, #0
    return( ret );
    663c:	e7e6      	b.n	660c <mbedtls_mpi_shift_l+0x6e>
    mbedtls_mpi_uint r0 = 0, r1;
    663e:	2700      	movs	r7, #0
    6640:	e7f8      	b.n	6634 <mbedtls_mpi_shift_l+0x96>

00006642 <mbedtls_mpi_shift_r>:
{
    6642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    v0 = count /  biL;
    6644:	094c      	lsrs	r4, r1, #5
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    6646:	6843      	ldr	r3, [r0, #4]
    6648:	42a3      	cmp	r3, r4
    664a:	d323      	bcc.n	6694 <mbedtls_mpi_shift_r+0x52>
    664c:	f001 071f 	and.w	r7, r1, #31
    6650:	d01e      	beq.n	6690 <mbedtls_mpi_shift_r+0x4e>
    if( v0 > 0 )
    6652:	291f      	cmp	r1, #31
    6654:	d822      	bhi.n	669c <mbedtls_mpi_shift_r+0x5a>
    if( v1 > 0 )
    6656:	2f00      	cmp	r7, #0
    6658:	d038      	beq.n	66cc <mbedtls_mpi_shift_r+0x8a>
        for( i = X->n; i > 0; i-- )
    665a:	6842      	ldr	r2, [r0, #4]
    mbedtls_mpi_uint r0 = 0, r1;
    665c:	f04f 0c00 	mov.w	ip, #0
        for( i = X->n; i > 0; i-- )
    6660:	b392      	cbz	r2, 66c8 <mbedtls_mpi_shift_r+0x86>
            r1 = X->p[i - 1] << (biL - v1);
    6662:	6886      	ldr	r6, [r0, #8]
    6664:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    6668:	3b01      	subs	r3, #1
    666a:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
    666e:	f1c7 0120 	rsb	r1, r7, #32
            X->p[i - 1] >>= v1;
    6672:	fa25 f407 	lsr.w	r4, r5, r7
    6676:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
            X->p[i - 1] |= r0;
    667a:	6886      	ldr	r6, [r0, #8]
    667c:	f856 4023 	ldr.w	r4, [r6, r3, lsl #2]
    6680:	ea44 040c 	orr.w	r4, r4, ip
    6684:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
        for( i = X->n; i > 0; i-- )
    6688:	3a01      	subs	r2, #1
            r0 = r1;
    668a:	fa05 fc01 	lsl.w	ip, r5, r1
    668e:	e7e7      	b.n	6660 <mbedtls_mpi_shift_r+0x1e>
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    6690:	2f00      	cmp	r7, #0
    6692:	d0de      	beq.n	6652 <mbedtls_mpi_shift_r+0x10>
        return mbedtls_mpi_lset( X, 0 );
    6694:	2100      	movs	r1, #0
    6696:	f7ff fed4 	bl	6442 <mbedtls_mpi_lset>
    669a:	e018      	b.n	66ce <mbedtls_mpi_shift_r+0x8c>
        for( i = 0; i < X->n - v0; i++ )
    669c:	2300      	movs	r3, #0
    669e:	6842      	ldr	r2, [r0, #4]
    66a0:	1b12      	subs	r2, r2, r4
    66a2:	429a      	cmp	r2, r3
    66a4:	d907      	bls.n	66b6 <mbedtls_mpi_shift_r+0x74>
            X->p[i] = X->p[i + v0];
    66a6:	6882      	ldr	r2, [r0, #8]
    66a8:	1919      	adds	r1, r3, r4
    66aa:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    66ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( i = 0; i < X->n - v0; i++ )
    66b2:	3301      	adds	r3, #1
    66b4:	e7f3      	b.n	669e <mbedtls_mpi_shift_r+0x5c>
        for( ; i < X->n; i++ )
    66b6:	6842      	ldr	r2, [r0, #4]
    66b8:	429a      	cmp	r2, r3
    66ba:	d9cc      	bls.n	6656 <mbedtls_mpi_shift_r+0x14>
            X->p[i] = 0;
    66bc:	6882      	ldr	r2, [r0, #8]
    66be:	2100      	movs	r1, #0
    66c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( ; i < X->n; i++ )
    66c4:	3301      	adds	r3, #1
    66c6:	e7f6      	b.n	66b6 <mbedtls_mpi_shift_r+0x74>
    return( 0 );
    66c8:	2000      	movs	r0, #0
    66ca:	e000      	b.n	66ce <mbedtls_mpi_shift_r+0x8c>
    66cc:	2000      	movs	r0, #0
}
    66ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000066d0 <mbedtls_mpi_cmp_abs>:
{
    66d0:	b430      	push	{r4, r5}
    for( i = X->n; i > 0; i-- )
    66d2:	6843      	ldr	r3, [r0, #4]
    66d4:	b143      	cbz	r3, 66e8 <mbedtls_mpi_cmp_abs+0x18>
        if( X->p[i - 1] != 0 )
    66d6:	6884      	ldr	r4, [r0, #8]
    66d8:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    66dc:	3a01      	subs	r2, #1
    66de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    66e2:	b90a      	cbnz	r2, 66e8 <mbedtls_mpi_cmp_abs+0x18>
    for( i = X->n; i > 0; i-- )
    66e4:	3b01      	subs	r3, #1
    66e6:	e7f5      	b.n	66d4 <mbedtls_mpi_cmp_abs+0x4>
    for( j = Y->n; j > 0; j-- )
    66e8:	684a      	ldr	r2, [r1, #4]
    66ea:	b142      	cbz	r2, 66fe <mbedtls_mpi_cmp_abs+0x2e>
        if( Y->p[j - 1] != 0 )
    66ec:	688d      	ldr	r5, [r1, #8]
    66ee:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    66f2:	3c01      	subs	r4, #1
    66f4:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    66f8:	b90c      	cbnz	r4, 66fe <mbedtls_mpi_cmp_abs+0x2e>
    for( j = Y->n; j > 0; j-- )
    66fa:	3a01      	subs	r2, #1
    66fc:	e7f5      	b.n	66ea <mbedtls_mpi_cmp_abs+0x1a>
    if( i == 0 && j == 0 )
    66fe:	b903      	cbnz	r3, 6702 <mbedtls_mpi_cmp_abs+0x32>
    6700:	b1c2      	cbz	r2, 6734 <mbedtls_mpi_cmp_abs+0x64>
    if( i > j ) return(  1 );
    6702:	4293      	cmp	r3, r2
    6704:	d818      	bhi.n	6738 <mbedtls_mpi_cmp_abs+0x68>
    if( j > i ) return( -1 );
    6706:	d203      	bcs.n	6710 <mbedtls_mpi_cmp_abs+0x40>
    6708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    670c:	e015      	b.n	673a <mbedtls_mpi_cmp_abs+0x6a>
    for( ; i > 0; i-- )
    670e:	3b01      	subs	r3, #1
    6710:	b173      	cbz	r3, 6730 <mbedtls_mpi_cmp_abs+0x60>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    6712:	6884      	ldr	r4, [r0, #8]
    6714:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    6718:	3a01      	subs	r2, #1
    671a:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    671e:	688d      	ldr	r5, [r1, #8]
    6720:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    6724:	4294      	cmp	r4, r2
    6726:	d80a      	bhi.n	673e <mbedtls_mpi_cmp_abs+0x6e>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -1 );
    6728:	d2f1      	bcs.n	670e <mbedtls_mpi_cmp_abs+0x3e>
    672a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    672e:	e004      	b.n	673a <mbedtls_mpi_cmp_abs+0x6a>
    return( 0 );
    6730:	2000      	movs	r0, #0
    6732:	e002      	b.n	673a <mbedtls_mpi_cmp_abs+0x6a>
        return( 0 );
    6734:	2000      	movs	r0, #0
    6736:	e000      	b.n	673a <mbedtls_mpi_cmp_abs+0x6a>
    if( i > j ) return(  1 );
    6738:	2001      	movs	r0, #1
}
    673a:	bc30      	pop	{r4, r5}
    673c:	4770      	bx	lr
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    673e:	2001      	movs	r0, #1
    6740:	e7fb      	b.n	673a <mbedtls_mpi_cmp_abs+0x6a>

00006742 <mpi_montmul>:
/*
 * Montgomery multiplication: A = A * B * R^-1 mod N  (HAC 14.36)
 */
static int mpi_montmul( mbedtls_mpi *A, const mbedtls_mpi *B, const mbedtls_mpi *N, mbedtls_mpi_uint mm,
                         const mbedtls_mpi *T )
{
    6742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6746:	b083      	sub	sp, #12
    size_t i, n, m;
    mbedtls_mpi_uint u0, u1, *d;

    if( T->n < N->n + 1 || T->p == NULL )
    6748:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    674a:	6865      	ldr	r5, [r4, #4]
    674c:	6854      	ldr	r4, [r2, #4]
    674e:	3401      	adds	r4, #1
    6750:	42a5      	cmp	r5, r4
    6752:	d35d      	bcc.n	6810 <mpi_montmul+0xce>
    6754:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6756:	68a4      	ldr	r4, [r4, #8]
    6758:	2c00      	cmp	r4, #0
    675a:	d05c      	beq.n	6816 <mpi_montmul+0xd4>
    675c:	9301      	str	r3, [sp, #4]
    675e:	4691      	mov	r9, r2
    6760:	468b      	mov	fp, r1
    6762:	4682      	mov	sl, r0
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    memset( T->p, 0, T->n * ciL );
    6764:	00aa      	lsls	r2, r5, #2
    6766:	2100      	movs	r1, #0
    6768:	4620      	mov	r0, r4
    676a:	f7ff f85b 	bl	5824 <memset>

    d = T->p;
    676e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6770:	689c      	ldr	r4, [r3, #8]
    n = N->n;
    6772:	f8d9 8004 	ldr.w	r8, [r9, #4]
    m = ( B->n < n ) ? B->n : n;
    6776:	f8db 3004 	ldr.w	r3, [fp, #4]
    677a:	4543      	cmp	r3, r8
    677c:	bf28      	it	cs
    677e:	4643      	movcs	r3, r8
    6780:	9300      	str	r3, [sp, #0]

    for( i = 0; i < n; i++ )
    6782:	2600      	movs	r6, #0
    6784:	4546      	cmp	r6, r8
    6786:	d221      	bcs.n	67cc <mpi_montmul+0x8a>
    {
        /*
         * T = (T + u0*B + u1*N) / 2^biL
         */
        u0 = A->p[i];
    6788:	f8da 3008 	ldr.w	r3, [sl, #8]
    678c:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    6790:	6823      	ldr	r3, [r4, #0]
    6792:	f8db 1008 	ldr.w	r1, [fp, #8]
    6796:	680d      	ldr	r5, [r1, #0]
    6798:	fb07 3505 	mla	r5, r7, r5, r3
    679c:	9b01      	ldr	r3, [sp, #4]
    679e:	fb03 f505 	mul.w	r5, r3, r5

        mpi_mul_hlp( m, B->p, d, u0 );
    67a2:	463b      	mov	r3, r7
    67a4:	4622      	mov	r2, r4
    67a6:	9800      	ldr	r0, [sp, #0]
    67a8:	f7ff fbfa 	bl	5fa0 <mpi_mul_hlp>
        mpi_mul_hlp( n, N->p, d, u1 );
    67ac:	462b      	mov	r3, r5
    67ae:	4622      	mov	r2, r4
    67b0:	f8d9 1008 	ldr.w	r1, [r9, #8]
    67b4:	4640      	mov	r0, r8
    67b6:	f7ff fbf3 	bl	5fa0 <mpi_mul_hlp>

        *d++ = u0; d[n + 1] = 0;
    67ba:	f844 7b04 	str.w	r7, [r4], #4
    67be:	f108 0301 	add.w	r3, r8, #1
    67c2:	2200      	movs	r2, #0
    67c4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < n; i++ )
    67c8:	3601      	adds	r6, #1
    67ca:	e7db      	b.n	6784 <mpi_montmul+0x42>
    }

    memcpy( A->p, d, ( n + 1 ) * ciL );
    67cc:	f108 0201 	add.w	r2, r8, #1
    67d0:	0092      	lsls	r2, r2, #2
    67d2:	4621      	mov	r1, r4
    67d4:	f8da 0008 	ldr.w	r0, [sl, #8]
    67d8:	f7ff f800 	bl	57dc <memcpy>

    if( mbedtls_mpi_cmp_abs( A, N ) >= 0 )
    67dc:	4649      	mov	r1, r9
    67de:	4650      	mov	r0, sl
    67e0:	f7ff ff76 	bl	66d0 <mbedtls_mpi_cmp_abs>
    67e4:	2800      	cmp	r0, #0
    67e6:	db0a      	blt.n	67fe <mpi_montmul+0xbc>
        mpi_sub_hlp( n, N->p, A->p );
    67e8:	f8da 2008 	ldr.w	r2, [sl, #8]
    67ec:	f8d9 1008 	ldr.w	r1, [r9, #8]
    67f0:	4640      	mov	r0, r8
    67f2:	f7ff fbaf 	bl	5f54 <mpi_sub_hlp>
    else
        /* prevent timing attacks */
        mpi_sub_hlp( n, A->p, T->p );

    return( 0 );
    67f6:	2000      	movs	r0, #0
}
    67f8:	b003      	add	sp, #12
    67fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mpi_sub_hlp( n, A->p, T->p );
    67fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6800:	689a      	ldr	r2, [r3, #8]
    6802:	f8da 1008 	ldr.w	r1, [sl, #8]
    6806:	4640      	mov	r0, r8
    6808:	f7ff fba4 	bl	5f54 <mpi_sub_hlp>
    return( 0 );
    680c:	2000      	movs	r0, #0
    680e:	e7f3      	b.n	67f8 <mpi_montmul+0xb6>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    6810:	f06f 0003 	mvn.w	r0, #3
    6814:	e7f0      	b.n	67f8 <mpi_montmul+0xb6>
    6816:	f06f 0003 	mvn.w	r0, #3
    681a:	e7ed      	b.n	67f8 <mpi_montmul+0xb6>

0000681c <mpi_montred>:
/*
 * Montgomery reduction: A = A * R^-1 mod N
 */
static int mpi_montred( mbedtls_mpi *A, const mbedtls_mpi *N,
                        mbedtls_mpi_uint mm, const mbedtls_mpi *T )
{
    681c:	b510      	push	{r4, lr}
    681e:	b086      	sub	sp, #24
    mbedtls_mpi_uint z = 1;
    6820:	2401      	movs	r4, #1
    6822:	9405      	str	r4, [sp, #20]
    mbedtls_mpi U;

    U.n = U.s = (int) z;
    6824:	9402      	str	r4, [sp, #8]
    6826:	9403      	str	r4, [sp, #12]
    U.p = &z;
    6828:	ac05      	add	r4, sp, #20
    682a:	9404      	str	r4, [sp, #16]

    return( mpi_montmul( A, &U, N, mm, T ) );
    682c:	9300      	str	r3, [sp, #0]
    682e:	4613      	mov	r3, r2
    6830:	460a      	mov	r2, r1
    6832:	a902      	add	r1, sp, #8
    6834:	f7ff ff85 	bl	6742 <mpi_montmul>
}
    6838:	b006      	add	sp, #24
    683a:	bd10      	pop	{r4, pc}

0000683c <mbedtls_mpi_cmp_mpi>:
{
    683c:	b470      	push	{r4, r5, r6}
    for( i = X->n; i > 0; i-- )
    683e:	6843      	ldr	r3, [r0, #4]
    6840:	b143      	cbz	r3, 6854 <mbedtls_mpi_cmp_mpi+0x18>
        if( X->p[i - 1] != 0 )
    6842:	6884      	ldr	r4, [r0, #8]
    6844:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    6848:	3a01      	subs	r2, #1
    684a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    684e:	b90a      	cbnz	r2, 6854 <mbedtls_mpi_cmp_mpi+0x18>
    for( i = X->n; i > 0; i-- )
    6850:	3b01      	subs	r3, #1
    6852:	e7f5      	b.n	6840 <mbedtls_mpi_cmp_mpi+0x4>
    for( j = Y->n; j > 0; j-- )
    6854:	684a      	ldr	r2, [r1, #4]
    6856:	b142      	cbz	r2, 686a <mbedtls_mpi_cmp_mpi+0x2e>
        if( Y->p[j - 1] != 0 )
    6858:	688d      	ldr	r5, [r1, #8]
    685a:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    685e:	3c01      	subs	r4, #1
    6860:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    6864:	b90c      	cbnz	r4, 686a <mbedtls_mpi_cmp_mpi+0x2e>
    for( j = Y->n; j > 0; j-- )
    6866:	3a01      	subs	r2, #1
    6868:	e7f5      	b.n	6856 <mbedtls_mpi_cmp_mpi+0x1a>
    if( i == 0 && j == 0 )
    686a:	b903      	cbnz	r3, 686e <mbedtls_mpi_cmp_mpi+0x32>
    686c:	b342      	cbz	r2, 68c0 <mbedtls_mpi_cmp_mpi+0x84>
    if( i > j ) return(  X->s );
    686e:	4293      	cmp	r3, r2
    6870:	d81b      	bhi.n	68aa <mbedtls_mpi_cmp_mpi+0x6e>
    if( j > i ) return( -Y->s );
    6872:	4293      	cmp	r3, r2
    6874:	d31d      	bcc.n	68b2 <mbedtls_mpi_cmp_mpi+0x76>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    6876:	6806      	ldr	r6, [r0, #0]
    6878:	2e00      	cmp	r6, #0
    687a:	dd02      	ble.n	6882 <mbedtls_mpi_cmp_mpi+0x46>
    687c:	680a      	ldr	r2, [r1, #0]
    687e:	2a00      	cmp	r2, #0
    6880:	db20      	blt.n	68c4 <mbedtls_mpi_cmp_mpi+0x88>
    if( Y->s > 0 && X->s < 0 ) return( -1 );
    6882:	680a      	ldr	r2, [r1, #0]
    6884:	2a00      	cmp	r2, #0
    6886:	dd01      	ble.n	688c <mbedtls_mpi_cmp_mpi+0x50>
    6888:	2e00      	cmp	r6, #0
    688a:	db1d      	blt.n	68c8 <mbedtls_mpi_cmp_mpi+0x8c>
    for( ; i > 0; i-- )
    688c:	b1b3      	cbz	r3, 68bc <mbedtls_mpi_cmp_mpi+0x80>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  X->s );
    688e:	6884      	ldr	r4, [r0, #8]
    6890:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    6894:	3a01      	subs	r2, #1
    6896:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    689a:	688d      	ldr	r5, [r1, #8]
    689c:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    68a0:	4294      	cmp	r4, r2
    68a2:	d803      	bhi.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    68a4:	d308      	bcc.n	68b8 <mbedtls_mpi_cmp_mpi+0x7c>
    for( ; i > 0; i-- )
    68a6:	3b01      	subs	r3, #1
    68a8:	e7f0      	b.n	688c <mbedtls_mpi_cmp_mpi+0x50>
    if( i > j ) return(  X->s );
    68aa:	6806      	ldr	r6, [r0, #0]
}
    68ac:	4630      	mov	r0, r6
    68ae:	bc70      	pop	{r4, r5, r6}
    68b0:	4770      	bx	lr
    if( j > i ) return( -Y->s );
    68b2:	680e      	ldr	r6, [r1, #0]
    68b4:	4276      	negs	r6, r6
    68b6:	e7f9      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    68b8:	4276      	negs	r6, r6
    68ba:	e7f7      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
    return( 0 );
    68bc:	2600      	movs	r6, #0
    68be:	e7f5      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
        return( 0 );
    68c0:	2600      	movs	r6, #0
    68c2:	e7f3      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    68c4:	2601      	movs	r6, #1
    68c6:	e7f1      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>
    if( Y->s > 0 && X->s < 0 ) return( -1 );
    68c8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    68cc:	e7ee      	b.n	68ac <mbedtls_mpi_cmp_mpi+0x70>

000068ce <mbedtls_mpi_cmp_int>:
{
    68ce:	b500      	push	{lr}
    68d0:	b085      	sub	sp, #20
    *p  = ( z < 0 ) ? -z : z;
    68d2:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
    68d6:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
    68da:	9300      	str	r3, [sp, #0]
    Y.s = ( z < 0 ) ? -1 : 1;
    68dc:	2900      	cmp	r1, #0
    68de:	db0b      	blt.n	68f8 <mbedtls_mpi_cmp_int+0x2a>
    68e0:	2301      	movs	r3, #1
    68e2:	9301      	str	r3, [sp, #4]
    Y.n = 1;
    68e4:	2301      	movs	r3, #1
    68e6:	9302      	str	r3, [sp, #8]
    Y.p = p;
    68e8:	f8cd d00c 	str.w	sp, [sp, #12]
    return( mbedtls_mpi_cmp_mpi( X, &Y ) );
    68ec:	a901      	add	r1, sp, #4
    68ee:	f7ff ffa5 	bl	683c <mbedtls_mpi_cmp_mpi>
}
    68f2:	b005      	add	sp, #20
    68f4:	f85d fb04 	ldr.w	pc, [sp], #4
    Y.s = ( z < 0 ) ? -1 : 1;
    68f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    68fc:	e7f1      	b.n	68e2 <mbedtls_mpi_cmp_int+0x14>

000068fe <mbedtls_mpi_add_abs>:
{
    68fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6900:	4607      	mov	r7, r0
    6902:	4614      	mov	r4, r2
    if( X == B )
    6904:	4290      	cmp	r0, r2
    6906:	d014      	beq.n	6932 <mbedtls_mpi_add_abs+0x34>
    if( X != A )
    6908:	42b9      	cmp	r1, r7
    690a:	d005      	beq.n	6918 <mbedtls_mpi_add_abs+0x1a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    690c:	4638      	mov	r0, r7
    690e:	f7ff fd66 	bl	63de <mbedtls_mpi_copy>
    6912:	4684      	mov	ip, r0
    6914:	2800      	cmp	r0, #0
    6916:	d142      	bne.n	699e <mbedtls_mpi_add_abs+0xa0>
    X->s = 1;
    6918:	2301      	movs	r3, #1
    691a:	603b      	str	r3, [r7, #0]
    for( j = B->n; j > 0; j-- )
    691c:	6866      	ldr	r6, [r4, #4]
    691e:	b15e      	cbz	r6, 6938 <mbedtls_mpi_add_abs+0x3a>
        if( B->p[j - 1] != 0 )
    6920:	68a2      	ldr	r2, [r4, #8]
    6922:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
    6926:	3b01      	subs	r3, #1
    6928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    692c:	b923      	cbnz	r3, 6938 <mbedtls_mpi_add_abs+0x3a>
    for( j = B->n; j > 0; j-- )
    692e:	3e01      	subs	r6, #1
    6930:	e7f5      	b.n	691e <mbedtls_mpi_add_abs+0x20>
        const mbedtls_mpi *T = A; A = X; B = T;
    6932:	460c      	mov	r4, r1
    6934:	4601      	mov	r1, r0
    6936:	e7e7      	b.n	6908 <mbedtls_mpi_add_abs+0xa>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    6938:	4631      	mov	r1, r6
    693a:	4638      	mov	r0, r7
    693c:	f7ff fd26 	bl	638c <mbedtls_mpi_grow>
    6940:	4684      	mov	ip, r0
    6942:	bb60      	cbnz	r0, 699e <mbedtls_mpi_add_abs+0xa0>
    o = B->p; p = X->p; c = 0;
    6944:	68a0      	ldr	r0, [r4, #8]
    6946:	68bb      	ldr	r3, [r7, #8]
    6948:	2400      	movs	r4, #0
    for( i = 0; i < j; i++, o++, p++ )
    694a:	4625      	mov	r5, r4
    694c:	42b5      	cmp	r5, r6
    694e:	d218      	bcs.n	6982 <mbedtls_mpi_add_abs+0x84>
        tmp= *o;
    6950:	f850 1b04 	ldr.w	r1, [r0], #4
        *p +=  c; c  = ( *p <  c );
    6954:	681a      	ldr	r2, [r3, #0]
    6956:	18a4      	adds	r4, r4, r2
    6958:	bf2c      	ite	cs
    695a:	2201      	movcs	r2, #1
    695c:	2200      	movcc	r2, #0
        *p += tmp; c += ( *p < tmp );
    695e:	440c      	add	r4, r1
    6960:	f843 4b04 	str.w	r4, [r3], #4
    6964:	428c      	cmp	r4, r1
    6966:	bf2c      	ite	cs
    6968:	4614      	movcs	r4, r2
    696a:	1c54      	addcc	r4, r2, #1
    for( i = 0; i < j; i++, o++, p++ )
    696c:	3501      	adds	r5, #1
    696e:	e7ed      	b.n	694c <mbedtls_mpi_add_abs+0x4e>
        *p += c; c = ( *p < c ); i++; p++;
    6970:	681a      	ldr	r2, [r3, #0]
    6972:	4422      	add	r2, r4
    6974:	f843 2b04 	str.w	r2, [r3], #4
    6978:	42a2      	cmp	r2, r4
    697a:	bf2c      	ite	cs
    697c:	2400      	movcs	r4, #0
    697e:	2401      	movcc	r4, #1
    6980:	3501      	adds	r5, #1
    while( c != 0 )
    6982:	b164      	cbz	r4, 699e <mbedtls_mpi_add_abs+0xa0>
        if( i >= X->n )
    6984:	687a      	ldr	r2, [r7, #4]
    6986:	42aa      	cmp	r2, r5
    6988:	d8f2      	bhi.n	6970 <mbedtls_mpi_add_abs+0x72>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + 1 ) );
    698a:	1c69      	adds	r1, r5, #1
    698c:	4638      	mov	r0, r7
    698e:	f7ff fcfd 	bl	638c <mbedtls_mpi_grow>
    6992:	4684      	mov	ip, r0
    6994:	b918      	cbnz	r0, 699e <mbedtls_mpi_add_abs+0xa0>
            p = X->p + i;
    6996:	68bb      	ldr	r3, [r7, #8]
    6998:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    699c:	e7e8      	b.n	6970 <mbedtls_mpi_add_abs+0x72>
}
    699e:	4660      	mov	r0, ip
    69a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000069a2 <mbedtls_mpi_sub_abs>:
{
    69a2:	b5f0      	push	{r4, r5, r6, r7, lr}
    69a4:	b085      	sub	sp, #20
    69a6:	4605      	mov	r5, r0
    69a8:	460e      	mov	r6, r1
    69aa:	4614      	mov	r4, r2
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    69ac:	4611      	mov	r1, r2
    69ae:	4630      	mov	r0, r6
    69b0:	f7ff fe8e 	bl	66d0 <mbedtls_mpi_cmp_abs>
    69b4:	2800      	cmp	r0, #0
    69b6:	db2c      	blt.n	6a12 <mbedtls_mpi_sub_abs+0x70>
    mbedtls_mpi_init( &TB );
    69b8:	a801      	add	r0, sp, #4
    69ba:	f7ff fccf 	bl	635c <mbedtls_mpi_init>
    if( X == B )
    69be:	42ac      	cmp	r4, r5
    69c0:	d014      	beq.n	69ec <mbedtls_mpi_sub_abs+0x4a>
    if( X != A )
    69c2:	42ae      	cmp	r6, r5
    69c4:	d005      	beq.n	69d2 <mbedtls_mpi_sub_abs+0x30>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    69c6:	4631      	mov	r1, r6
    69c8:	4628      	mov	r0, r5
    69ca:	f7ff fd08 	bl	63de <mbedtls_mpi_copy>
    69ce:	4607      	mov	r7, r0
    69d0:	b9c8      	cbnz	r0, 6a06 <mbedtls_mpi_sub_abs+0x64>
    X->s = 1;
    69d2:	2301      	movs	r3, #1
    69d4:	602b      	str	r3, [r5, #0]
    for( n = B->n; n > 0; n-- )
    69d6:	6860      	ldr	r0, [r4, #4]
    69d8:	b180      	cbz	r0, 69fc <mbedtls_mpi_sub_abs+0x5a>
        if( B->p[n - 1] != 0 )
    69da:	68a2      	ldr	r2, [r4, #8]
    69dc:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    69e0:	3b01      	subs	r3, #1
    69e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    69e6:	b94b      	cbnz	r3, 69fc <mbedtls_mpi_sub_abs+0x5a>
    for( n = B->n; n > 0; n-- )
    69e8:	3801      	subs	r0, #1
    69ea:	e7f5      	b.n	69d8 <mbedtls_mpi_sub_abs+0x36>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) );
    69ec:	4621      	mov	r1, r4
    69ee:	a801      	add	r0, sp, #4
    69f0:	f7ff fcf5 	bl	63de <mbedtls_mpi_copy>
    69f4:	4607      	mov	r7, r0
    69f6:	b930      	cbnz	r0, 6a06 <mbedtls_mpi_sub_abs+0x64>
        B = &TB;
    69f8:	ac01      	add	r4, sp, #4
    69fa:	e7e2      	b.n	69c2 <mbedtls_mpi_sub_abs+0x20>
    mpi_sub_hlp( n, B->p, X->p );
    69fc:	68aa      	ldr	r2, [r5, #8]
    69fe:	68a1      	ldr	r1, [r4, #8]
    6a00:	f7ff faa8 	bl	5f54 <mpi_sub_hlp>
    ret = 0;
    6a04:	2700      	movs	r7, #0
    mbedtls_mpi_free( &TB );
    6a06:	a801      	add	r0, sp, #4
    6a08:	f7ff fcae 	bl	6368 <mbedtls_mpi_free>
}
    6a0c:	4638      	mov	r0, r7
    6a0e:	b005      	add	sp, #20
    6a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    6a12:	f06f 0709 	mvn.w	r7, #9
    6a16:	e7f9      	b.n	6a0c <mbedtls_mpi_sub_abs+0x6a>

00006a18 <mbedtls_mpi_add_mpi>:
{
    6a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a1a:	4607      	mov	r7, r0
    6a1c:	460c      	mov	r4, r1
    6a1e:	4615      	mov	r5, r2
    s = A->s;
    6a20:	680e      	ldr	r6, [r1, #0]
    if( A->s * B->s < 0 )
    6a22:	6813      	ldr	r3, [r2, #0]
    6a24:	fb06 f303 	mul.w	r3, r6, r3
    6a28:	2b00      	cmp	r3, #0
    6a2a:	da18      	bge.n	6a5e <mbedtls_mpi_add_mpi+0x46>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    6a2c:	4611      	mov	r1, r2
    6a2e:	4620      	mov	r0, r4
    6a30:	f7ff fe4e 	bl	66d0 <mbedtls_mpi_cmp_abs>
    6a34:	2800      	cmp	r0, #0
    6a36:	db08      	blt.n	6a4a <mbedtls_mpi_add_mpi+0x32>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    6a38:	462a      	mov	r2, r5
    6a3a:	4621      	mov	r1, r4
    6a3c:	4638      	mov	r0, r7
    6a3e:	f7ff ffb0 	bl	69a2 <mbedtls_mpi_sub_abs>
    6a42:	4603      	mov	r3, r0
    6a44:	b980      	cbnz	r0, 6a68 <mbedtls_mpi_add_mpi+0x50>
            X->s =  s;
    6a46:	603e      	str	r6, [r7, #0]
    6a48:	e00e      	b.n	6a68 <mbedtls_mpi_add_mpi+0x50>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    6a4a:	4622      	mov	r2, r4
    6a4c:	4629      	mov	r1, r5
    6a4e:	4638      	mov	r0, r7
    6a50:	f7ff ffa7 	bl	69a2 <mbedtls_mpi_sub_abs>
    6a54:	4603      	mov	r3, r0
    6a56:	b938      	cbnz	r0, 6a68 <mbedtls_mpi_add_mpi+0x50>
            X->s = -s;
    6a58:	4276      	negs	r6, r6
    6a5a:	603e      	str	r6, [r7, #0]
    6a5c:	e004      	b.n	6a68 <mbedtls_mpi_add_mpi+0x50>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    6a5e:	f7ff ff4e 	bl	68fe <mbedtls_mpi_add_abs>
    6a62:	4603      	mov	r3, r0
    6a64:	b900      	cbnz	r0, 6a68 <mbedtls_mpi_add_mpi+0x50>
        X->s = s;
    6a66:	603e      	str	r6, [r7, #0]
}
    6a68:	4618      	mov	r0, r3
    6a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006a6c <mbedtls_mpi_sub_mpi>:
{
    6a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a6e:	4607      	mov	r7, r0
    6a70:	460c      	mov	r4, r1
    6a72:	4615      	mov	r5, r2
    s = A->s;
    6a74:	680e      	ldr	r6, [r1, #0]
    if( A->s * B->s > 0 )
    6a76:	6813      	ldr	r3, [r2, #0]
    6a78:	fb06 f303 	mul.w	r3, r6, r3
    6a7c:	2b00      	cmp	r3, #0
    6a7e:	dd1a      	ble.n	6ab6 <mbedtls_mpi_sub_mpi+0x4a>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    6a80:	4611      	mov	r1, r2
    6a82:	4620      	mov	r0, r4
    6a84:	f7ff fe24 	bl	66d0 <mbedtls_mpi_cmp_abs>
    6a88:	2800      	cmp	r0, #0
    6a8a:	db09      	blt.n	6aa0 <mbedtls_mpi_sub_mpi+0x34>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    6a8c:	462a      	mov	r2, r5
    6a8e:	4621      	mov	r1, r4
    6a90:	4638      	mov	r0, r7
    6a92:	f7ff ff86 	bl	69a2 <mbedtls_mpi_sub_abs>
    6a96:	4603      	mov	r3, r0
    6a98:	b900      	cbnz	r0, 6a9c <mbedtls_mpi_sub_mpi+0x30>
            X->s =  s;
    6a9a:	603e      	str	r6, [r7, #0]
}
    6a9c:	4618      	mov	r0, r3
    6a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    6aa0:	4622      	mov	r2, r4
    6aa2:	4629      	mov	r1, r5
    6aa4:	4638      	mov	r0, r7
    6aa6:	f7ff ff7c 	bl	69a2 <mbedtls_mpi_sub_abs>
    6aaa:	4603      	mov	r3, r0
    6aac:	2800      	cmp	r0, #0
    6aae:	d1f5      	bne.n	6a9c <mbedtls_mpi_sub_mpi+0x30>
            X->s = -s;
    6ab0:	4276      	negs	r6, r6
    6ab2:	603e      	str	r6, [r7, #0]
    6ab4:	e7f2      	b.n	6a9c <mbedtls_mpi_sub_mpi+0x30>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    6ab6:	f7ff ff22 	bl	68fe <mbedtls_mpi_add_abs>
    6aba:	4603      	mov	r3, r0
    6abc:	2800      	cmp	r0, #0
    6abe:	d1ed      	bne.n	6a9c <mbedtls_mpi_sub_mpi+0x30>
        X->s = s;
    6ac0:	603e      	str	r6, [r7, #0]
    return( ret );
    6ac2:	e7eb      	b.n	6a9c <mbedtls_mpi_sub_mpi+0x30>

00006ac4 <mbedtls_mpi_mul_mpi>:
{
    6ac4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6ac8:	b087      	sub	sp, #28
    6aca:	4680      	mov	r8, r0
    6acc:	460e      	mov	r6, r1
    6ace:	4617      	mov	r7, r2
    mbedtls_mpi_init( &TA ); mbedtls_mpi_init( &TB );
    6ad0:	a803      	add	r0, sp, #12
    6ad2:	f7ff fc43 	bl	635c <mbedtls_mpi_init>
    6ad6:	4668      	mov	r0, sp
    6ad8:	f7ff fc40 	bl	635c <mbedtls_mpi_init>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    6adc:	45b0      	cmp	r8, r6
    6ade:	d00c      	beq.n	6afa <mbedtls_mpi_mul_mpi+0x36>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    6ae0:	45b8      	cmp	r8, r7
    6ae2:	d012      	beq.n	6b0a <mbedtls_mpi_mul_mpi+0x46>
    for( i = A->n; i > 0; i-- )
    6ae4:	6875      	ldr	r5, [r6, #4]
    6ae6:	b1c5      	cbz	r5, 6b1a <mbedtls_mpi_mul_mpi+0x56>
        if( A->p[i - 1] != 0 )
    6ae8:	68b2      	ldr	r2, [r6, #8]
    6aea:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    6aee:	3b01      	subs	r3, #1
    6af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6af4:	b98b      	cbnz	r3, 6b1a <mbedtls_mpi_mul_mpi+0x56>
    for( i = A->n; i > 0; i-- )
    6af6:	3d01      	subs	r5, #1
    6af8:	e7f5      	b.n	6ae6 <mbedtls_mpi_mul_mpi+0x22>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    6afa:	4631      	mov	r1, r6
    6afc:	a803      	add	r0, sp, #12
    6afe:	f7ff fc6e 	bl	63de <mbedtls_mpi_copy>
    6b02:	4681      	mov	r9, r0
    6b04:	b9d0      	cbnz	r0, 6b3c <mbedtls_mpi_mul_mpi+0x78>
    6b06:	ae03      	add	r6, sp, #12
    6b08:	e7ea      	b.n	6ae0 <mbedtls_mpi_mul_mpi+0x1c>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    6b0a:	4639      	mov	r1, r7
    6b0c:	4668      	mov	r0, sp
    6b0e:	f7ff fc66 	bl	63de <mbedtls_mpi_copy>
    6b12:	4681      	mov	r9, r0
    6b14:	b990      	cbnz	r0, 6b3c <mbedtls_mpi_mul_mpi+0x78>
    6b16:	466f      	mov	r7, sp
    6b18:	e7e4      	b.n	6ae4 <mbedtls_mpi_mul_mpi+0x20>
    for( j = B->n; j > 0; j-- )
    6b1a:	687c      	ldr	r4, [r7, #4]
    6b1c:	b144      	cbz	r4, 6b30 <mbedtls_mpi_mul_mpi+0x6c>
        if( B->p[j - 1] != 0 )
    6b1e:	68ba      	ldr	r2, [r7, #8]
    6b20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    6b24:	3b01      	subs	r3, #1
    6b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6b2a:	b90b      	cbnz	r3, 6b30 <mbedtls_mpi_mul_mpi+0x6c>
    for( j = B->n; j > 0; j-- )
    6b2c:	3c01      	subs	r4, #1
    6b2e:	e7f5      	b.n	6b1c <mbedtls_mpi_mul_mpi+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + j ) );
    6b30:	1929      	adds	r1, r5, r4
    6b32:	4640      	mov	r0, r8
    6b34:	f7ff fc2a 	bl	638c <mbedtls_mpi_grow>
    6b38:	4681      	mov	r9, r0
    6b3a:	b148      	cbz	r0, 6b50 <mbedtls_mpi_mul_mpi+0x8c>
    mbedtls_mpi_free( &TB ); mbedtls_mpi_free( &TA );
    6b3c:	4668      	mov	r0, sp
    6b3e:	f7ff fc13 	bl	6368 <mbedtls_mpi_free>
    6b42:	a803      	add	r0, sp, #12
    6b44:	f7ff fc10 	bl	6368 <mbedtls_mpi_free>
}
    6b48:	4648      	mov	r0, r9
    6b4a:	b007      	add	sp, #28
    6b4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    6b50:	2100      	movs	r1, #0
    6b52:	4640      	mov	r0, r8
    6b54:	f7ff fc75 	bl	6442 <mbedtls_mpi_lset>
    6b58:	4681      	mov	r9, r0
    6b5a:	b178      	cbz	r0, 6b7c <mbedtls_mpi_mul_mpi+0xb8>
    6b5c:	e7ee      	b.n	6b3c <mbedtls_mpi_mul_mpi+0x78>
        mpi_mul_hlp( i, A->p, X->p + j - 1, B->p[j - 1] );
    6b5e:	f8d8 1008 	ldr.w	r1, [r8, #8]
    6b62:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
    6b66:	3a01      	subs	r2, #1
    6b68:	68bb      	ldr	r3, [r7, #8]
    6b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6b6e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    6b72:	68b1      	ldr	r1, [r6, #8]
    6b74:	4628      	mov	r0, r5
    6b76:	f7ff fa13 	bl	5fa0 <mpi_mul_hlp>
    for( ; j > 0; j-- )
    6b7a:	3c01      	subs	r4, #1
    6b7c:	2c00      	cmp	r4, #0
    6b7e:	d1ee      	bne.n	6b5e <mbedtls_mpi_mul_mpi+0x9a>
    X->s = A->s * B->s;
    6b80:	6832      	ldr	r2, [r6, #0]
    6b82:	683b      	ldr	r3, [r7, #0]
    6b84:	fb03 f302 	mul.w	r3, r3, r2
    6b88:	f8c8 3000 	str.w	r3, [r8]
    6b8c:	e7d6      	b.n	6b3c <mbedtls_mpi_mul_mpi+0x78>

00006b8e <mbedtls_mpi_mul_int>:
{
    6b8e:	b500      	push	{lr}
    6b90:	b085      	sub	sp, #20
    _B.s = 1;
    6b92:	2301      	movs	r3, #1
    6b94:	9301      	str	r3, [sp, #4]
    _B.n = 1;
    6b96:	9302      	str	r3, [sp, #8]
    _B.p = p;
    6b98:	f8cd d00c 	str.w	sp, [sp, #12]
    p[0] = b;
    6b9c:	9200      	str	r2, [sp, #0]
    return( mbedtls_mpi_mul_mpi( X, A, &_B ) );
    6b9e:	aa01      	add	r2, sp, #4
    6ba0:	f7ff ff90 	bl	6ac4 <mbedtls_mpi_mul_mpi>
}
    6ba4:	b005      	add	sp, #20
    6ba6:	f85d fb04 	ldr.w	pc, [sp], #4

00006baa <mbedtls_mpi_div_mpi>:
{
    6baa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6bae:	b097      	sub	sp, #92	; 0x5c
    6bb0:	4606      	mov	r6, r0
    6bb2:	460f      	mov	r7, r1
    6bb4:	4615      	mov	r5, r2
    6bb6:	469b      	mov	fp, r3
    if( mbedtls_mpi_cmp_int( B, 0 ) == 0 )
    6bb8:	2100      	movs	r1, #0
    6bba:	4618      	mov	r0, r3
    6bbc:	f7ff fe87 	bl	68ce <mbedtls_mpi_cmp_int>
    6bc0:	2800      	cmp	r0, #0
    6bc2:	f000 81bc 	beq.w	6f3e <mbedtls_mpi_div_mpi+0x394>
    mbedtls_mpi_init( &X ); mbedtls_mpi_init( &Y ); mbedtls_mpi_init( &Z );
    6bc6:	a813      	add	r0, sp, #76	; 0x4c
    6bc8:	f7ff fbc8 	bl	635c <mbedtls_mpi_init>
    6bcc:	a810      	add	r0, sp, #64	; 0x40
    6bce:	f7ff fbc5 	bl	635c <mbedtls_mpi_init>
    6bd2:	a80d      	add	r0, sp, #52	; 0x34
    6bd4:	f7ff fbc2 	bl	635c <mbedtls_mpi_init>
    mbedtls_mpi_init( &T1 ); mbedtls_mpi_init( &T2 );
    6bd8:	a80a      	add	r0, sp, #40	; 0x28
    6bda:	f7ff fbbf 	bl	635c <mbedtls_mpi_init>
    6bde:	a807      	add	r0, sp, #28
    6be0:	f7ff fbbc 	bl	635c <mbedtls_mpi_init>
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    6be4:	4659      	mov	r1, fp
    6be6:	4628      	mov	r0, r5
    6be8:	f7ff fd72 	bl	66d0 <mbedtls_mpi_cmp_abs>
    6bec:	2800      	cmp	r0, #0
    6bee:	da0f      	bge.n	6c10 <mbedtls_mpi_div_mpi+0x66>
        if( Q != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_lset( Q, 0 ) );
    6bf0:	b12e      	cbz	r6, 6bfe <mbedtls_mpi_div_mpi+0x54>
    6bf2:	2100      	movs	r1, #0
    6bf4:	4630      	mov	r0, r6
    6bf6:	f7ff fc24 	bl	6442 <mbedtls_mpi_lset>
    6bfa:	4604      	mov	r4, r0
    6bfc:	b970      	cbnz	r0, 6c1c <mbedtls_mpi_div_mpi+0x72>
        if( R != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, A ) );
    6bfe:	b12f      	cbz	r7, 6c0c <mbedtls_mpi_div_mpi+0x62>
    6c00:	4629      	mov	r1, r5
    6c02:	4638      	mov	r0, r7
    6c04:	f7ff fbeb 	bl	63de <mbedtls_mpi_copy>
    6c08:	4604      	mov	r4, r0
    6c0a:	b938      	cbnz	r0, 6c1c <mbedtls_mpi_div_mpi+0x72>
        return( 0 );
    6c0c:	2400      	movs	r4, #0
    6c0e:	e014      	b.n	6c3a <mbedtls_mpi_div_mpi+0x90>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &X, A ) );
    6c10:	4629      	mov	r1, r5
    6c12:	a813      	add	r0, sp, #76	; 0x4c
    6c14:	f7ff fbe3 	bl	63de <mbedtls_mpi_copy>
    6c18:	4604      	mov	r4, r0
    6c1a:	b190      	cbz	r0, 6c42 <mbedtls_mpi_div_mpi+0x98>
    mbedtls_mpi_free( &X ); mbedtls_mpi_free( &Y ); mbedtls_mpi_free( &Z );
    6c1c:	a813      	add	r0, sp, #76	; 0x4c
    6c1e:	f7ff fba3 	bl	6368 <mbedtls_mpi_free>
    6c22:	a810      	add	r0, sp, #64	; 0x40
    6c24:	f7ff fba0 	bl	6368 <mbedtls_mpi_free>
    6c28:	a80d      	add	r0, sp, #52	; 0x34
    6c2a:	f7ff fb9d 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &T1 ); mbedtls_mpi_free( &T2 );
    6c2e:	a80a      	add	r0, sp, #40	; 0x28
    6c30:	f7ff fb9a 	bl	6368 <mbedtls_mpi_free>
    6c34:	a807      	add	r0, sp, #28
    6c36:	f7ff fb97 	bl	6368 <mbedtls_mpi_free>
}
    6c3a:	4620      	mov	r0, r4
    6c3c:	b017      	add	sp, #92	; 0x5c
    6c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Y, B ) );
    6c42:	4659      	mov	r1, fp
    6c44:	a810      	add	r0, sp, #64	; 0x40
    6c46:	f7ff fbca 	bl	63de <mbedtls_mpi_copy>
    6c4a:	4604      	mov	r4, r0
    6c4c:	2800      	cmp	r0, #0
    6c4e:	d1e5      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    X.s = Y.s = 1;
    6c50:	2301      	movs	r3, #1
    6c52:	9310      	str	r3, [sp, #64]	; 0x40
    6c54:	9313      	str	r3, [sp, #76]	; 0x4c
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &Z, A->n + 2 ) );
    6c56:	6869      	ldr	r1, [r5, #4]
    6c58:	3102      	adds	r1, #2
    6c5a:	a80d      	add	r0, sp, #52	; 0x34
    6c5c:	f7ff fb96 	bl	638c <mbedtls_mpi_grow>
    6c60:	4604      	mov	r4, r0
    6c62:	2800      	cmp	r0, #0
    6c64:	d1da      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &Z,  0 ) );
    6c66:	2100      	movs	r1, #0
    6c68:	a80d      	add	r0, sp, #52	; 0x34
    6c6a:	f7ff fbea 	bl	6442 <mbedtls_mpi_lset>
    6c6e:	4604      	mov	r4, r0
    6c70:	2800      	cmp	r0, #0
    6c72:	d1d3      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T1, 2 ) );
    6c74:	2102      	movs	r1, #2
    6c76:	a80a      	add	r0, sp, #40	; 0x28
    6c78:	f7ff fb88 	bl	638c <mbedtls_mpi_grow>
    6c7c:	4604      	mov	r4, r0
    6c7e:	2800      	cmp	r0, #0
    6c80:	d1cc      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T2, 3 ) );
    6c82:	2103      	movs	r1, #3
    6c84:	a807      	add	r0, sp, #28
    6c86:	f7ff fb81 	bl	638c <mbedtls_mpi_grow>
    6c8a:	4604      	mov	r4, r0
    6c8c:	2800      	cmp	r0, #0
    6c8e:	d1c5      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    k = mbedtls_mpi_bitlen( &Y ) % biL;
    6c90:	a810      	add	r0, sp, #64	; 0x40
    6c92:	f7ff fc04 	bl	649e <mbedtls_mpi_bitlen>
    6c96:	f000 001f 	and.w	r0, r0, #31
    if( k < biL - 1 )
    6c9a:	281e      	cmp	r0, #30
    6c9c:	d811      	bhi.n	6cc2 <mbedtls_mpi_div_mpi+0x118>
        k = biL - 1 - k;
    6c9e:	f1c0 031f 	rsb	r3, r0, #31
    6ca2:	9300      	str	r3, [sp, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &X, k ) );
    6ca4:	4698      	mov	r8, r3
    6ca6:	4619      	mov	r1, r3
    6ca8:	a813      	add	r0, sp, #76	; 0x4c
    6caa:	f7ff fc78 	bl	659e <mbedtls_mpi_shift_l>
    6cae:	4604      	mov	r4, r0
    6cb0:	2800      	cmp	r0, #0
    6cb2:	d1b3      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, k ) );
    6cb4:	4641      	mov	r1, r8
    6cb6:	a810      	add	r0, sp, #64	; 0x40
    6cb8:	f7ff fc71 	bl	659e <mbedtls_mpi_shift_l>
    6cbc:	4604      	mov	r4, r0
    6cbe:	b110      	cbz	r0, 6cc6 <mbedtls_mpi_div_mpi+0x11c>
    6cc0:	e7ac      	b.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    else k = 0;
    6cc2:	2300      	movs	r3, #0
    6cc4:	9300      	str	r3, [sp, #0]
    n = X.n - 1;
    6cc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6cc8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
    t = Y.n - 1;
    6ccc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6cce:	9201      	str	r2, [sp, #4]
    6cd0:	f102 39ff 	add.w	r9, r2, #4294967295	; 0xffffffff
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, biL * ( n - t ) ) );
    6cd4:	eba3 0802 	sub.w	r8, r3, r2
    6cd8:	ea4f 1348 	mov.w	r3, r8, lsl #5
    6cdc:	9302      	str	r3, [sp, #8]
    6cde:	4619      	mov	r1, r3
    6ce0:	a810      	add	r0, sp, #64	; 0x40
    6ce2:	f7ff fc5c 	bl	659e <mbedtls_mpi_shift_l>
    6ce6:	4604      	mov	r4, r0
    6ce8:	2800      	cmp	r0, #0
    6cea:	d197      	bne.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    while( mbedtls_mpi_cmp_mpi( &X, &Y ) >= 0 )
    6cec:	a910      	add	r1, sp, #64	; 0x40
    6cee:	a813      	add	r0, sp, #76	; 0x4c
    6cf0:	f7ff fda4 	bl	683c <mbedtls_mpi_cmp_mpi>
    6cf4:	2800      	cmp	r0, #0
    6cf6:	db0e      	blt.n	6d16 <mbedtls_mpi_div_mpi+0x16c>
        Z.p[n - t]++;
    6cf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6cfa:	f852 3028 	ldr.w	r3, [r2, r8, lsl #2]
    6cfe:	3301      	adds	r3, #1
    6d00:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &Y ) );
    6d04:	aa10      	add	r2, sp, #64	; 0x40
    6d06:	a913      	add	r1, sp, #76	; 0x4c
    6d08:	4608      	mov	r0, r1
    6d0a:	f7ff feaf 	bl	6a6c <mbedtls_mpi_sub_mpi>
    6d0e:	4604      	mov	r4, r0
    6d10:	2800      	cmp	r0, #0
    6d12:	d0eb      	beq.n	6cec <mbedtls_mpi_div_mpi+0x142>
    6d14:	e782      	b.n	6c1c <mbedtls_mpi_div_mpi+0x72>
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &Y, biL * ( n - t ) ) );
    6d16:	9902      	ldr	r1, [sp, #8]
    6d18:	a810      	add	r0, sp, #64	; 0x40
    6d1a:	f7ff fc92 	bl	6642 <mbedtls_mpi_shift_r>
    6d1e:	4604      	mov	r4, r0
    6d20:	2800      	cmp	r0, #0
    6d22:	f47f af7b 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
    6d26:	9602      	str	r6, [sp, #8]
    6d28:	9703      	str	r7, [sp, #12]
    6d2a:	464f      	mov	r7, r9
    6d2c:	9504      	str	r5, [sp, #16]
    6d2e:	4655      	mov	r5, sl
    6d30:	f8cd b014 	str.w	fp, [sp, #20]
    6d34:	f8dd b004 	ldr.w	fp, [sp, #4]
    for( i = n; i > t ; i-- )
    6d38:	42bd      	cmp	r5, r7
    6d3a:	f240 80cd 	bls.w	6ed8 <mbedtls_mpi_div_mpi+0x32e>
        if( X.p[i] >= Y.p[t] )
    6d3e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6d40:	ea4f 0885 	mov.w	r8, r5, lsl #2
    6d44:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
    6d48:	ea4f 0987 	mov.w	r9, r7, lsl #2
    6d4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6d4e:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
    6d52:	4290      	cmp	r0, r2
    6d54:	d317      	bcc.n	6d86 <mbedtls_mpi_div_mpi+0x1dc>
            Z.p[i - t - 1] = ~0;
    6d56:	1beb      	subs	r3, r5, r7
    6d58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6d5c:	3b01      	subs	r3, #1
    6d5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6d60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    6d64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        Z.p[i - t - 1]++;
    6d68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6d6a:	1beb      	subs	r3, r5, r7
    6d6c:	9301      	str	r3, [sp, #4]
    6d6e:	f103 4a80 	add.w	sl, r3, #1073741824	; 0x40000000
    6d72:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    6d76:	ea4f 068a 	mov.w	r6, sl, lsl #2
    6d7a:	f852 302a 	ldr.w	r3, [r2, sl, lsl #2]
    6d7e:	3301      	adds	r3, #1
    6d80:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
    6d84:	e046      	b.n	6e14 <mbedtls_mpi_div_mpi+0x26a>
            Z.p[i - t - 1] = mbedtls_int_div_int( X.p[i], X.p[i - 1],
    6d86:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
    6d8a:	eb05 0c03 	add.w	ip, r5, r3
    6d8e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6d90:	1bec      	subs	r4, r5, r7
    6d92:	441c      	add	r4, r3
    6d94:	2300      	movs	r3, #0
    6d96:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
    6d9a:	f7ff fa9d 	bl	62d8 <mbedtls_int_div_int>
    6d9e:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
    6da2:	e7e1      	b.n	6d68 <mbedtls_mpi_div_mpi+0x1be>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    6da4:	463a      	mov	r2, r7
    6da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6da8:	601a      	str	r2, [r3, #0]
            T1.p[1] = Y.p[t];
    6daa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6dac:	f853 2009 	ldr.w	r2, [r3, r9]
    6db0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6db2:	605a      	str	r2, [r3, #4]
            MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &T1, Z.p[i - t - 1] ) );
    6db4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6db6:	599a      	ldr	r2, [r3, r6]
    6db8:	a90a      	add	r1, sp, #40	; 0x28
    6dba:	4608      	mov	r0, r1
    6dbc:	f7ff fee7 	bl	6b8e <mbedtls_mpi_mul_int>
    6dc0:	4604      	mov	r4, r0
    6dc2:	2800      	cmp	r0, #0
    6dc4:	f47f af2a 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T2, 0 ) );
    6dc8:	2100      	movs	r1, #0
    6dca:	a807      	add	r0, sp, #28
    6dcc:	f7ff fb39 	bl	6442 <mbedtls_mpi_lset>
    6dd0:	4604      	mov	r4, r0
    6dd2:	2800      	cmp	r0, #0
    6dd4:	f47f af22 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    6dd8:	2d01      	cmp	r5, #1
    6dda:	d930      	bls.n	6e3e <mbedtls_mpi_div_mpi+0x294>
    6ddc:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    6de0:	3b02      	subs	r3, #2
    6de2:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6de4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    6de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6dea:	601a      	str	r2, [r3, #0]
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    6dec:	b34d      	cbz	r5, 6e42 <mbedtls_mpi_div_mpi+0x298>
    6dee:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    6df2:	3b01      	subs	r3, #1
    6df4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6df6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    6dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6dfc:	605a      	str	r2, [r3, #4]
            T2.p[2] = X.p[i];
    6dfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6e00:	f853 2008 	ldr.w	r2, [r3, r8]
    6e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6e06:	609a      	str	r2, [r3, #8]
        while( mbedtls_mpi_cmp_mpi( &T1, &T2 ) > 0 );
    6e08:	a907      	add	r1, sp, #28
    6e0a:	a80a      	add	r0, sp, #40	; 0x28
    6e0c:	f7ff fd16 	bl	683c <mbedtls_mpi_cmp_mpi>
    6e10:	2800      	cmp	r0, #0
    6e12:	dd18      	ble.n	6e46 <mbedtls_mpi_div_mpi+0x29c>
            Z.p[i - t - 1]--;
    6e14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6e16:	5993      	ldr	r3, [r2, r6]
    6e18:	3b01      	subs	r3, #1
    6e1a:	5193      	str	r3, [r2, r6]
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    6e1c:	2100      	movs	r1, #0
    6e1e:	a80a      	add	r0, sp, #40	; 0x28
    6e20:	f7ff fb0f 	bl	6442 <mbedtls_mpi_lset>
    6e24:	4604      	mov	r4, r0
    6e26:	2800      	cmp	r0, #0
    6e28:	f47f aef8 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    6e2c:	2f00      	cmp	r7, #0
    6e2e:	d0b9      	beq.n	6da4 <mbedtls_mpi_div_mpi+0x1fa>
    6e30:	f10b 4380 	add.w	r3, fp, #1073741824	; 0x40000000
    6e34:	3b02      	subs	r3, #2
    6e36:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6e38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    6e3c:	e7b3      	b.n	6da6 <mbedtls_mpi_div_mpi+0x1fc>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    6e3e:	2200      	movs	r2, #0
    6e40:	e7d2      	b.n	6de8 <mbedtls_mpi_div_mpi+0x23e>
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    6e42:	462a      	mov	r2, r5
    6e44:	e7d9      	b.n	6dfa <mbedtls_mpi_div_mpi+0x250>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &Y, Z.p[i - t - 1] ) );
    6e46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6e48:	f853 202a 	ldr.w	r2, [r3, sl, lsl #2]
    6e4c:	a910      	add	r1, sp, #64	; 0x40
    6e4e:	a80a      	add	r0, sp, #40	; 0x28
    6e50:	f7ff fe9d 	bl	6b8e <mbedtls_mpi_mul_int>
    6e54:	4604      	mov	r4, r0
    6e56:	2800      	cmp	r0, #0
    6e58:	f47f aee0 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1,  biL * ( i - t - 1 ) ) );
    6e5c:	9b01      	ldr	r3, [sp, #4]
    6e5e:	f103 6600 	add.w	r6, r3, #134217728	; 0x8000000
    6e62:	3e01      	subs	r6, #1
    6e64:	0176      	lsls	r6, r6, #5
    6e66:	4631      	mov	r1, r6
    6e68:	a80a      	add	r0, sp, #40	; 0x28
    6e6a:	f7ff fb98 	bl	659e <mbedtls_mpi_shift_l>
    6e6e:	4604      	mov	r4, r0
    6e70:	2800      	cmp	r0, #0
    6e72:	f47f aed3 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &T1 ) );
    6e76:	aa0a      	add	r2, sp, #40	; 0x28
    6e78:	a913      	add	r1, sp, #76	; 0x4c
    6e7a:	4608      	mov	r0, r1
    6e7c:	f7ff fdf6 	bl	6a6c <mbedtls_mpi_sub_mpi>
    6e80:	4604      	mov	r4, r0
    6e82:	2800      	cmp	r0, #0
    6e84:	f47f aeca 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        if( mbedtls_mpi_cmp_int( &X, 0 ) < 0 )
    6e88:	2100      	movs	r1, #0
    6e8a:	a813      	add	r0, sp, #76	; 0x4c
    6e8c:	f7ff fd1f 	bl	68ce <mbedtls_mpi_cmp_int>
    6e90:	2800      	cmp	r0, #0
    6e92:	db01      	blt.n	6e98 <mbedtls_mpi_div_mpi+0x2ee>
    for( i = n; i > t ; i-- )
    6e94:	3d01      	subs	r5, #1
    6e96:	e74f      	b.n	6d38 <mbedtls_mpi_div_mpi+0x18e>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &T1, &Y ) );
    6e98:	a910      	add	r1, sp, #64	; 0x40
    6e9a:	a80a      	add	r0, sp, #40	; 0x28
    6e9c:	f7ff fa9f 	bl	63de <mbedtls_mpi_copy>
    6ea0:	4604      	mov	r4, r0
    6ea2:	2800      	cmp	r0, #0
    6ea4:	f47f aeba 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1, biL * ( i - t - 1 ) ) );
    6ea8:	4631      	mov	r1, r6
    6eaa:	a80a      	add	r0, sp, #40	; 0x28
    6eac:	f7ff fb77 	bl	659e <mbedtls_mpi_shift_l>
    6eb0:	4604      	mov	r4, r0
    6eb2:	2800      	cmp	r0, #0
    6eb4:	f47f aeb2 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( &X, &X, &T1 ) );
    6eb8:	aa0a      	add	r2, sp, #40	; 0x28
    6eba:	a913      	add	r1, sp, #76	; 0x4c
    6ebc:	4608      	mov	r0, r1
    6ebe:	f7ff fdab 	bl	6a18 <mbedtls_mpi_add_mpi>
    6ec2:	4604      	mov	r4, r0
    6ec4:	2800      	cmp	r0, #0
    6ec6:	f47f aea9 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            Z.p[i - t - 1]--;
    6eca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6ecc:	f852 302a 	ldr.w	r3, [r2, sl, lsl #2]
    6ed0:	3b01      	subs	r3, #1
    6ed2:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
    6ed6:	e7dd      	b.n	6e94 <mbedtls_mpi_div_mpi+0x2ea>
    6ed8:	9e02      	ldr	r6, [sp, #8]
    6eda:	9f03      	ldr	r7, [sp, #12]
    6edc:	9d04      	ldr	r5, [sp, #16]
    6ede:	f8dd b014 	ldr.w	fp, [sp, #20]
    if( Q != NULL )
    6ee2:	b16e      	cbz	r6, 6f00 <mbedtls_mpi_div_mpi+0x356>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( Q, &Z ) );
    6ee4:	a90d      	add	r1, sp, #52	; 0x34
    6ee6:	4630      	mov	r0, r6
    6ee8:	f7ff fa79 	bl	63de <mbedtls_mpi_copy>
    6eec:	4604      	mov	r4, r0
    6eee:	2800      	cmp	r0, #0
    6ef0:	f47f ae94 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        Q->s = A->s * B->s;
    6ef4:	682a      	ldr	r2, [r5, #0]
    6ef6:	f8db 3000 	ldr.w	r3, [fp]
    6efa:	fb03 f302 	mul.w	r3, r3, r2
    6efe:	6033      	str	r3, [r6, #0]
    if( R != NULL )
    6f00:	2f00      	cmp	r7, #0
    6f02:	f43f ae8b 	beq.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &X, k ) );
    6f06:	9900      	ldr	r1, [sp, #0]
    6f08:	a813      	add	r0, sp, #76	; 0x4c
    6f0a:	f7ff fb9a 	bl	6642 <mbedtls_mpi_shift_r>
    6f0e:	4604      	mov	r4, r0
    6f10:	2800      	cmp	r0, #0
    6f12:	f47f ae83 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        X.s = A->s;
    6f16:	682b      	ldr	r3, [r5, #0]
    6f18:	9313      	str	r3, [sp, #76]	; 0x4c
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, &X ) );
    6f1a:	a913      	add	r1, sp, #76	; 0x4c
    6f1c:	4638      	mov	r0, r7
    6f1e:	f7ff fa5e 	bl	63de <mbedtls_mpi_copy>
    6f22:	4604      	mov	r4, r0
    6f24:	2800      	cmp	r0, #0
    6f26:	f47f ae79 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
        if( mbedtls_mpi_cmp_int( R, 0 ) == 0 )
    6f2a:	2100      	movs	r1, #0
    6f2c:	4638      	mov	r0, r7
    6f2e:	f7ff fcce 	bl	68ce <mbedtls_mpi_cmp_int>
    6f32:	2800      	cmp	r0, #0
    6f34:	f47f ae72 	bne.w	6c1c <mbedtls_mpi_div_mpi+0x72>
            R->s = 1;
    6f38:	2301      	movs	r3, #1
    6f3a:	603b      	str	r3, [r7, #0]
    6f3c:	e66e      	b.n	6c1c <mbedtls_mpi_div_mpi+0x72>
        return( MBEDTLS_ERR_MPI_DIVISION_BY_ZERO );
    6f3e:	f06f 040b 	mvn.w	r4, #11
    6f42:	e67a      	b.n	6c3a <mbedtls_mpi_div_mpi+0x90>

00006f44 <mbedtls_mpi_mod_mpi>:
{
    6f44:	b570      	push	{r4, r5, r6, lr}
    6f46:	4604      	mov	r4, r0
    6f48:	460e      	mov	r6, r1
    6f4a:	4615      	mov	r5, r2
    if( mbedtls_mpi_cmp_int( B, 0 ) < 0 )
    6f4c:	2100      	movs	r1, #0
    6f4e:	4610      	mov	r0, r2
    6f50:	f7ff fcbd 	bl	68ce <mbedtls_mpi_cmp_int>
    6f54:	2800      	cmp	r0, #0
    6f56:	db26      	blt.n	6fa6 <mbedtls_mpi_mod_mpi+0x62>
    MBEDTLS_MPI_CHK( mbedtls_mpi_div_mpi( NULL, R, A, B ) );
    6f58:	462b      	mov	r3, r5
    6f5a:	4632      	mov	r2, r6
    6f5c:	4621      	mov	r1, r4
    6f5e:	2000      	movs	r0, #0
    6f60:	f7ff fe23 	bl	6baa <mbedtls_mpi_div_mpi>
    6f64:	4606      	mov	r6, r0
    6f66:	b968      	cbnz	r0, 6f84 <mbedtls_mpi_mod_mpi+0x40>
    while( mbedtls_mpi_cmp_int( R, 0 ) < 0 )
    6f68:	2100      	movs	r1, #0
    6f6a:	4620      	mov	r0, r4
    6f6c:	f7ff fcaf 	bl	68ce <mbedtls_mpi_cmp_int>
    6f70:	2800      	cmp	r0, #0
    6f72:	da09      	bge.n	6f88 <mbedtls_mpi_mod_mpi+0x44>
      MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( R, R, B ) );
    6f74:	462a      	mov	r2, r5
    6f76:	4621      	mov	r1, r4
    6f78:	4620      	mov	r0, r4
    6f7a:	f7ff fd4d 	bl	6a18 <mbedtls_mpi_add_mpi>
    6f7e:	4606      	mov	r6, r0
    6f80:	2800      	cmp	r0, #0
    6f82:	d0f1      	beq.n	6f68 <mbedtls_mpi_mod_mpi+0x24>
}
    6f84:	4630      	mov	r0, r6
    6f86:	bd70      	pop	{r4, r5, r6, pc}
    while( mbedtls_mpi_cmp_mpi( R, B ) >= 0 )
    6f88:	4629      	mov	r1, r5
    6f8a:	4620      	mov	r0, r4
    6f8c:	f7ff fc56 	bl	683c <mbedtls_mpi_cmp_mpi>
    6f90:	2800      	cmp	r0, #0
    6f92:	dbf7      	blt.n	6f84 <mbedtls_mpi_mod_mpi+0x40>
      MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( R, R, B ) );
    6f94:	462a      	mov	r2, r5
    6f96:	4621      	mov	r1, r4
    6f98:	4620      	mov	r0, r4
    6f9a:	f7ff fd67 	bl	6a6c <mbedtls_mpi_sub_mpi>
    6f9e:	4606      	mov	r6, r0
    6fa0:	2800      	cmp	r0, #0
    6fa2:	d0f1      	beq.n	6f88 <mbedtls_mpi_mod_mpi+0x44>
    6fa4:	e7ee      	b.n	6f84 <mbedtls_mpi_mod_mpi+0x40>
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    6fa6:	f06f 0609 	mvn.w	r6, #9
    6faa:	e7eb      	b.n	6f84 <mbedtls_mpi_mod_mpi+0x40>

00006fac <mbedtls_mpi_exp_mod>:
 * Sliding-window exponentiation: X = A^E mod N  (HAC 14.85)
 */
int mbedtls_mpi_exp_mod( mbedtls_mpi *X, const mbedtls_mpi *A,
                         const mbedtls_mpi *E, const mbedtls_mpi *N,
                         mbedtls_mpi *_RR )
{
    6fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6fb0:	f2ad 6d44 	subw	sp, sp, #1604	; 0x644
    6fb4:	9002      	str	r0, [sp, #8]
    6fb6:	468b      	mov	fp, r1
    6fb8:	4692      	mov	sl, r2
    6fba:	461d      	mov	r5, r3
    6fbc:	f8dd 9668 	ldr.w	r9, [sp, #1640]	; 0x668
    MPI_VALIDATE_RET( X != NULL );
    MPI_VALIDATE_RET( A != NULL );
    MPI_VALIDATE_RET( E != NULL );
    MPI_VALIDATE_RET( N != NULL );

    if( mbedtls_mpi_cmp_int( N, 0 ) <= 0 || ( N->p[0] & 1 ) == 0 )
    6fc0:	2100      	movs	r1, #0
    6fc2:	4618      	mov	r0, r3
    6fc4:	f7ff fc83 	bl	68ce <mbedtls_mpi_cmp_int>
    6fc8:	2800      	cmp	r0, #0
    6fca:	f340 8214 	ble.w	73f6 <mbedtls_mpi_exp_mod+0x44a>
    6fce:	68ab      	ldr	r3, [r5, #8]
    6fd0:	681f      	ldr	r7, [r3, #0]
    6fd2:	f017 0701 	ands.w	r7, r7, #1
    6fd6:	f000 8211 	beq.w	73fc <mbedtls_mpi_exp_mod+0x450>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    if( mbedtls_mpi_cmp_int( E, 0 ) < 0 )
    6fda:	2100      	movs	r1, #0
    6fdc:	4650      	mov	r0, sl
    6fde:	f7ff fc76 	bl	68ce <mbedtls_mpi_cmp_int>
    6fe2:	2800      	cmp	r0, #0
    6fe4:	f2c0 820d 	blt.w	7402 <mbedtls_mpi_exp_mod+0x456>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    /*
     * Init temps and window size
     */
    mpi_montg_init( &mm, N );
    6fe8:	4629      	mov	r1, r5
    6fea:	f20d 603c 	addw	r0, sp, #1596	; 0x63c
    6fee:	f7ff f998 	bl	6322 <mpi_montg_init>
    mbedtls_mpi_init( &RR ); mbedtls_mpi_init( &T );
    6ff2:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    6ff6:	f7ff f9b1 	bl	635c <mbedtls_mpi_init>
    6ffa:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    6ffe:	f7ff f9ad 	bl	635c <mbedtls_mpi_init>
    mbedtls_mpi_init( &Apos );
    7002:	a806      	add	r0, sp, #24
    7004:	f7ff f9aa 	bl	635c <mbedtls_mpi_init>
    memset( W, 0, sizeof( W ) );
    7008:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    700c:	2100      	movs	r1, #0
    700e:	a809      	add	r0, sp, #36	; 0x24
    7010:	f7fe fc08 	bl	5824 <memset>

    i = mbedtls_mpi_bitlen( E );
    7014:	4650      	mov	r0, sl
    7016:	f7ff fa42 	bl	649e <mbedtls_mpi_bitlen>

    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    701a:	f5b0 7f28 	cmp.w	r0, #672	; 0x2a0
    701e:	d207      	bcs.n	7030 <mbedtls_mpi_exp_mod+0x84>
    7020:	28ef      	cmp	r0, #239	; 0xef
    7022:	d81f      	bhi.n	7064 <mbedtls_mpi_exp_mod+0xb8>
    7024:	284f      	cmp	r0, #79	; 0x4f
    7026:	d81f      	bhi.n	7068 <mbedtls_mpi_exp_mod+0xbc>
    7028:	2817      	cmp	r0, #23
    702a:	d91f      	bls.n	706c <mbedtls_mpi_exp_mod+0xc0>
    702c:	2403      	movs	r4, #3
    702e:	e000      	b.n	7032 <mbedtls_mpi_exp_mod+0x86>
    7030:	2406      	movs	r4, #6
#if( MBEDTLS_MPI_WINDOW_SIZE < 6 )
    if( wsize > MBEDTLS_MPI_WINDOW_SIZE )
        wsize = MBEDTLS_MPI_WINDOW_SIZE;
#endif

    j = N->n + 1;
    7032:	686e      	ldr	r6, [r5, #4]
    7034:	3601      	adds	r6, #1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    7036:	4631      	mov	r1, r6
    7038:	9802      	ldr	r0, [sp, #8]
    703a:	f7ff f9a7 	bl	638c <mbedtls_mpi_grow>
    703e:	4680      	mov	r8, r0
    7040:	b1b0      	cbz	r0, 7070 <mbedtls_mpi_exp_mod+0xc4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    }

cleanup:

    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    7042:	1e63      	subs	r3, r4, #1
    7044:	2501      	movs	r5, #1
    7046:	409d      	lsls	r5, r3
    7048:	2301      	movs	r3, #1
    704a:	40a3      	lsls	r3, r4
    704c:	42ab      	cmp	r3, r5
    704e:	f240 81b8 	bls.w	73c2 <mbedtls_mpi_exp_mod+0x416>
        mbedtls_mpi_free( &W[i] );
    7052:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    7056:	0098      	lsls	r0, r3, #2
    7058:	ab09      	add	r3, sp, #36	; 0x24
    705a:	4418      	add	r0, r3
    705c:	f7ff f984 	bl	6368 <mbedtls_mpi_free>
    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    7060:	3501      	adds	r5, #1
    7062:	e7f1      	b.n	7048 <mbedtls_mpi_exp_mod+0x9c>
    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    7064:	2405      	movs	r4, #5
    7066:	e7e4      	b.n	7032 <mbedtls_mpi_exp_mod+0x86>
    7068:	2404      	movs	r4, #4
    706a:	e7e2      	b.n	7032 <mbedtls_mpi_exp_mod+0x86>
    706c:	463c      	mov	r4, r7
    706e:	e7e0      	b.n	7032 <mbedtls_mpi_exp_mod+0x86>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[1],  j ) );
    7070:	4631      	mov	r1, r6
    7072:	a80c      	add	r0, sp, #48	; 0x30
    7074:	f7ff f98a 	bl	638c <mbedtls_mpi_grow>
    7078:	4680      	mov	r8, r0
    707a:	2800      	cmp	r0, #0
    707c:	d1e1      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T, j * 2 ) );
    707e:	0071      	lsls	r1, r6, #1
    7080:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    7084:	f7ff f982 	bl	638c <mbedtls_mpi_grow>
    7088:	4680      	mov	r8, r0
    708a:	2800      	cmp	r0, #0
    708c:	d1d9      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    neg = ( A->s == -1 );
    708e:	f8db 3000 	ldr.w	r3, [fp]
    7092:	9303      	str	r3, [sp, #12]
    if( neg )
    7094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    7098:	d047      	beq.n	712a <mbedtls_mpi_exp_mod+0x17e>
    if( _RR == NULL || _RR->p == NULL )
    709a:	f1b9 0f00 	cmp.w	r9, #0
    709e:	d050      	beq.n	7142 <mbedtls_mpi_exp_mod+0x196>
    70a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    70a4:	2b00      	cmp	r3, #0
    70a6:	d04c      	beq.n	7142 <mbedtls_mpi_exp_mod+0x196>
        memcpy( &RR, _RR, sizeof( mbedtls_mpi ) );
    70a8:	220c      	movs	r2, #12
    70aa:	4649      	mov	r1, r9
    70ac:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    70b0:	f7fe fb94 	bl	57dc <memcpy>
    if( mbedtls_mpi_cmp_mpi( A, N ) >= 0 )
    70b4:	4629      	mov	r1, r5
    70b6:	4658      	mov	r0, fp
    70b8:	f7ff fbc0 	bl	683c <mbedtls_mpi_cmp_mpi>
    70bc:	2800      	cmp	r0, #0
    70be:	db67      	blt.n	7190 <mbedtls_mpi_exp_mod+0x1e4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &W[1], A, N ) );
    70c0:	462a      	mov	r2, r5
    70c2:	4659      	mov	r1, fp
    70c4:	a80c      	add	r0, sp, #48	; 0x30
    70c6:	f7ff ff3d 	bl	6f44 <mbedtls_mpi_mod_mpi>
    70ca:	4680      	mov	r8, r0
    70cc:	2800      	cmp	r0, #0
    70ce:	d1b8      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    MBEDTLS_MPI_CHK( mpi_montmul( &W[1], &RR, N, mm, &T ) );
    70d0:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    70d4:	9300      	str	r3, [sp, #0]
    70d6:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    70da:	462a      	mov	r2, r5
    70dc:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    70e0:	a80c      	add	r0, sp, #48	; 0x30
    70e2:	f7ff fb2e 	bl	6742 <mpi_montmul>
    70e6:	4680      	mov	r8, r0
    70e8:	2800      	cmp	r0, #0
    70ea:	d1aa      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, &RR ) );
    70ec:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    70f0:	9e02      	ldr	r6, [sp, #8]
    70f2:	4630      	mov	r0, r6
    70f4:	f7ff f973 	bl	63de <mbedtls_mpi_copy>
    70f8:	4680      	mov	r8, r0
    70fa:	2800      	cmp	r0, #0
    70fc:	d1a1      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    MBEDTLS_MPI_CHK( mpi_montred( X, N, mm, &T ) );
    70fe:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7102:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    7106:	4629      	mov	r1, r5
    7108:	4630      	mov	r0, r6
    710a:	f7ff fb87 	bl	681c <mpi_montred>
    710e:	4680      	mov	r8, r0
    7110:	2800      	cmp	r0, #0
    7112:	d196      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
    if( wsize > 1 )
    7114:	2c01      	cmp	r4, #1
    7116:	d843      	bhi.n	71a0 <mbedtls_mpi_exp_mod+0x1f4>
    nblimbs = E->n;
    7118:	f8da 2004 	ldr.w	r2, [sl, #4]
    state   = 0;
    711c:	2300      	movs	r3, #0
    711e:	9305      	str	r3, [sp, #20]
    nbits   = 0;
    7120:	461e      	mov	r6, r3
    bufsize = 0;
    7122:	469b      	mov	fp, r3
    wbits   = 0;
    7124:	9304      	str	r3, [sp, #16]
    7126:	4690      	mov	r8, r2
    7128:	e0a7      	b.n	727a <mbedtls_mpi_exp_mod+0x2ce>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Apos, A ) );
    712a:	4659      	mov	r1, fp
    712c:	a806      	add	r0, sp, #24
    712e:	f7ff f956 	bl	63de <mbedtls_mpi_copy>
    7132:	4680      	mov	r8, r0
    7134:	2800      	cmp	r0, #0
    7136:	d184      	bne.n	7042 <mbedtls_mpi_exp_mod+0x96>
        Apos.s = 1;
    7138:	2301      	movs	r3, #1
    713a:	9306      	str	r3, [sp, #24]
        A = &Apos;
    713c:	f10d 0b18 	add.w	fp, sp, #24
    7140:	e7ab      	b.n	709a <mbedtls_mpi_exp_mod+0xee>
        MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &RR, 1 ) );
    7142:	2101      	movs	r1, #1
    7144:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    7148:	f7ff f97b 	bl	6442 <mbedtls_mpi_lset>
    714c:	4680      	mov	r8, r0
    714e:	2800      	cmp	r0, #0
    7150:	f47f af77 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &RR, N->n * 2 * biL ) );
    7154:	6869      	ldr	r1, [r5, #4]
    7156:	0189      	lsls	r1, r1, #6
    7158:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    715c:	f7ff fa1f 	bl	659e <mbedtls_mpi_shift_l>
    7160:	4680      	mov	r8, r0
    7162:	2800      	cmp	r0, #0
    7164:	f47f af6d 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &RR, &RR, N ) );
    7168:	462a      	mov	r2, r5
    716a:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    716e:	4608      	mov	r0, r1
    7170:	f7ff fee8 	bl	6f44 <mbedtls_mpi_mod_mpi>
    7174:	4680      	mov	r8, r0
    7176:	2800      	cmp	r0, #0
    7178:	f47f af63 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        if( _RR != NULL )
    717c:	f1b9 0f00 	cmp.w	r9, #0
    7180:	d098      	beq.n	70b4 <mbedtls_mpi_exp_mod+0x108>
            memcpy( _RR, &RR, sizeof( mbedtls_mpi ) );
    7182:	220c      	movs	r2, #12
    7184:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    7188:	4648      	mov	r0, r9
    718a:	f7fe fb27 	bl	57dc <memcpy>
    718e:	e791      	b.n	70b4 <mbedtls_mpi_exp_mod+0x108>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[1], A ) );
    7190:	4659      	mov	r1, fp
    7192:	a80c      	add	r0, sp, #48	; 0x30
    7194:	f7ff f923 	bl	63de <mbedtls_mpi_copy>
    7198:	4680      	mov	r8, r0
    719a:	2800      	cmp	r0, #0
    719c:	d098      	beq.n	70d0 <mbedtls_mpi_exp_mod+0x124>
    719e:	e750      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>
        j =  one << ( wsize - 1 );
    71a0:	1e63      	subs	r3, r4, #1
    71a2:	9304      	str	r3, [sp, #16]
    71a4:	2601      	movs	r6, #1
    71a6:	409e      	lsls	r6, r3
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    71a8:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    71ac:	0093      	lsls	r3, r2, #2
    71ae:	aa09      	add	r2, sp, #36	; 0x24
    71b0:	18d3      	adds	r3, r2, r3
    71b2:	9305      	str	r3, [sp, #20]
    71b4:	6869      	ldr	r1, [r5, #4]
    71b6:	3101      	adds	r1, #1
    71b8:	469b      	mov	fp, r3
    71ba:	4618      	mov	r0, r3
    71bc:	f7ff f8e6 	bl	638c <mbedtls_mpi_grow>
    71c0:	4680      	mov	r8, r0
    71c2:	2800      	cmp	r0, #0
    71c4:	f47f af3d 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[j], &W[1]    ) );
    71c8:	a90c      	add	r1, sp, #48	; 0x30
    71ca:	4658      	mov	r0, fp
    71cc:	f7ff f907 	bl	63de <mbedtls_mpi_copy>
    71d0:	4680      	mov	r8, r0
    71d2:	2800      	cmp	r0, #0
    71d4:	f47f af35 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        for( i = 0; i < wsize - 1; i++ )
    71d8:	f04f 0b00 	mov.w	fp, #0
    71dc:	9b04      	ldr	r3, [sp, #16]
    71de:	455b      	cmp	r3, fp
    71e0:	d910      	bls.n	7204 <mbedtls_mpi_exp_mod+0x258>
            MBEDTLS_MPI_CHK( mpi_montmul( &W[j], &W[j], N, mm, &T ) );
    71e2:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    71e6:	9300      	str	r3, [sp, #0]
    71e8:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    71ec:	462a      	mov	r2, r5
    71ee:	9805      	ldr	r0, [sp, #20]
    71f0:	4601      	mov	r1, r0
    71f2:	f7ff faa6 	bl	6742 <mpi_montmul>
    71f6:	4680      	mov	r8, r0
    71f8:	2800      	cmp	r0, #0
    71fa:	f47f af22 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        for( i = 0; i < wsize - 1; i++ )
    71fe:	f10b 0b01 	add.w	fp, fp, #1
    7202:	e7eb      	b.n	71dc <mbedtls_mpi_exp_mod+0x230>
        for( i = j + 1; i < ( one << wsize ); i++ )
    7204:	3601      	adds	r6, #1
    7206:	2301      	movs	r3, #1
    7208:	40a3      	lsls	r3, r4
    720a:	42b3      	cmp	r3, r6
    720c:	d984      	bls.n	7118 <mbedtls_mpi_exp_mod+0x16c>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[i], N->n + 1 ) );
    720e:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    7212:	ea4f 0b83 	mov.w	fp, r3, lsl #2
    7216:	ab09      	add	r3, sp, #36	; 0x24
    7218:	449b      	add	fp, r3
    721a:	6869      	ldr	r1, [r5, #4]
    721c:	3101      	adds	r1, #1
    721e:	4658      	mov	r0, fp
    7220:	f7ff f8b4 	bl	638c <mbedtls_mpi_grow>
    7224:	4680      	mov	r8, r0
    7226:	2800      	cmp	r0, #0
    7228:	f47f af0b 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[i], &W[i - 1] ) );
    722c:	1e73      	subs	r3, r6, #1
    722e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    7232:	0099      	lsls	r1, r3, #2
    7234:	ab09      	add	r3, sp, #36	; 0x24
    7236:	4419      	add	r1, r3
    7238:	4658      	mov	r0, fp
    723a:	f7ff f8d0 	bl	63de <mbedtls_mpi_copy>
    723e:	4680      	mov	r8, r0
    7240:	2800      	cmp	r0, #0
    7242:	f47f aefe 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
            MBEDTLS_MPI_CHK( mpi_montmul( &W[i], &W[1], N, mm, &T ) );
    7246:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    724a:	9300      	str	r3, [sp, #0]
    724c:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    7250:	462a      	mov	r2, r5
    7252:	a90c      	add	r1, sp, #48	; 0x30
    7254:	4658      	mov	r0, fp
    7256:	f7ff fa74 	bl	6742 <mpi_montmul>
    725a:	4680      	mov	r8, r0
    725c:	2800      	cmp	r0, #0
    725e:	f47f aef0 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        for( i = j + 1; i < ( one << wsize ); i++ )
    7262:	3601      	adds	r6, #1
    7264:	e7cf      	b.n	7206 <mbedtls_mpi_exp_mod+0x25a>
        nbits++;
    7266:	3601      	adds	r6, #1
        wbits |= ( ei << ( wsize - nbits ) );
    7268:	1ba2      	subs	r2, r4, r6
    726a:	4093      	lsls	r3, r2
    726c:	9a04      	ldr	r2, [sp, #16]
    726e:	431a      	orrs	r2, r3
    7270:	9204      	str	r2, [sp, #16]
        if( nbits == wsize )
    7272:	42b4      	cmp	r4, r6
    7274:	d02c      	beq.n	72d0 <mbedtls_mpi_exp_mod+0x324>
        state = 2;
    7276:	2302      	movs	r3, #2
    7278:	9305      	str	r3, [sp, #20]
        if( bufsize == 0 )
    727a:	f1bb 0f00 	cmp.w	fp, #0
    727e:	d106      	bne.n	728e <mbedtls_mpi_exp_mod+0x2e2>
            if( nblimbs == 0 )
    7280:	f1b8 0f00 	cmp.w	r8, #0
    7284:	d06f      	beq.n	7366 <mbedtls_mpi_exp_mod+0x3ba>
            nblimbs--;
    7286:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
            bufsize = sizeof( mbedtls_mpi_uint ) << 3;
    728a:	f04f 0b20 	mov.w	fp, #32
        bufsize--;
    728e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
        ei = (E->p[nblimbs] >> bufsize) & 1;
    7292:	f8da 3008 	ldr.w	r3, [sl, #8]
    7296:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
    729a:	fa23 f30b 	lsr.w	r3, r3, fp
        if( ei == 0 && state == 0 )
    729e:	f013 0301 	ands.w	r3, r3, #1
    72a2:	d102      	bne.n	72aa <mbedtls_mpi_exp_mod+0x2fe>
    72a4:	9a05      	ldr	r2, [sp, #20]
    72a6:	2a00      	cmp	r2, #0
    72a8:	d0e7      	beq.n	727a <mbedtls_mpi_exp_mod+0x2ce>
        if( ei == 0 && state == 1 )
    72aa:	2b00      	cmp	r3, #0
    72ac:	d1db      	bne.n	7266 <mbedtls_mpi_exp_mod+0x2ba>
    72ae:	9a05      	ldr	r2, [sp, #20]
    72b0:	2a01      	cmp	r2, #1
    72b2:	d1d8      	bne.n	7266 <mbedtls_mpi_exp_mod+0x2ba>
            MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    72b4:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    72b8:	9300      	str	r3, [sp, #0]
    72ba:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    72be:	462a      	mov	r2, r5
    72c0:	9802      	ldr	r0, [sp, #8]
    72c2:	4601      	mov	r1, r0
    72c4:	f7ff fa3d 	bl	6742 <mpi_montmul>
    72c8:	2800      	cmp	r0, #0
    72ca:	d0d6      	beq.n	727a <mbedtls_mpi_exp_mod+0x2ce>
    72cc:	4680      	mov	r8, r0
    72ce:	e6b8      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>
            for( i = 0; i < wsize; i++ )
    72d0:	2600      	movs	r6, #0
    72d2:	42a6      	cmp	r6, r4
    72d4:	d20d      	bcs.n	72f2 <mbedtls_mpi_exp_mod+0x346>
                MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    72d6:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    72da:	9300      	str	r3, [sp, #0]
    72dc:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    72e0:	462a      	mov	r2, r5
    72e2:	9802      	ldr	r0, [sp, #8]
    72e4:	4601      	mov	r1, r0
    72e6:	f7ff fa2c 	bl	6742 <mpi_montmul>
    72ea:	2800      	cmp	r0, #0
    72ec:	d165      	bne.n	73ba <mbedtls_mpi_exp_mod+0x40e>
            for( i = 0; i < wsize; i++ )
    72ee:	3601      	adds	r6, #1
    72f0:	e7ef      	b.n	72d2 <mbedtls_mpi_exp_mod+0x326>
            MBEDTLS_MPI_CHK( mpi_montmul( X, &W[wbits], N, mm, &T ) );
    72f2:	9b04      	ldr	r3, [sp, #16]
    72f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    72f8:	0099      	lsls	r1, r3, #2
    72fa:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    72fe:	9300      	str	r3, [sp, #0]
    7300:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    7304:	462a      	mov	r2, r5
    7306:	a809      	add	r0, sp, #36	; 0x24
    7308:	4401      	add	r1, r0
    730a:	9802      	ldr	r0, [sp, #8]
    730c:	f7ff fa19 	bl	6742 <mpi_montmul>
    7310:	2800      	cmp	r0, #0
    7312:	d154      	bne.n	73be <mbedtls_mpi_exp_mod+0x412>
            state--;
    7314:	9705      	str	r7, [sp, #20]
            nbits = 0;
    7316:	2600      	movs	r6, #0
            wbits = 0;
    7318:	9604      	str	r6, [sp, #16]
    731a:	e7ae      	b.n	727a <mbedtls_mpi_exp_mod+0x2ce>
    for( i = 0; i < nbits; i++ )
    731c:	f10b 0b01 	add.w	fp, fp, #1
    7320:	45b3      	cmp	fp, r6
    7322:	d223      	bcs.n	736c <mbedtls_mpi_exp_mod+0x3c0>
        MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    7324:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7328:	9300      	str	r3, [sp, #0]
    732a:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    732e:	462a      	mov	r2, r5
    7330:	9802      	ldr	r0, [sp, #8]
    7332:	4601      	mov	r1, r0
    7334:	f7ff fa05 	bl	6742 <mpi_montmul>
    7338:	4680      	mov	r8, r0
    733a:	2800      	cmp	r0, #0
    733c:	f47f ae81 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
        wbits <<= 1;
    7340:	007f      	lsls	r7, r7, #1
        if( ( wbits & ( one << wsize ) ) != 0 )
    7342:	2301      	movs	r3, #1
    7344:	40a3      	lsls	r3, r4
    7346:	423b      	tst	r3, r7
    7348:	d0e8      	beq.n	731c <mbedtls_mpi_exp_mod+0x370>
            MBEDTLS_MPI_CHK( mpi_montmul( X, &W[1], N, mm, &T ) );
    734a:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    734e:	9300      	str	r3, [sp, #0]
    7350:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    7354:	462a      	mov	r2, r5
    7356:	a90c      	add	r1, sp, #48	; 0x30
    7358:	9802      	ldr	r0, [sp, #8]
    735a:	f7ff f9f2 	bl	6742 <mpi_montmul>
    735e:	4680      	mov	r8, r0
    7360:	2800      	cmp	r0, #0
    7362:	d0db      	beq.n	731c <mbedtls_mpi_exp_mod+0x370>
    7364:	e66d      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>
    7366:	9f04      	ldr	r7, [sp, #16]
    7368:	46c3      	mov	fp, r8
    736a:	e7d9      	b.n	7320 <mbedtls_mpi_exp_mod+0x374>
    MBEDTLS_MPI_CHK( mpi_montred( X, N, mm, &T ) );
    736c:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7370:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    7374:	4629      	mov	r1, r5
    7376:	9802      	ldr	r0, [sp, #8]
    7378:	f7ff fa50 	bl	681c <mpi_montred>
    737c:	4680      	mov	r8, r0
    737e:	2800      	cmp	r0, #0
    7380:	f47f ae5f 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
    if( neg && E->n != 0 && ( E->p[0] & 1 ) != 0 )
    7384:	9b03      	ldr	r3, [sp, #12]
    7386:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    738a:	f47f ae5a 	bne.w	7042 <mbedtls_mpi_exp_mod+0x96>
    738e:	f8da 3004 	ldr.w	r3, [sl, #4]
    7392:	2b00      	cmp	r3, #0
    7394:	f43f ae55 	beq.w	7042 <mbedtls_mpi_exp_mod+0x96>
    7398:	f8da 3008 	ldr.w	r3, [sl, #8]
    739c:	681b      	ldr	r3, [r3, #0]
    739e:	f013 0f01 	tst.w	r3, #1
    73a2:	f43f ae4e 	beq.w	7042 <mbedtls_mpi_exp_mod+0x96>
        X->s = -1;
    73a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    73aa:	9802      	ldr	r0, [sp, #8]
    73ac:	4602      	mov	r2, r0
    73ae:	6003      	str	r3, [r0, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    73b0:	4629      	mov	r1, r5
    73b2:	f7ff fb31 	bl	6a18 <mbedtls_mpi_add_mpi>
    73b6:	4680      	mov	r8, r0
cleanup:
    73b8:	e643      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>
    73ba:	4680      	mov	r8, r0
    73bc:	e641      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>
    73be:	4680      	mov	r8, r0
    73c0:	e63f      	b.n	7042 <mbedtls_mpi_exp_mod+0x96>

    mbedtls_mpi_free( &W[1] ); mbedtls_mpi_free( &T ); mbedtls_mpi_free( &Apos );
    73c2:	a80c      	add	r0, sp, #48	; 0x30
    73c4:	f7fe ffd0 	bl	6368 <mbedtls_mpi_free>
    73c8:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    73cc:	f7fe ffcc 	bl	6368 <mbedtls_mpi_free>
    73d0:	a806      	add	r0, sp, #24
    73d2:	f7fe ffc9 	bl	6368 <mbedtls_mpi_free>

    if( _RR == NULL || _RR->p == NULL )
    73d6:	f1b9 0f00 	cmp.w	r9, #0
    73da:	d007      	beq.n	73ec <mbedtls_mpi_exp_mod+0x440>
    73dc:	f8d9 3008 	ldr.w	r3, [r9, #8]
    73e0:	b123      	cbz	r3, 73ec <mbedtls_mpi_exp_mod+0x440>
        mbedtls_mpi_free( &RR );

    return( ret );
}
    73e2:	4640      	mov	r0, r8
    73e4:	f20d 6d44 	addw	sp, sp, #1604	; 0x644
    73e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mbedtls_mpi_free( &RR );
    73ec:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    73f0:	f7fe ffba 	bl	6368 <mbedtls_mpi_free>
    73f4:	e7f5      	b.n	73e2 <mbedtls_mpi_exp_mod+0x436>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    73f6:	f06f 0803 	mvn.w	r8, #3
    73fa:	e7f2      	b.n	73e2 <mbedtls_mpi_exp_mod+0x436>
    73fc:	f06f 0803 	mvn.w	r8, #3
    7400:	e7ef      	b.n	73e2 <mbedtls_mpi_exp_mod+0x436>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    7402:	f06f 0803 	mvn.w	r8, #3
    7406:	e7ec      	b.n	73e2 <mbedtls_mpi_exp_mod+0x436>

00007408 <platform_calloc_uninit>:
}
    7408:	2000      	movs	r0, #0
    740a:	4770      	bx	lr

0000740c <platform_free_uninit>:
}
    740c:	4770      	bx	lr

0000740e <platform_exit_uninit>:
 * Make dummy function to prevent NULL pointer dereferences
 */
static void platform_exit_uninit( int status )
{
    ((void) status);
}
    740e:	4770      	bx	lr

00007410 <mbedtls_rsa_import>:
{
    7410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7412:	4604      	mov	r4, r0
    7414:	4615      	mov	r5, r2
    7416:	461e      	mov	r6, r3
    if( ( N != NULL && ( ret = mbedtls_mpi_copy( &ctx->N, N ) ) != 0 ) ||
    7418:	460f      	mov	r7, r1
    741a:	b121      	cbz	r1, 7426 <mbedtls_rsa_import+0x16>
    741c:	3008      	adds	r0, #8
    741e:	f7fe ffde 	bl	63de <mbedtls_mpi_copy>
    7422:	4603      	mov	r3, r0
    7424:	bb48      	cbnz	r0, 747a <mbedtls_rsa_import+0x6a>
    7426:	b135      	cbz	r5, 7436 <mbedtls_rsa_import+0x26>
        ( P != NULL && ( ret = mbedtls_mpi_copy( &ctx->P, P ) ) != 0 ) ||
    7428:	4629      	mov	r1, r5
    742a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    742e:	f7fe ffd6 	bl	63de <mbedtls_mpi_copy>
    7432:	4603      	mov	r3, r0
    7434:	bb08      	cbnz	r0, 747a <mbedtls_rsa_import+0x6a>
    7436:	b136      	cbz	r6, 7446 <mbedtls_rsa_import+0x36>
        ( Q != NULL && ( ret = mbedtls_mpi_copy( &ctx->Q, Q ) ) != 0 ) ||
    7438:	4631      	mov	r1, r6
    743a:	f104 0038 	add.w	r0, r4, #56	; 0x38
    743e:	f7fe ffce 	bl	63de <mbedtls_mpi_copy>
    7442:	4603      	mov	r3, r0
    7444:	b9c8      	cbnz	r0, 747a <mbedtls_rsa_import+0x6a>
    7446:	9b06      	ldr	r3, [sp, #24]
    7448:	b133      	cbz	r3, 7458 <mbedtls_rsa_import+0x48>
        ( D != NULL && ( ret = mbedtls_mpi_copy( &ctx->D, D ) ) != 0 ) ||
    744a:	4619      	mov	r1, r3
    744c:	f104 0020 	add.w	r0, r4, #32
    7450:	f7fe ffc5 	bl	63de <mbedtls_mpi_copy>
    7454:	4603      	mov	r3, r0
    7456:	b980      	cbnz	r0, 747a <mbedtls_rsa_import+0x6a>
    7458:	9b07      	ldr	r3, [sp, #28]
    745a:	b133      	cbz	r3, 746a <mbedtls_rsa_import+0x5a>
        ( E != NULL && ( ret = mbedtls_mpi_copy( &ctx->E, E ) ) != 0 ) )
    745c:	4619      	mov	r1, r3
    745e:	f104 0014 	add.w	r0, r4, #20
    7462:	f7fe ffbc 	bl	63de <mbedtls_mpi_copy>
    7466:	4603      	mov	r3, r0
    7468:	b938      	cbnz	r0, 747a <mbedtls_rsa_import+0x6a>
    if( N != NULL )
    746a:	b14f      	cbz	r7, 7480 <mbedtls_rsa_import+0x70>
        ctx->len = mbedtls_mpi_size( &ctx->N );
    746c:	f104 0008 	add.w	r0, r4, #8
    7470:	f7ff f82b 	bl	64ca <mbedtls_mpi_size>
    7474:	6060      	str	r0, [r4, #4]
    return( 0 );
    7476:	2000      	movs	r0, #0
    7478:	e001      	b.n	747e <mbedtls_rsa_import+0x6e>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA + ret );
    747a:	f5a3 4081 	sub.w	r0, r3, #16512	; 0x4080
}
    747e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return( 0 );
    7480:	2000      	movs	r0, #0
    7482:	e7fc      	b.n	747e <mbedtls_rsa_import+0x6e>

00007484 <mbedtls_rsa_set_padding>:
    ctx->padding = padding;
    7484:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
    ctx->hash_id = hash_id;
    7488:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
    748c:	4770      	bx	lr

0000748e <mbedtls_rsa_init>:
{
    748e:	b570      	push	{r4, r5, r6, lr}
    7490:	4604      	mov	r4, r0
    7492:	460d      	mov	r5, r1
    7494:	4616      	mov	r6, r2
    memset( ctx, 0, sizeof( mbedtls_rsa_context ) );
    7496:	22ac      	movs	r2, #172	; 0xac
    7498:	2100      	movs	r1, #0
    749a:	f7fe f9c3 	bl	5824 <memset>
    mbedtls_rsa_set_padding( ctx, padding, hash_id );
    749e:	4632      	mov	r2, r6
    74a0:	4629      	mov	r1, r5
    74a2:	4620      	mov	r0, r4
    74a4:	f7ff ffee 	bl	7484 <mbedtls_rsa_set_padding>
}
    74a8:	bd70      	pop	{r4, r5, r6, pc}

000074aa <mbedtls_rsa_free>:
/*
 * Free the components of an RSA key
 */
void mbedtls_rsa_free( mbedtls_rsa_context *ctx )
{
    if( ctx == NULL )
    74aa:	b3a8      	cbz	r0, 7518 <mbedtls_rsa_free+0x6e>
{
    74ac:	b510      	push	{r4, lr}
    74ae:	4604      	mov	r4, r0
        return;

    mbedtls_mpi_free( &ctx->Vi );
    74b0:	308c      	adds	r0, #140	; 0x8c
    74b2:	f7fe ff59 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Vf );
    74b6:	f104 0098 	add.w	r0, r4, #152	; 0x98
    74ba:	f7fe ff55 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RN );
    74be:	f104 0068 	add.w	r0, r4, #104	; 0x68
    74c2:	f7fe ff51 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->D  );
    74c6:	f104 0020 	add.w	r0, r4, #32
    74ca:	f7fe ff4d 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Q  );
    74ce:	f104 0038 	add.w	r0, r4, #56	; 0x38
    74d2:	f7fe ff49 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->P  );
    74d6:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    74da:	f7fe ff45 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->E  );
    74de:	f104 0014 	add.w	r0, r4, #20
    74e2:	f7fe ff41 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->N  );
    74e6:	f104 0008 	add.w	r0, r4, #8
    74ea:	f7fe ff3d 	bl	6368 <mbedtls_mpi_free>

#if !defined(MBEDTLS_RSA_NO_CRT)
    mbedtls_mpi_free( &ctx->RQ );
    74ee:	f104 0080 	add.w	r0, r4, #128	; 0x80
    74f2:	f7fe ff39 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RP );
    74f6:	f104 0074 	add.w	r0, r4, #116	; 0x74
    74fa:	f7fe ff35 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->QP );
    74fe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    7502:	f7fe ff31 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DQ );
    7506:	f104 0050 	add.w	r0, r4, #80	; 0x50
    750a:	f7fe ff2d 	bl	6368 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DP );
    750e:	f104 0044 	add.w	r0, r4, #68	; 0x44
    7512:	f7fe ff29 	bl	6368 <mbedtls_mpi_free>
#endif /* MBEDTLS_RSA_NO_CRT */

#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_free( &ctx->mutex );
#endif
}
    7516:	bd10      	pop	{r4, pc}
    7518:	4770      	bx	lr

0000751a <mbedtls_sha256_init>:
{
    751a:	b508      	push	{r3, lr}
    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    751c:	226c      	movs	r2, #108	; 0x6c
    751e:	2100      	movs	r1, #0
    7520:	f7fe f980 	bl	5824 <memset>
}
    7524:	bd08      	pop	{r3, pc}

00007526 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    7526:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    752a:	b3da      	cbz	r2, 75a4 <mbedtls_sha256_update_ret+0x7e>
    752c:	4606      	mov	r6, r0
    752e:	460d      	mov	r5, r1
    7530:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    7532:	6803      	ldr	r3, [r0, #0]
    7534:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    7538:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    753c:	4413      	add	r3, r2
    753e:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    7540:	4293      	cmp	r3, r2
    7542:	d202      	bcs.n	754a <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    7544:	6843      	ldr	r3, [r0, #4]
    7546:	3301      	adds	r3, #1
    7548:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    754a:	b10f      	cbz	r7, 7550 <mbedtls_sha256_update_ret+0x2a>
    754c:	4544      	cmp	r4, r8
    754e:	d20a      	bcs.n	7566 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    7550:	2c3f      	cmp	r4, #63	; 0x3f
    7552:	d91b      	bls.n	758c <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    7554:	4629      	mov	r1, r5
    7556:	4630      	mov	r0, r6
    7558:	f7fb ff54 	bl	3404 <mbedtls_internal_sha256_process>
    755c:	4603      	mov	r3, r0
    755e:	bb10      	cbnz	r0, 75a6 <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    7560:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    7562:	3c40      	subs	r4, #64	; 0x40
    7564:	e7f4      	b.n	7550 <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    7566:	f106 0928 	add.w	r9, r6, #40	; 0x28
    756a:	4642      	mov	r2, r8
    756c:	4629      	mov	r1, r5
    756e:	eb09 0007 	add.w	r0, r9, r7
    7572:	f7fe f933 	bl	57dc <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    7576:	4649      	mov	r1, r9
    7578:	4630      	mov	r0, r6
    757a:	f7fb ff43 	bl	3404 <mbedtls_internal_sha256_process>
    757e:	4603      	mov	r3, r0
    7580:	b988      	cbnz	r0, 75a6 <mbedtls_sha256_update_ret+0x80>
        input += fill;
    7582:	4445      	add	r5, r8
        ilen  -= fill;
    7584:	3f40      	subs	r7, #64	; 0x40
    7586:	443c      	add	r4, r7
        left = 0;
    7588:	2700      	movs	r7, #0
    758a:	e7e1      	b.n	7550 <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    758c:	b90c      	cbnz	r4, 7592 <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    758e:	2300      	movs	r3, #0
    7590:	e009      	b.n	75a6 <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    7592:	f106 0028 	add.w	r0, r6, #40	; 0x28
    7596:	4622      	mov	r2, r4
    7598:	4629      	mov	r1, r5
    759a:	4438      	add	r0, r7
    759c:	f7fe f91e 	bl	57dc <memcpy>
    return( 0 );
    75a0:	2300      	movs	r3, #0
    75a2:	e000      	b.n	75a6 <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    75a4:	2300      	movs	r3, #0
}
    75a6:	4618      	mov	r0, r3
    75a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000075ac <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    75ac:	b570      	push	{r4, r5, r6, lr}
    75ae:	4604      	mov	r4, r0
    75b0:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    75b2:	6803      	ldr	r3, [r0, #0]
    75b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    75b8:	1c58      	adds	r0, r3, #1
    75ba:	4423      	add	r3, r4
    75bc:	2280      	movs	r2, #128	; 0x80
    75be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    75c2:	2838      	cmp	r0, #56	; 0x38
    75c4:	d87b      	bhi.n	76be <mbedtls_sha256_finish_ret+0x112>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    75c6:	f104 0328 	add.w	r3, r4, #40	; 0x28
    75ca:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    75ce:	2100      	movs	r1, #0
    75d0:	4418      	add	r0, r3
    75d2:	f7fe f927 	bl	5824 <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    75d6:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    75d8:	6863      	ldr	r3, [r4, #4]
    75da:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    75dc:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    75e0:	00d2      	lsls	r2, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    75e2:	0e19      	lsrs	r1, r3, #24
    75e4:	f884 1060 	strb.w	r1, [r4, #96]	; 0x60
    75e8:	f3c3 4107 	ubfx	r1, r3, #16, #8
    75ec:	f884 1061 	strb.w	r1, [r4, #97]	; 0x61
    75f0:	f3c3 2107 	ubfx	r1, r3, #8, #8
    75f4:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
    75f8:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    75fc:	0e13      	lsrs	r3, r2, #24
    75fe:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    7602:	f3c2 4307 	ubfx	r3, r2, #16, #8
    7606:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    760a:	f3c2 2307 	ubfx	r3, r2, #8, #8
    760e:	f884 3066 	strb.w	r3, [r4, #102]	; 0x66
    7612:	f884 2067 	strb.w	r2, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    7616:	f104 0128 	add.w	r1, r4, #40	; 0x28
    761a:	4620      	mov	r0, r4
    761c:	f7fb fef2 	bl	3404 <mbedtls_internal_sha256_process>
    7620:	4603      	mov	r3, r0
    7622:	2800      	cmp	r0, #0
    7624:	d159      	bne.n	76da <mbedtls_sha256_finish_ret+0x12e>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    7626:	7ae2      	ldrb	r2, [r4, #11]
    7628:	702a      	strb	r2, [r5, #0]
    762a:	7aa2      	ldrb	r2, [r4, #10]
    762c:	706a      	strb	r2, [r5, #1]
    762e:	7a62      	ldrb	r2, [r4, #9]
    7630:	70aa      	strb	r2, [r5, #2]
    7632:	7a22      	ldrb	r2, [r4, #8]
    7634:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    7636:	7be2      	ldrb	r2, [r4, #15]
    7638:	712a      	strb	r2, [r5, #4]
    763a:	7ba2      	ldrb	r2, [r4, #14]
    763c:	716a      	strb	r2, [r5, #5]
    763e:	7b62      	ldrb	r2, [r4, #13]
    7640:	71aa      	strb	r2, [r5, #6]
    7642:	7b22      	ldrb	r2, [r4, #12]
    7644:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    7646:	7ce2      	ldrb	r2, [r4, #19]
    7648:	722a      	strb	r2, [r5, #8]
    764a:	7ca2      	ldrb	r2, [r4, #18]
    764c:	726a      	strb	r2, [r5, #9]
    764e:	7c62      	ldrb	r2, [r4, #17]
    7650:	72aa      	strb	r2, [r5, #10]
    7652:	7c22      	ldrb	r2, [r4, #16]
    7654:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    7656:	7de2      	ldrb	r2, [r4, #23]
    7658:	732a      	strb	r2, [r5, #12]
    765a:	7da2      	ldrb	r2, [r4, #22]
    765c:	736a      	strb	r2, [r5, #13]
    765e:	7d62      	ldrb	r2, [r4, #21]
    7660:	73aa      	strb	r2, [r5, #14]
    7662:	7d22      	ldrb	r2, [r4, #20]
    7664:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    7666:	7ee2      	ldrb	r2, [r4, #27]
    7668:	742a      	strb	r2, [r5, #16]
    766a:	7ea2      	ldrb	r2, [r4, #26]
    766c:	746a      	strb	r2, [r5, #17]
    766e:	7e62      	ldrb	r2, [r4, #25]
    7670:	74aa      	strb	r2, [r5, #18]
    7672:	7e22      	ldrb	r2, [r4, #24]
    7674:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    7676:	7fe2      	ldrb	r2, [r4, #31]
    7678:	752a      	strb	r2, [r5, #20]
    767a:	7fa2      	ldrb	r2, [r4, #30]
    767c:	756a      	strb	r2, [r5, #21]
    767e:	7f62      	ldrb	r2, [r4, #29]
    7680:	75aa      	strb	r2, [r5, #22]
    7682:	7f22      	ldrb	r2, [r4, #28]
    7684:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    7686:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    768a:	762a      	strb	r2, [r5, #24]
    768c:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    7690:	766a      	strb	r2, [r5, #25]
    7692:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    7696:	76aa      	strb	r2, [r5, #26]
    7698:	f894 2020 	ldrb.w	r2, [r4, #32]
    769c:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    769e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    76a0:	b9da      	cbnz	r2, 76da <mbedtls_sha256_finish_ret+0x12e>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    76a2:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    76a6:	772b      	strb	r3, [r5, #28]
    76a8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    76ac:	776b      	strb	r3, [r5, #29]
    76ae:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    76b2:	77ab      	strb	r3, [r5, #30]
    76b4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    76b8:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    76ba:	4613      	mov	r3, r2
    76bc:	e00d      	b.n	76da <mbedtls_sha256_finish_ret+0x12e>
        memset( ctx->buffer + used, 0, 64 - used );
    76be:	f104 0628 	add.w	r6, r4, #40	; 0x28
    76c2:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    76c6:	2100      	movs	r1, #0
    76c8:	4430      	add	r0, r6
    76ca:	f7fe f8ab 	bl	5824 <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    76ce:	4631      	mov	r1, r6
    76d0:	4620      	mov	r0, r4
    76d2:	f7fb fe97 	bl	3404 <mbedtls_internal_sha256_process>
    76d6:	4603      	mov	r3, r0
    76d8:	b108      	cbz	r0, 76de <mbedtls_sha256_finish_ret+0x132>
}
    76da:	4618      	mov	r0, r3
    76dc:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    76de:	2238      	movs	r2, #56	; 0x38
    76e0:	2100      	movs	r1, #0
    76e2:	4630      	mov	r0, r6
    76e4:	f7fe f89e 	bl	5824 <memset>
    76e8:	e775      	b.n	75d6 <mbedtls_sha256_finish_ret+0x2a>

000076ea <flash_page_size_get>:
}
    76ea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    76ee:	4770      	bx	lr

000076f0 <flash_page_count_get>:
}
    76f0:	f44f 7080 	mov.w	r0, #256	; 0x100
    76f4:	4770      	bx	lr

000076f6 <flash_total_size_get>:
{
    76f6:	b510      	push	{r4, lr}
    return flash_page_size_get() * flash_page_count_get();
    76f8:	f7ff fff7 	bl	76ea <flash_page_size_get>
    76fc:	4604      	mov	r4, r0
    76fe:	f7ff fff7 	bl	76f0 <flash_page_count_get>
}
    7702:	fb00 f004 	mul.w	r0, r0, r4
    7706:	bd10      	pop	{r4, pc}

00007708 <is_page_aligned_check>:
{
    7708:	b510      	push	{r4, lr}
    770a:	4604      	mov	r4, r0
    return !(addr % flash_page_size_get());
    770c:	f7ff ffed 	bl	76ea <flash_page_size_get>
    7710:	fbb4 f3f0 	udiv	r3, r4, r0
    7714:	fb00 4013 	mls	r0, r0, r3, r4
}
    7718:	fab0 f080 	clz	r0, r0
    771c:	0940      	lsrs	r0, r0, #5
    771e:	bd10      	pop	{r4, pc}

00007720 <partial_word_create>:
{
    7720:	b430      	push	{r4, r5}
    7722:	b082      	sub	sp, #8
    byte_shift = addr % NVMC_BYTES_IN_WORD;
    7724:	f000 0003 	and.w	r0, r0, #3
    value32 = 0xFFFFFFFF;
    7728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    772c:	9301      	str	r3, [sp, #4]
    for (uint32_t i = 0; i < bytes_count; i++)
    772e:	2300      	movs	r3, #0
    7730:	4293      	cmp	r3, r2
    7732:	d205      	bcs.n	7740 <partial_word_create+0x20>
        ((uint8_t *)&value32)[byte_shift] = bytes[i];
    7734:	5ccd      	ldrb	r5, [r1, r3]
    7736:	ac01      	add	r4, sp, #4
    7738:	5425      	strb	r5, [r4, r0]
        byte_shift++;
    773a:	3001      	adds	r0, #1
    for (uint32_t i = 0; i < bytes_count; i++)
    773c:	3301      	adds	r3, #1
    773e:	e7f7      	b.n	7730 <partial_word_create+0x10>
}
    7740:	9801      	ldr	r0, [sp, #4]
    7742:	b002      	add	sp, #8
    7744:	bc30      	pop	{r4, r5}
    7746:	4770      	bx	lr

00007748 <nvmc_words_write>:
{
    7748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    774a:	4607      	mov	r7, r0
    774c:	460e      	mov	r6, r1
    774e:	4615      	mov	r5, r2
    for (uint32_t i = 0; i < num_words; i++)
    7750:	2400      	movs	r4, #0
    7752:	42ac      	cmp	r4, r5
    7754:	d207      	bcs.n	7766 <nvmc_words_write+0x1e>
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    7756:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    775a:	eb07 0084 	add.w	r0, r7, r4, lsl #2
    775e:	f7fc fb55 	bl	3e0c <nvmc_word_write>
    for (uint32_t i = 0; i < num_words; i++)
    7762:	3401      	adds	r4, #1
    7764:	e7f5      	b.n	7752 <nvmc_words_write+0xa>
}
    7766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007768 <nrfx_nvmc_word_write>:

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, &value, 1));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
    7768:	b538      	push	{r3, r4, r5, lr}
    776a:	4604      	mov	r4, r0
    776c:	460d      	mov	r5, r1
    NRFX_ASSERT(addr < flash_total_size_get());
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));

    nvmc_write_mode_set();
    776e:	f7fc fb3d 	bl	3dec <nvmc_write_mode_set>

    nvmc_word_write(addr, value);
    7772:	4629      	mov	r1, r5
    7774:	4620      	mov	r0, r4
    7776:	f7fc fb49 	bl	3e0c <nvmc_word_write>

    nvmc_readonly_mode_set();
    777a:	f7fc fb2f 	bl	3ddc <nvmc_readonly_mode_set>
}
    777e:	bd38      	pop	{r3, r4, r5, pc}

00007780 <nrfx_nvmc_bytes_write>:

void nrfx_nvmc_bytes_write(uint32_t addr, void const * src, uint32_t num_bytes)
{
    7780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7784:	4604      	mov	r4, r0
    7786:	460e      	mov	r6, r1
    7788:	4615      	mov	r5, r2
    NRFX_ASSERT(addr < flash_total_size_get());

    nvmc_write_mode_set();
    778a:	f7fc fb2f 	bl	3dec <nvmc_write_mode_set>

    uint8_t const * bytes_src = (uint8_t const *)src;

    uint32_t unaligned_bytes = addr % NVMC_BYTES_IN_WORD;
    if (unaligned_bytes != 0)
    778e:	f014 0003 	ands.w	r0, r4, #3
    7792:	d012      	beq.n	77ba <nrfx_nvmc_bytes_write+0x3a>
    {
        uint32_t leading_bytes = NVMC_BYTES_IN_WORD - unaligned_bytes;
    7794:	f1c0 0704 	rsb	r7, r0, #4
        if (leading_bytes > num_bytes)
    7798:	42bd      	cmp	r5, r7
    779a:	d200      	bcs.n	779e <nrfx_nvmc_bytes_write+0x1e>
        {
            leading_bytes = num_bytes;
    779c:	462f      	mov	r7, r5
        }

        nvmc_word_write(addr - unaligned_bytes,
    779e:	eba4 0800 	sub.w	r8, r4, r0
    77a2:	463a      	mov	r2, r7
    77a4:	4631      	mov	r1, r6
    77a6:	4620      	mov	r0, r4
    77a8:	f7ff ffba 	bl	7720 <partial_word_create>
    77ac:	4601      	mov	r1, r0
    77ae:	4640      	mov	r0, r8
    77b0:	f7fc fb2c 	bl	3e0c <nvmc_word_write>
                        partial_word_create(addr, bytes_src, leading_bytes));
        num_bytes -= leading_bytes;
    77b4:	1bed      	subs	r5, r5, r7
        addr      += leading_bytes;
    77b6:	443c      	add	r4, r7
        bytes_src += leading_bytes;
    77b8:	443e      	add	r6, r7
    else
#endif
    {
        uint32_t word_count = num_bytes / NVMC_BYTES_IN_WORD;

        nvmc_words_write(addr, (uint32_t const *)bytes_src, word_count);
    77ba:	08aa      	lsrs	r2, r5, #2
    77bc:	4631      	mov	r1, r6
    77be:	4620      	mov	r0, r4
    77c0:	f7ff ffc2 	bl	7748 <nvmc_words_write>

        addr += word_count * NVMC_BYTES_IN_WORD;
    77c4:	f025 0103 	bic.w	r1, r5, #3
    77c8:	440c      	add	r4, r1
        bytes_src += word_count * NVMC_BYTES_IN_WORD;
    77ca:	4431      	add	r1, r6
    }

    uint32_t trailing_bytes = num_bytes % NVMC_BYTES_IN_WORD;
    if (trailing_bytes != 0)
    77cc:	f015 0203 	ands.w	r2, r5, #3
    77d0:	d103      	bne.n	77da <nrfx_nvmc_bytes_write+0x5a>
    {
        nvmc_word_write(addr, partial_word_create(addr, bytes_src, trailing_bytes));
    }

    nvmc_readonly_mode_set();
    77d2:	f7fc fb03 	bl	3ddc <nvmc_readonly_mode_set>
}
    77d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nvmc_word_write(addr, partial_word_create(addr, bytes_src, trailing_bytes));
    77da:	4620      	mov	r0, r4
    77dc:	f7ff ffa0 	bl	7720 <partial_word_create>
    77e0:	4601      	mov	r1, r0
    77e2:	4620      	mov	r0, r4
    77e4:	f7fc fb12 	bl	3e0c <nvmc_word_write>
    77e8:	e7f3      	b.n	77d2 <nrfx_nvmc_bytes_write+0x52>

000077ea <nrfx_nvmc_flash_size_get>:

    nvmc_readonly_mode_set();
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    77ea:	b508      	push	{r3, lr}
    return flash_total_size_get();
    77ec:	f7ff ff83 	bl	76f6 <flash_total_size_get>
}
    77f0:	bd08      	pop	{r3, pc}

000077f2 <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    77f2:	b508      	push	{r3, lr}
    return flash_page_size_get();
    77f4:	f7ff ff79 	bl	76ea <flash_page_size_get>
}
    77f8:	bd08      	pop	{r3, pc}

000077fa <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    77fa:	b508      	push	{r3, lr}
    return flash_page_count_get();
    77fc:	f7ff ff78 	bl	76f0 <flash_page_count_get>
}
    7800:	bd08      	pop	{r3, pc}

00007802 <arch_system_halt>:
	__asm__ volatile(
    7802:	f04f 0220 	mov.w	r2, #32
    7806:	f3ef 8311 	mrs	r3, BASEPRI
    780a:	f382 8811 	msr	BASEPRI, r2
    780e:	f3bf 8f6f 	isb	sy
	 */

	(void)arch_irq_lock();
	for (;;) {
		/* Spin endlessly */
	}
    7812:	e7fe      	b.n	7812 <arch_system_halt+0x10>

00007814 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    7814:	b510      	push	{r4, lr}
    7816:	4604      	mov	r4, r0
		arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    7818:	f7fa f848 	bl	18ac <z_impl_log_panic>
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    781c:	4620      	mov	r0, r4
    781e:	f7ff fff0 	bl	7802 <arch_system_halt>

00007822 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    7822:	b570      	push	{r4, r5, r6, lr}
    7824:	4605      	mov	r5, r0
    7826:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    7828:	f7fc fc84 	bl	4134 <z_impl_k_current_get>
    782c:	4604      	mov	r4, r0
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    782e:	4631      	mov	r1, r6
    7830:	4628      	mov	r0, r5
    7832:	f7ff ffef 	bl	7814 <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    7836:	4620      	mov	r0, r4
    7838:	f7fa fd98 	bl	236c <z_impl_k_thread_abort>
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    783c:	bd70      	pop	{r4, r5, r6, pc}

0000783e <create_free_list>:
	slab->free_list = NULL;
    783e:	2200      	movs	r2, #0
    7840:	6142      	str	r2, [r0, #20]
	p = slab->buffer;
    7842:	6903      	ldr	r3, [r0, #16]
	for (j = 0U; j < slab->num_blocks; j++) {
    7844:	6881      	ldr	r1, [r0, #8]
    7846:	4291      	cmp	r1, r2
    7848:	d906      	bls.n	7858 <create_free_list+0x1a>
		*(char **)p = slab->free_list;
    784a:	6941      	ldr	r1, [r0, #20]
    784c:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    784e:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    7850:	68c1      	ldr	r1, [r0, #12]
    7852:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    7854:	3201      	adds	r2, #1
    7856:	e7f5      	b.n	7844 <create_free_list+0x6>
}
    7858:	4770      	bx	lr

0000785a <pended_on>:
}
    785a:	6880      	ldr	r0, [r0, #8]
    785c:	4770      	bx	lr

0000785e <z_is_t1_higher_prio_than_t2>:
	if (t1->base.prio < t2->base.prio) {
    785e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    7862:	f991 300e 	ldrsb.w	r3, [r1, #14]
    7866:	429a      	cmp	r2, r3
    7868:	db01      	blt.n	786e <z_is_t1_higher_prio_than_t2+0x10>
	return false;
    786a:	2000      	movs	r0, #0
    786c:	4770      	bx	lr
		return true;
    786e:	2001      	movs	r0, #1
}
    7870:	4770      	bx	lr

00007872 <z_unpend_thread_no_timeout>:
{
    7872:	b538      	push	{r3, r4, r5, lr}
    7874:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    7876:	2300      	movs	r3, #0
    7878:	f04f 0220 	mov.w	r2, #32
    787c:	f3ef 8511 	mrs	r5, BASEPRI
    7880:	f382 8811 	msr	BASEPRI, r2
    7884:	f3bf 8f6f 	isb	sy
    7888:	b97b      	cbnz	r3, 78aa <z_unpend_thread_no_timeout+0x38>
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    788a:	4620      	mov	r0, r4
    788c:	f7ff ffe5 	bl	785a <pended_on>
    7890:	4621      	mov	r1, r4
    7892:	f7fc fba5 	bl	3fe0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    7896:	7b63      	ldrb	r3, [r4, #13]
    7898:	f023 0302 	bic.w	r3, r3, #2
    789c:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    789e:	f385 8811 	msr	BASEPRI, r5
    78a2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    78a6:	2301      	movs	r3, #1
    78a8:	e7ee      	b.n	7888 <z_unpend_thread_no_timeout+0x16>
	thread->base.pended_on = NULL;
    78aa:	2300      	movs	r3, #0
    78ac:	60a3      	str	r3, [r4, #8]
}
    78ae:	bd38      	pop	{r3, r4, r5, pc}

000078b0 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    78b0:	4608      	mov	r0, r1
    78b2:	b959      	cbnz	r1, 78cc <z_reschedule+0x1c>
{
    78b4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    78b6:	f3ef 8305 	mrs	r3, IPSR
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    78ba:	b913      	cbnz	r3, 78c2 <z_reschedule+0x12>
    78bc:	f7fa fb8a 	bl	1fd4 <arch_swap>
#ifndef CONFIG_ARM
	sys_trace_thread_switched_in();
#endif

	return ret;
    78c0:	e003      	b.n	78ca <z_reschedule+0x1a>
    78c2:	f381 8811 	msr	BASEPRI, r1
    78c6:	f3bf 8f6f 	isb	sy
}
    78ca:	bd08      	pop	{r3, pc}
    78cc:	f381 8811 	msr	BASEPRI, r1
    78d0:	f3bf 8f6f 	isb	sy
    78d4:	4770      	bx	lr

000078d6 <z_reschedule_irqlock>:
{
    78d6:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    78d8:	4603      	mov	r3, r0
    78da:	b928      	cbnz	r0, 78e8 <z_reschedule_irqlock+0x12>
    78dc:	f3ef 8205 	mrs	r2, IPSR
    78e0:	b912      	cbnz	r2, 78e8 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    78e2:	f7fa fb77 	bl	1fd4 <arch_swap>
	return ret;
    78e6:	e003      	b.n	78f0 <z_reschedule_irqlock+0x1a>
    78e8:	f383 8811 	msr	BASEPRI, r3
    78ec:	f3bf 8f6f 	isb	sy
}
    78f0:	bd08      	pop	{r3, pc}

000078f2 <z_priq_dumb_best>:
	return list->head == list;
    78f2:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    78f4:	4298      	cmp	r0, r3
    78f6:	d001      	beq.n	78fc <z_priq_dumb_best+0xa>
}
    78f8:	4618      	mov	r0, r3
    78fa:	4770      	bx	lr
	struct k_thread *t = NULL;
    78fc:	2300      	movs	r3, #0
	return t;
    78fe:	e7fb      	b.n	78f8 <z_priq_dumb_best+0x6>

00007900 <z_unpend_first_thread>:
{
    7900:	b570      	push	{r4, r5, r6, lr}
    7902:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    7904:	2300      	movs	r3, #0
	__asm__ volatile(
    7906:	f04f 0220 	mov.w	r2, #32
    790a:	f3ef 8511 	mrs	r5, BASEPRI
    790e:	f382 8811 	msr	BASEPRI, r2
    7912:	f3bf 8f6f 	isb	sy
	struct k_thread *ret = NULL;
    7916:	461c      	mov	r4, r3
	LOCKED(&sched_spinlock) {
    7918:	b94b      	cbnz	r3, 792e <z_unpend_first_thread+0x2e>
		ret = _priq_wait_best(&wait_q->waitq);
    791a:	4630      	mov	r0, r6
    791c:	f7ff ffe9 	bl	78f2 <z_priq_dumb_best>
    7920:	4604      	mov	r4, r0
	__asm__ volatile(
    7922:	f385 8811 	msr	BASEPRI, r5
    7926:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    792a:	2301      	movs	r3, #1
    792c:	e7f4      	b.n	7918 <z_unpend_first_thread+0x18>

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    792e:	b1dc      	cbz	r4, 7968 <z_unpend_first_thread+0x68>
	LOCKED(&sched_spinlock) {
    7930:	2300      	movs	r3, #0
	__asm__ volatile(
    7932:	f04f 0220 	mov.w	r2, #32
    7936:	f3ef 8511 	mrs	r5, BASEPRI
    793a:	f382 8811 	msr	BASEPRI, r2
    793e:	f3bf 8f6f 	isb	sy
    7942:	b97b      	cbnz	r3, 7964 <z_unpend_first_thread+0x64>
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    7944:	4620      	mov	r0, r4
    7946:	f7ff ff88 	bl	785a <pended_on>
    794a:	4621      	mov	r1, r4
    794c:	f7fc fb48 	bl	3fe0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    7950:	7b63      	ldrb	r3, [r4, #13]
    7952:	f023 0302 	bic.w	r3, r3, #2
    7956:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    7958:	f385 8811 	msr	BASEPRI, r5
    795c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    7960:	2301      	movs	r3, #1
    7962:	e7ee      	b.n	7942 <z_unpend_first_thread+0x42>
	thread->base.pended_on = NULL;
    7964:	2300      	movs	r3, #0
    7966:	60a3      	str	r3, [r4, #8]
	if (t != NULL) {
    7968:	b11c      	cbz	r4, 7972 <z_unpend_first_thread+0x72>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    796a:	f104 0018 	add.w	r0, r4, #24
    796e:	f000 f86d 	bl	7a4c <z_abort_timeout>
}
    7972:	4620      	mov	r0, r4
    7974:	bd70      	pop	{r4, r5, r6, pc}

00007976 <do_sem_give>:
{
    7976:	b538      	push	{r3, r4, r5, lr}
    7978:	4605      	mov	r5, r0
	struct k_thread *thread = z_unpend_first_thread(&sem->wait_q);
    797a:	f7ff ffc1 	bl	7900 <z_unpend_first_thread>
	if (thread != NULL) {
    797e:	b198      	cbz	r0, 79a8 <do_sem_give+0x32>
    7980:	4604      	mov	r4, r0
	u8_t state = thread->base.thread_state;
    7982:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    7984:	f013 0f1f 	tst.w	r3, #31
    7988:	d105      	bne.n	7996 <do_sem_give+0x20>
	return node->next != NULL;
    798a:	6983      	ldr	r3, [r0, #24]
    798c:	b10b      	cbz	r3, 7992 <do_sem_give+0x1c>
    798e:	2300      	movs	r3, #0
    7990:	e002      	b.n	7998 <do_sem_give+0x22>
    7992:	2301      	movs	r3, #1
    7994:	e000      	b.n	7998 <do_sem_give+0x22>
    7996:	2300      	movs	r3, #0
	if (z_is_thread_ready(thread)) {
    7998:	b913      	cbnz	r3, 79a0 <do_sem_give+0x2a>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    799a:	2300      	movs	r3, #0
    799c:	66a3      	str	r3, [r4, #104]	; 0x68
}
    799e:	bd38      	pop	{r3, r4, r5, pc}
		z_add_thread_to_ready_q(thread);
    79a0:	4620      	mov	r0, r4
    79a2:	f7fc fb57 	bl	4054 <z_add_thread_to_ready_q>
    79a6:	e7f8      	b.n	799a <do_sem_give+0x24>
	sem->count += (sem->count != sem->limit) ? 1U : 0U;
    79a8:	68ab      	ldr	r3, [r5, #8]
    79aa:	68ea      	ldr	r2, [r5, #12]
    79ac:	4293      	cmp	r3, r2
    79ae:	d003      	beq.n	79b8 <do_sem_give+0x42>
    79b0:	2201      	movs	r2, #1
    79b2:	4413      	add	r3, r2
    79b4:	60ab      	str	r3, [r5, #8]
}
    79b6:	e7f2      	b.n	799e <do_sem_give+0x28>
	sem->count += (sem->count != sem->limit) ? 1U : 0U;
    79b8:	2200      	movs	r2, #0
    79ba:	e7fa      	b.n	79b2 <do_sem_give+0x3c>

000079bc <z_thread_single_abort>:
}
#include <syscalls/k_thread_resume_mrsh.c>
#endif

void z_thread_single_abort(struct k_thread *thread)
{
    79bc:	b510      	push	{r4, lr}
    79be:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    79c0:	6d03      	ldr	r3, [r0, #80]	; 0x50
    79c2:	b103      	cbz	r3, 79c6 <z_thread_single_abort+0xa>
		thread->fn_abort();
    79c4:	4798      	blx	r3
	u8_t state = thread->base.thread_state;
    79c6:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    79c8:	f013 0f1f 	tst.w	r3, #31
    79cc:	d105      	bne.n	79da <z_thread_single_abort+0x1e>
    79ce:	69a2      	ldr	r2, [r4, #24]
    79d0:	b10a      	cbz	r2, 79d6 <z_thread_single_abort+0x1a>
    79d2:	2200      	movs	r2, #0
    79d4:	e002      	b.n	79dc <z_thread_single_abort+0x20>
    79d6:	2201      	movs	r2, #1
    79d8:	e000      	b.n	79dc <z_thread_single_abort+0x20>
    79da:	2200      	movs	r2, #0

	if (IS_ENABLED(CONFIG_SMP)) {
		z_sched_abort(thread);
	}

	if (z_is_thread_ready(thread)) {
    79dc:	b96a      	cbnz	r2, 79fa <z_thread_single_abort+0x3e>
		z_remove_thread_from_ready_q(thread);
	} else {
		if (z_is_thread_pending(thread)) {
    79de:	f013 0f02 	tst.w	r3, #2
    79e2:	d10e      	bne.n	7a02 <z_thread_single_abort+0x46>
    79e4:	69a3      	ldr	r3, [r4, #24]
			z_unpend_thread_no_timeout(thread);
		}
		if (z_is_thread_timeout_active(thread)) {
    79e6:	b11b      	cbz	r3, 79f0 <z_thread_single_abort+0x34>
    79e8:	f104 0018 	add.w	r0, r4, #24
    79ec:	f000 f82e 	bl	7a4c <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
		}
	}

	thread->base.thread_state |= _THREAD_DEAD;
    79f0:	7b63      	ldrb	r3, [r4, #13]
    79f2:	f043 0308 	orr.w	r3, r3, #8
    79f6:	7363      	strb	r3, [r4, #13]
	z_object_uninit(thread);

	/* Revoke permissions on thread's ID so that it may be recycled */
	z_thread_perms_all_clear(thread);
#endif
}
    79f8:	bd10      	pop	{r4, pc}
		z_remove_thread_from_ready_q(thread);
    79fa:	4620      	mov	r0, r4
    79fc:	f7fc fb6e 	bl	40dc <z_remove_thread_from_ready_q>
    7a00:	e7f6      	b.n	79f0 <z_thread_single_abort+0x34>
			z_unpend_thread_no_timeout(thread);
    7a02:	4620      	mov	r0, r4
    7a04:	f7ff ff35 	bl	7872 <z_unpend_thread_no_timeout>
    7a08:	e7ec      	b.n	79e4 <z_thread_single_abort+0x28>

00007a0a <remove_timeout>:
{
    7a0a:	b510      	push	{r4, lr}
    7a0c:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    7a0e:	f7fc fbb3 	bl	4178 <next>
    7a12:	b118      	cbz	r0, 7a1c <remove_timeout+0x12>
		next(t)->dticks += t->dticks;
    7a14:	68a1      	ldr	r1, [r4, #8]
    7a16:	6883      	ldr	r3, [r0, #8]
    7a18:	440b      	add	r3, r1
    7a1a:	6083      	str	r3, [r0, #8]
	node->prev->next = node->next;
    7a1c:	6862      	ldr	r2, [r4, #4]
    7a1e:	6823      	ldr	r3, [r4, #0]
    7a20:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    7a22:	6862      	ldr	r2, [r4, #4]
    7a24:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7a26:	2300      	movs	r3, #0
    7a28:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    7a2a:	6063      	str	r3, [r4, #4]
}
    7a2c:	bd10      	pop	{r4, pc}

00007a2e <next_timeout>:
{
    7a2e:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    7a30:	f7fc fb98 	bl	4164 <first>
    7a34:	4604      	mov	r4, r0
	s32_t ticks_elapsed = elapsed();
    7a36:	f7fc fbab 	bl	4190 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    7a3a:	b124      	cbz	r4, 7a46 <next_timeout+0x18>
    7a3c:	68a3      	ldr	r3, [r4, #8]
    7a3e:	1a18      	subs	r0, r3, r0
    7a40:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
}
    7a44:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    7a46:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	return ret;
    7a4a:	e7fb      	b.n	7a44 <next_timeout+0x16>

00007a4c <z_abort_timeout>:
{
    7a4c:	b570      	push	{r4, r5, r6, lr}
    7a4e:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    7a50:	2300      	movs	r3, #0
	__asm__ volatile(
    7a52:	f04f 0220 	mov.w	r2, #32
    7a56:	f3ef 8611 	mrs	r6, BASEPRI
    7a5a:	f382 8811 	msr	BASEPRI, r2
    7a5e:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    7a62:	f06f 0015 	mvn.w	r0, #21
    7a66:	e008      	b.n	7a7a <z_abort_timeout+0x2e>
			remove_timeout(to);
    7a68:	4620      	mov	r0, r4
    7a6a:	f7ff ffce 	bl	7a0a <remove_timeout>
			ret = 0;
    7a6e:	4628      	mov	r0, r5
	__asm__ volatile(
    7a70:	f386 8811 	msr	BASEPRI, r6
    7a74:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    7a78:	2301      	movs	r3, #1
    7a7a:	461d      	mov	r5, r3
    7a7c:	b91b      	cbnz	r3, 7a86 <z_abort_timeout+0x3a>
	return node->next != NULL;
    7a7e:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    7a80:	2b00      	cmp	r3, #0
    7a82:	d1f1      	bne.n	7a68 <z_abort_timeout+0x1c>
    7a84:	e7f4      	b.n	7a70 <z_abort_timeout+0x24>
}
    7a86:	bd70      	pop	{r4, r5, r6, pc}

00007a88 <k_mem_pool_init>:
{
    7a88:	b508      	push	{r3, lr}
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    7a8a:	f100 0214 	add.w	r2, r0, #20
	list->head = (sys_dnode_t *)list;
    7a8e:	6142      	str	r2, [r0, #20]
	list->tail = (sys_dnode_t *)list;
    7a90:	6182      	str	r2, [r0, #24]
	z_sys_mem_pool_base_init(&p->base);
    7a92:	f7fd f942 	bl	4d1a <z_sys_mem_pool_base_init>
}
    7a96:	bd08      	pop	{r3, pc}

00007a98 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    7a98:	4770      	bx	lr
