{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560933181578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560933181578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 10:33:01 2019 " "Processing started: Wed Jun 19 10:33:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560933181578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560933181578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560933181578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560933182109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavorial " "Found design unit 1: top-Behavorial" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182843 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933182843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slave-Behavorial " "Found design unit 1: SPI_slave-Behavorial" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182859 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933182859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S-Behavorial " "Found design unit 1: I2S-Behavorial" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/I2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/I2S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-Behavorial " "Found design unit 1: Mux4to1-Behavorial" {  } { { "Mux4to1.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/Mux4to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/Mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933182875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_131 " "Found design unit 1: auk_dspip_lib_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933182968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933182968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_131 " "Found design unit 1: auk_dspip_math_pkg_fir_131" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183015 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_131-body " "Found design unit 2: auk_dspip_math_pkg_fir_131-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933183015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_st " "Found entity 1: fir_filter_st" {  } { { "fir_filter_st.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933183030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_ast-struct " "Found design unit 1: fir_filter_ast-struct" {  } { { "fir_filter_ast.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_ast " "Found entity 1: fir_filter_ast" {  } { { "fir_filter_ast.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter-SYN " "Found design unit 1: fir_filter-SYN" {  } { { "fir_filter.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933183046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560933183202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_l_led_out top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used implicit default value for signal \"i2s_l_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_r_led_out top.vhd(38) " "VHDL Signal Declaration warning at top.vhd(38): used implicit default value for signal \"i2s_r_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_reset_n top.vhd(55) " "VHDL Signal Declaration warning at top.vhd(55): used explicit default value for signal \"ecg_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_fir_reset_n top.vhd(56) " "VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal \"ecg_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_tx_load_en top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"rec_tx_load_en\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_reset_n top.vhd(63) " "VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal \"rec_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_reset top.vhd(70) " "VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal \"i2s_reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_l_fir_reset_n top.vhd(71) " "VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal \"i2s_l_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_r_fir_reset_n top.vhd(72) " "VHDL Signal Declaration warning at top.vhd(72): used explicit default value for signal \"i2s_r_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560933183218 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_D4 top.vhd(80) " "VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal \"mux_D4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560933183233 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:ecg_spi_ports " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:ecg_spi_ports\"" {  } { { "top.vhd" "ecg_spi_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(56) " "VHDL Process Statement warning at SPI_slave.vhd(56): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183281 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(69) " "VHDL Process Statement warning at SPI_slave.vhd(69): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183312 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(74) " "VHDL Process Statement warning at SPI_slave.vhd(74): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183312 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(79) " "VHDL Process Statement warning at SPI_slave.vhd(79): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183312 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(84) " "VHDL Process Statement warning at SPI_slave.vhd(84): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183312 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183312 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(95) " "VHDL Process Statement warning at SPI_slave.vhd(95): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(95) " "VHDL Process Statement warning at SPI_slave.vhd(95): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(106) " "VHDL Process Statement warning at SPI_slave.vhd(106): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(106) " "VHDL Process Statement warning at SPI_slave.vhd(106): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(111) " "VHDL Process Statement warning at SPI_slave.vhd(111): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183328 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(111) " "VHDL Process Statement warning at SPI_slave.vhd(111): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(113) " "VHDL Process Statement warning at SPI_slave.vhd(113): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(117) " "VHDL Process Statement warning at SPI_slave.vhd(117): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(117) " "VHDL Process Statement warning at SPI_slave.vhd(117): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(123) " "VHDL Process Statement warning at SPI_slave.vhd(123): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183343 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(127) " "VHDL Process Statement warning at SPI_slave.vhd(127): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183358 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(127) " "VHDL Process Statement warning at SPI_slave.vhd(127): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183374 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(133) " "VHDL Process Statement warning at SPI_slave.vhd(133): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183374 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slave.vhd(136) " "VHDL Process Statement warning at SPI_slave.vhd(136): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183374 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(140) " "VHDL Process Statement warning at SPI_slave.vhd(140): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183390 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slave.vhd(143) " "VHDL Process Statement warning at SPI_slave.vhd(143): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183390 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(144) " "VHDL Process Statement warning at SPI_slave.vhd(144): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183390 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(144) " "VHDL Process Statement warning at SPI_slave.vhd(144): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183390 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(149) " "VHDL Process Statement warning at SPI_slave.vhd(149): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(151) " "VHDL Process Statement warning at SPI_slave.vhd(151): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(158) " "VHDL Process Statement warning at SPI_slave.vhd(158): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(158) " "VHDL Process Statement warning at SPI_slave.vhd(158): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slave.vhd(65) " "VHDL Process Statement warning at SPI_slave.vhd(65): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[0\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[1\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[2\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[3\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[4\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[5\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[6\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[7\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[8\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[9\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[10\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[11\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[12\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[13\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[14\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[15\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[16\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[17\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[18\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[19\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[20\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[21\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[22\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[23\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560933183437 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:i2s_ports " "Elaborating entity \"I2S\" for hierarchy \"I2S:i2s_ports\"" {  } { { "top.vhd" "i2s_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid I2S.vhd(26) " "Verilog HDL or VHDL warning at I2S.vhd(26): object \"valid\" assigned a value but never read" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/I2S.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560933183437 "|top|I2S:i2s_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lrclk I2S.vhd(106) " "VHDL Process Statement warning at I2S.vhd(106): signal \"lrclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/I2S.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|I2S:i2s_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lrclk I2S.vhd(111) " "VHDL Process Statement warning at I2S.vhd(111): signal \"lrclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/I2S.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560933183437 "|top|I2S:i2s_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:mux_ports " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:mux_ports\"" {  } { { "top.vhd" "mux_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter fir_filter:fir_ecg_ports " "Elaborating entity \"fir_filter\" for hierarchy \"fir_filter:fir_ecg_ports\"" {  } { { "top.vhd" "fir_ecg_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_ast fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst " "Elaborating entity \"fir_filter_ast\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\"" {  } { { "fir_filter.vhd" "fir_filter_ast_inst" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183703 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_131" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933183703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933183703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_131 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_131\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\"" {  } { { "fir_filter_ast.vhd" "sink" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933183921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_teh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_teh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_teh1 " "Found entity 1: scfifo_teh1" {  } { { "db/scfifo_teh1.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/scfifo_teh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_teh1 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated " "Elaborating entity \"scfifo_teh1\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp81 " "Found entity 1: a_dpfifo_mp81" {  } { { "db/a_dpfifo_mp81.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp81 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo " "Elaborating entity \"a_dpfifo_mp81\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\"" {  } { { "db/scfifo_teh1.tdf" "dpfifo" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/scfifo_teh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrf1 " "Found entity 1: altsyncram_lrf1" {  } { { "db/altsyncram_lrf1.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/altsyncram_lrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrf1 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|altsyncram_lrf1:FIFOram " "Elaborating entity \"altsyncram_lrf1\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|altsyncram_lrf1:FIFOram\"" {  } { { "db/a_dpfifo_mp81.tdf" "FIFOram" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7r8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7r8 " "Found entity 1: cmpr_7r8" {  } { { "db/cmpr_7r8.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/cmpr_7r8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cmpr_7r8:almost_full_comparer " "Elaborating entity \"cmpr_7r8\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cmpr_7r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp81.tdf" "almost_full_comparer" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cmpr_7r8:two_comparison " "Elaborating entity \"cmpr_7r8\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cmpr_7r8:two_comparison\"" {  } { { "db/a_dpfifo_mp81.tdf" "two_comparison" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmb " "Found entity 1: cntr_kmb" {  } { { "db/cntr_kmb.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/cntr_kmb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmb fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_kmb:rd_ptr_msb " "Elaborating entity \"cntr_kmb\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_kmb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_mp81.tdf" "rd_ptr_msb" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1n7 " "Found entity 1: cntr_1n7" {  } { { "db/cntr_1n7.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/cntr_1n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1n7 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_1n7:usedw_counter " "Elaborating entity \"cntr_1n7\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_1n7:usedw_counter\"" {  } { { "db/a_dpfifo_mp81.tdf" "usedw_counter" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmb " "Found entity 1: cntr_lmb" {  } { { "db/cntr_lmb.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/cntr_lmb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmb fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_lmb:wr_ptr " "Elaborating entity \"cntr_lmb\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_teh1:auto_generated\|a_dpfifo_mp81:dpfifo\|cntr_lmb:wr_ptr\"" {  } { { "db/a_dpfifo_mp81.tdf" "wr_ptr" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/db/a_dpfifo_mp81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184952 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_131" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933184952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933184952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_131 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_131\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source\"" {  } { { "fir_filter_ast.vhd" "source" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933184968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_131-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185015 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_131" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933185015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_131 fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_131\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\"" {  } { { "fir_filter_ast.vhd" "intf_ctrl" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_st fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore " "Elaborating entity \"fir_filter_st\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\"" {  } { { "fir_filter_ast.vhd" "fircore" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933185124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "fir_filter_st.v" "Utdldalc0n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933185281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "fir_filter_st.v" "U_0_sym_add" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933185359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "fir_filter_st.v" "Ur0_n_0_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur0_n_24_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur0_n_24_pp\"" {  } { { "fir_filter_st.v" "Ur0_n_24_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "fir_filter_st.v" "Ur1_n_0_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur1_n_24_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur1_n_24_pp\"" {  } { { "fir_filter_st.v" "Ur1_n_24_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "fir_filter_st.v" "Ur2_n_0_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur2_n_24_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|rom_lut_r_cen:Ur2_n_24_pp\"" {  } { { "fir_filter_st.v" "Ur2_n_24_pp" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933185797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933185797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_0_lut_l_4_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933185952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_cen_l_0_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933186155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "fir_filter_st.v" "Uadd_cen_l_1_n_0_n" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933186155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933186187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933186187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mac_tl:Umtl\"" {  } { { "fir_filter_st.v" "Umtl" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933186187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560933186265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560933186265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"fir_filter:fir_ecg_ports\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|par_ctrl:Uctrl\"" {  } { { "fir_filter_st.v" "Uctrl" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/fir_filter_st.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560933186281 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1560933193921 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1560933193921 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1560933194141 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1560933194141 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1560933194141 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1560933194141 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1560933194141 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1560933194141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1560933194171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560933194312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560933194312 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|trdy SPI_slave:rec_spi_ports\|trdy~_emulated SPI_slave:rec_spi_ports\|trdy~1 " "Register \"SPI_slave:rec_spi_ports\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|trdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560933194312 "|top|SPI_slave:rec_spi_ports|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|rrdy SPI_slave:rec_spi_ports\|rrdy~_emulated SPI_slave:rec_spi_ports\|rrdy~1 " "Register \"SPI_slave:rec_spi_ports\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|rrdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560933194312 "|top|SPI_slave:rec_spi_ports|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|roe SPI_slave:rec_spi_ports\|roe~_emulated SPI_slave:rec_spi_ports\|roe~1 " "Register \"SPI_slave:rec_spi_ports\|roe\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|roe~_emulated\" and latch \"SPI_slave:rec_spi_ports\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560933194312 "|top|SPI_slave:rec_spi_ports|roe"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1560933194312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_trdy GND " "Pin \"ecg_trdy\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_trdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_rrdy GND " "Pin \"ecg_rrdy\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_rrdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_roe GND " "Pin \"ecg_roe\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_roe"} { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_fir_ast_source_valid GND " "Pin \"ecg_fir_ast_source_valid\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_fir_ast_source_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_fir_ast_source_error\[0\] GND " "Pin \"ecg_fir_ast_source_error\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_fir_ast_source_error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_fir_ast_source_error\[1\] GND " "Pin \"ecg_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|ecg_fir_ast_source_error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[0\] GND " "Pin \"i2s_l_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[1\] GND " "Pin \"i2s_l_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[2\] GND " "Pin \"i2s_l_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[3\] GND " "Pin \"i2s_l_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[4\] GND " "Pin \"i2s_l_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[5\] GND " "Pin \"i2s_l_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[6\] GND " "Pin \"i2s_l_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[7\] GND " "Pin \"i2s_l_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[8\] GND " "Pin \"i2s_l_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[9\] GND " "Pin \"i2s_l_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[10\] GND " "Pin \"i2s_l_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[11\] GND " "Pin \"i2s_l_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[12\] GND " "Pin \"i2s_l_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[13\] GND " "Pin \"i2s_l_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[14\] GND " "Pin \"i2s_l_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[15\] GND " "Pin \"i2s_l_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[16\] GND " "Pin \"i2s_l_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[17\] GND " "Pin \"i2s_l_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[18\] GND " "Pin \"i2s_l_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[19\] GND " "Pin \"i2s_l_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[20\] GND " "Pin \"i2s_l_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[21\] GND " "Pin \"i2s_l_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[22\] GND " "Pin \"i2s_l_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[23\] GND " "Pin \"i2s_l_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[24\] GND " "Pin \"i2s_l_led_out\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[25\] GND " "Pin \"i2s_l_led_out\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[26\] GND " "Pin \"i2s_l_led_out\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[27\] GND " "Pin \"i2s_l_led_out\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[28\] GND " "Pin \"i2s_l_led_out\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[29\] GND " "Pin \"i2s_l_led_out\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[30\] GND " "Pin \"i2s_l_led_out\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[31\] GND " "Pin \"i2s_l_led_out\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_led_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[0\] GND " "Pin \"i2s_r_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[1\] GND " "Pin \"i2s_r_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[2\] GND " "Pin \"i2s_r_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[3\] GND " "Pin \"i2s_r_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[4\] GND " "Pin \"i2s_r_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[5\] GND " "Pin \"i2s_r_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[6\] GND " "Pin \"i2s_r_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[7\] GND " "Pin \"i2s_r_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[8\] GND " "Pin \"i2s_r_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[9\] GND " "Pin \"i2s_r_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[10\] GND " "Pin \"i2s_r_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[11\] GND " "Pin \"i2s_r_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[12\] GND " "Pin \"i2s_r_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[13\] GND " "Pin \"i2s_r_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[14\] GND " "Pin \"i2s_r_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[15\] GND " "Pin \"i2s_r_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[16\] GND " "Pin \"i2s_r_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[17\] GND " "Pin \"i2s_r_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[18\] GND " "Pin \"i2s_r_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[19\] GND " "Pin \"i2s_r_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[20\] GND " "Pin \"i2s_r_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[21\] GND " "Pin \"i2s_r_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[22\] GND " "Pin \"i2s_r_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[23\] GND " "Pin \"i2s_r_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[24\] GND " "Pin \"i2s_r_led_out\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[25\] GND " "Pin \"i2s_r_led_out\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[26\] GND " "Pin \"i2s_r_led_out\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[27\] GND " "Pin \"i2s_r_led_out\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[28\] GND " "Pin \"i2s_r_led_out\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[29\] GND " "Pin \"i2s_r_led_out\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[30\] GND " "Pin \"i2s_r_led_out\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[31\] GND " "Pin \"i2s_r_led_out\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_led_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_fir_ast_source_valid GND " "Pin \"i2s_l_fir_ast_source_valid\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_fir_ast_source_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_fir_ast_source_error\[0\] GND " "Pin \"i2s_l_fir_ast_source_error\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_fir_ast_source_error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_fir_ast_source_error\[1\] GND " "Pin \"i2s_l_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_l_fir_ast_source_error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_fir_ast_source_valid GND " "Pin \"i2s_r_fir_ast_source_valid\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_fir_ast_source_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_fir_ast_source_error\[0\] GND " "Pin \"i2s_r_fir_ast_source_error\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_fir_ast_source_error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_fir_ast_source_error\[1\] GND " "Pin \"i2s_r_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933194390 "|top|i2s_r_fir_ast_source_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560933194390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933194983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10892 " "10892 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560933195405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933195952 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560933196297 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560933196297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560933196390 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560933196390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933196642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560933198749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933198749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_sclk " "No output dependent on input pin \"ecg_sclk\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_sclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_mosi " "No output dependent on input pin \"ecg_mosi\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_mosi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_rx_req " "No output dependent on input pin \"ecg_rx_req\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_rx_req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_en " "No output dependent on input pin \"ecg_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_trdy " "No output dependent on input pin \"ecg_st_load_trdy\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_st_load_trdy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_rrdy " "No output dependent on input pin \"ecg_st_load_rrdy\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_st_load_rrdy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_roe " "No output dependent on input pin \"ecg_st_load_roe\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_st_load_roe"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_en " "No output dependent on input pin \"ecg_tx_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[0\] " "No output dependent on input pin \"ecg_tx_load_data\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[1\] " "No output dependent on input pin \"ecg_tx_load_data\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[2\] " "No output dependent on input pin \"ecg_tx_load_data\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[3\] " "No output dependent on input pin \"ecg_tx_load_data\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[4\] " "No output dependent on input pin \"ecg_tx_load_data\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[5\] " "No output dependent on input pin \"ecg_tx_load_data\[5\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[6\] " "No output dependent on input pin \"ecg_tx_load_data\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[7\] " "No output dependent on input pin \"ecg_tx_load_data\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[8\] " "No output dependent on input pin \"ecg_tx_load_data\[8\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[9\] " "No output dependent on input pin \"ecg_tx_load_data\[9\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[10\] " "No output dependent on input pin \"ecg_tx_load_data\[10\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[11\] " "No output dependent on input pin \"ecg_tx_load_data\[11\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[12\] " "No output dependent on input pin \"ecg_tx_load_data\[12\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[13\] " "No output dependent on input pin \"ecg_tx_load_data\[13\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[14\] " "No output dependent on input pin \"ecg_tx_load_data\[14\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[15\] " "No output dependent on input pin \"ecg_tx_load_data\[15\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[16\] " "No output dependent on input pin \"ecg_tx_load_data\[16\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[17\] " "No output dependent on input pin \"ecg_tx_load_data\[17\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[18\] " "No output dependent on input pin \"ecg_tx_load_data\[18\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[19\] " "No output dependent on input pin \"ecg_tx_load_data\[19\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[20\] " "No output dependent on input pin \"ecg_tx_load_data\[20\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[21\] " "No output dependent on input pin \"ecg_tx_load_data\[21\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[22\] " "No output dependent on input pin \"ecg_tx_load_data\[22\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_tx_load_data\[23\] " "No output dependent on input pin \"ecg_tx_load_data\[23\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_tx_load_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_fir_ast_sink_error\[1\] " "No output dependent on input pin \"ecg_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_fir_ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rec_st_load_en " "No output dependent on input pin \"rec_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|rec_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_clk " "No output dependent on input pin \"i2s_clk\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_bclk " "No output dependent on input pin \"i2s_bclk\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_bclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_lrclk " "No output dependent on input pin \"i2s_lrclk\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_lrclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_adc_data " "No output dependent on input pin \"i2s_adc_data\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_adc_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_l_fir_ast_sink_error\[1\] " "No output dependent on input pin \"i2s_l_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_l_fir_ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_r_fir_ast_sink_error\[1\] " "No output dependent on input pin \"i2s_r_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_r_fir_ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_clk " "No output dependent on input pin \"fir_clk\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|fir_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_fir_ast_sink_error\[0\] " "No output dependent on input pin \"ecg_fir_ast_sink_error\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|ecg_fir_ast_sink_error[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_l_fir_ast_sink_error\[0\] " "No output dependent on input pin \"i2s_l_fir_ast_sink_error\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_l_fir_ast_sink_error[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_r_fir_ast_sink_error\[0\] " "No output dependent on input pin \"i2s_r_fir_ast_sink_error\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_ny/top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560933199265 "|top|i2s_r_fir_ast_sink_error[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560933199265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560933199296 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560933199296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560933199296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560933199296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 191 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560933199421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 10:33:19 2019 " "Processing ended: Wed Jun 19 10:33:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560933199421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560933199421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560933199421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560933199421 ""}
