

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 12:30:32 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.885 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.147 us|  0.147 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151  |myproject_axi_Pipeline_VITIS_LOOP_22_1  |       14|       14|  98.000 ns|  98.000 ns|   14|   14|       no|
        |out_local_V_myproject_fu_173                       |myproject                               |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     578|   3657|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     67|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     727|   4879|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |out_local_V_myproject_fu_173                       |myproject                               |        0|   0|    0|  1056|    0|
    |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151  |myproject_axi_Pipeline_VITIS_LOOP_22_1  |        0|   0|  578|  2601|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|   0|  578|  3657|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1011_fu_412_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1017_fu_478_p2      |         +|   0|  0|   19|           8|           8|
    |lsb_index_fu_274_p2       |         +|   0|  0|   39|          32|           6|
    |m_2_fu_437_p2             |         +|   0|  0|   71|          64|          64|
    |sub_i_i_fu_235_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln1000_fu_300_p2      |         -|   0|  0|   13|           4|           6|
    |sub_ln1012_fu_397_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1017_fu_473_p2      |         -|   0|  0|   19|           5|           8|
    |sub_ln997_fu_268_p2       |         -|   0|  0|   39|           6|          32|
    |and_ln1002_1_fu_368_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1002_fu_328_p2      |       and|   0|  0|   32|          32|          32|
    |icmp_ln1002_fu_334_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1011_fu_362_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln999_fu_290_p2      |      icmp|   0|  0|   19|          31|           1|
    |tobool_i_i_fu_240_p2      |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln1000_fu_310_p2     |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln1011_fu_421_p2     |      lshr|   0|  0|  179|          64|          64|
    |ap_block_state8           |        or|   0|  0|    2|           1|           1|
    |or_ln1002_1_fu_322_p2     |        or|   0|  0|   32|          32|          32|
    |m_fu_427_p3               |    select|   0|  0|   56|           1|          64|
    |out_r_TDATA_int_regslice  |    select|   0|  0|   32|           1|           1|
    |select_ln1011_fu_382_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln996_fu_465_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln999_fu_374_p3    |    select|   0|  0|    2|           1|           1|
    |tmp_V_fu_245_p3           |    select|   0|  0|   32|           1|          32|
    |shl_ln1002_fu_316_p2      |       shl|   0|  0|  100|           1|          32|
    |shl_ln1012_fu_406_p2      |       shl|   0|  0|  179|          64|          64|
    |xor_ln1002_fu_348_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1155|         488|         564|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  49|          9|    1|          9|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_blk_n         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  67|         13|    3|         13|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   8|   0|    8|          0|
    |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1011_reg_609                                             |   1|   0|    1|          0|
    |out_local_V_reg_575                                             |  32|   0|   32|          0|
    |s_reg_582                                                       |   1|   0|    1|          0|
    |select_ln1011_reg_614                                           |   1|   0|    1|          0|
    |sub_i_i_reg_588                                                 |  32|   0|   32|          0|
    |sub_ln997_reg_603                                               |  32|   0|   32|          0|
    |tmp_V_reg_598                                                   |  32|   0|   32|          0|
    |tobool_i_i_reg_593                                              |   1|   0|    1|          0|
    |trunc_ln996_reg_619                                             |   8|   0|    8|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 149|   0|  149|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-------------------+-----+-----+--------------+----------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_clk             |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|in_r_TDATA         |   in|   32|          axis|   in_r_V_data_V|       pointer|
|in_r_TVALID        |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TREADY        |  out|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TLAST         |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TKEEP         |   in|    4|          axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB         |   in|    4|          axis|   in_r_V_strb_V|       pointer|
|out_r_TDATA        |  out|   32|          axis|  out_r_V_data_V|       pointer|
|out_r_TVALID       |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TREADY       |   in|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TLAST        |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TKEEP        |  out|    4|          axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB        |  out|    4|          axis|  out_r_V_strb_V|       pointer|
+-------------------+-----+-----+--------------+----------------+--------------+

