

================================================================
== Vitis HLS Report for 'tensor_slice_wrapper'
================================================================
* Date:           Fri Jan 30 10:00:12 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        proj_tensor_slice_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|        0|        0|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|        0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_ce              |   in|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  tensor_slice_wrapper|  return value|
|a_data             |   in|   64|     ap_none|                a_data|        scalar|
|b_data             |   in|   64|     ap_none|                b_data|        scalar|
|c_data_out         |  out|  128|      ap_vld|            c_data_out|       pointer|
|c_data_out_ap_vld  |  out|    1|      ap_vld|            c_data_out|       pointer|
+-------------------+-----+-----+------------+----------------------+--------------+

