module A {
    gates {
        in,
        out,
    }
}

module B {
    gates {
        in,
        out,
    }
}

link L {
    jitter: 0.0,
    latency: 0.05,
    bitrate: 100000000,
    queuesize: 2000,
}

module Main {
    submodules {
        a: A,
        b: B,
    }
    connections {
        a/out <-- L --> b/in,
        b/out <-- L --> a/in,
    }
}

entry Main;