library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Circuit_Components_tb is
end entity;

architecture behave of Sensor_RAM_tb is 

	-- Component Declaration for the Unit Under Test (UUT).
	component Sensor_RAM is
		generic(measurement : integer:= 9);
		port(
			clk : in std_logic;
			reset : in std_logic;
			done_in : in std_logic;
			data_in : in std_logic_vector(measurement-1 downto 0);
			data_out : out std_logic_vector(measurement-1 downto 0)
		);
	end component;

	-- Inputs:
	signal clk : std_logic := '0';
	signal reset : std_logic := '0';
	signal done_in : std_logic := '0';
	signal data_in : std_logic_vector(8 downto 0) := "000000000";

 	-- Outputs:
	signal data_out : std_logic_vector(8 downto 0);

	-- Clock period definitions.
	constant clk_period : time := 20 ns;
	
begin

	-- Instantiate the Unit Under Test (UUT).
	uut : Sensor_RAM port map (
		clk => clk,
		reset => reset,
		done_in => done_in,
		data_in => data_in,
		data_out => data_out
   );

   -- Clock process definitions.
   clk_process : process
   begin
	
		clk <= '1';
		wait for clk_period/2;
		clk <= '0';
		wait for clk_period/2;
		
   end process;

   data_in_process : process
   begin
		
		done_in <= '1';
		wait for 20 ns;
		done_in <= '0';
		data_in <= "000100000";
		wait for 59999980 ns;
		
		done_in <= '1';
		wait for 20 ns;
		done_in <= '0';
		data_in <= "000100001";
		wait for 59999980 ns;
		
		done_in <= '1';
		wait for 20 ns;
		done_in <= '0';
		data_in <= "000100010";
		wait for 59999980 ns;
		
		done_in <= '1';
		wait for 20 ns;
		done_in <= '0';
		data_in <= "000100011";
		wait for 59999980 ns;
		
	end process;

end architecture;