<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › cxd2820r_core.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cxd2820r_core.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sony CXD2820R demodulator driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Antti Palosaari &lt;crope@iki.fi&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *    it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *    (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *    GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *    You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *    with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *    51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>


<span class="cp">#include &quot;cxd2820r_priv.h&quot;</span>

<span class="kt">int</span> <span class="n">cxd2820r_debug</span><span class="p">;</span>
<span class="n">module_param_named</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="n">cxd2820r_debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="s">&quot;Turn on/off frontend debugging (default:off).&quot;</span><span class="p">);</span>

<span class="cm">/* write multiple registers */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_wr_regs_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u8</span> <span class="n">i2c</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="n">len</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">),</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">};</span>

	<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">val</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">warn</span><span class="p">(</span><span class="s">&quot;i2c wr failed ret:%d reg:%02x len:%d&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* read multiple registers */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_rd_regs_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u8</span> <span class="n">i2c</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="n">len</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">),</span>
			<span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">};</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">warn</span><span class="p">(</span><span class="s">&quot;i2c rd failed ret:%d reg:%02x len:%d&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* write multiple registers */</span>
<span class="kt">int</span> <span class="nf">cxd2820r_wr_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reginfo</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i2c_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bank</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i2c</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">;</span>

	<span class="cm">/* select I2C */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="p">)</span>
		<span class="n">i2c_addr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">i2c_address</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* DVB-C */</span>
	<span class="k">else</span>
		<span class="n">i2c_addr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">i2c_address</span><span class="p">;</span> <span class="cm">/* DVB-T/T2 */</span>

	<span class="cm">/* switch bank if needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bank</span> <span class="o">!=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">i2c</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_wr_regs_i2c</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i2c_addr</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bank</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">i2c</span><span class="p">]</span> <span class="o">=</span> <span class="n">bank</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">cxd2820r_wr_regs_i2c</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i2c_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* read multiple registers */</span>
<span class="kt">int</span> <span class="nf">cxd2820r_rd_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reginfo</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i2c_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bank</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i2c</span> <span class="o">=</span> <span class="p">(</span><span class="n">reginfo</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">;</span>

	<span class="cm">/* select I2C */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="p">)</span>
		<span class="n">i2c_addr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">i2c_address</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* DVB-C */</span>
	<span class="k">else</span>
		<span class="n">i2c_addr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">i2c_address</span><span class="p">;</span> <span class="cm">/* DVB-T/T2 */</span>

	<span class="cm">/* switch bank if needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bank</span> <span class="o">!=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">i2c</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_wr_regs_i2c</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i2c_addr</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bank</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="n">i2c</span><span class="p">]</span> <span class="o">=</span> <span class="n">bank</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">cxd2820r_rd_regs_i2c</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i2c_addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* write single register */</span>
<span class="kt">int</span> <span class="nf">cxd2820r_wr_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cxd2820r_wr_regs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* read single register */</span>
<span class="kt">int</span> <span class="nf">cxd2820r_rd_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cxd2820r_rd_regs</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* write single register with mask */</span>
<span class="kt">int</span> <span class="nf">cxd2820r_wr_reg_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* no need for read if whole reg is written */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_rd_reg</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">cxd2820r_wr_reg</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cxd2820r_gpio</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">gpio</span><span class="p">,</span> <span class="n">tmp0</span><span class="p">,</span> <span class="n">tmp1</span><span class="p">;</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">gpio</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">gpio_dvbt</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">gpio</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">gpio_dvbt2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_AC</span>:
		<span class="n">gpio</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">.</span><span class="n">gpio_dvbc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* update GPIOs only when needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">tmp0</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="n">tmp1</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* enable / disable */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CXD2820R_GPIO_E</span><span class="p">)</span>
			<span class="n">tmp0</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">tmp0</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

		<span class="cm">/* input / output */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CXD2820R_GPIO_I</span><span class="p">)</span>
			<span class="n">tmp1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="n">i</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">tmp1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="n">i</span><span class="p">));</span>

		<span class="cm">/* high / low */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">CXD2820R_GPIO_H</span><span class="p">)</span>
			<span class="n">tmp1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">i</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">tmp1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">i</span><span class="p">));</span>

		<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: GPIO i=%d %02x %02x&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp0</span><span class="p">,</span> <span class="n">tmp1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: wr gpio=%02x %02x&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">tmp0</span><span class="p">,</span> <span class="n">tmp1</span><span class="p">);</span>

	<span class="cm">/* write bits [7:2] */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_wr_reg_mask</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mh">0x00089</span><span class="p">,</span> <span class="n">tmp0</span><span class="p">,</span> <span class="mh">0xfc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="cm">/* write bits [5:0] */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_wr_reg_mask</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mh">0x0008e</span><span class="p">,</span> <span class="n">tmp1</span><span class="p">,</span> <span class="mh">0x3f</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="nl">error:</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: failed:%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* 64 bit div with round closest, like DIV_ROUND_CLOSEST but 64 bit */</span>
<span class="n">u32</span> <span class="nf">cxd2820r_div_u64_round_closest</span><span class="p">(</span><span class="n">u64</span> <span class="n">dividend</span><span class="p">,</span> <span class="n">u32</span> <span class="n">divisor</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">div_u64</span><span class="p">(</span><span class="n">dividend</span> <span class="o">+</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">/</span> <span class="mi">2</span><span class="p">),</span> <span class="n">divisor</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_set_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_init_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_set_frontend_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_init_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_set_frontend_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_init_c</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_set_frontend_c</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: error state=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_read_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span> <span class="o">*</span><span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_status_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_status_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_status_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_get_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">==</span> <span class="n">SYS_UNDEFINED</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_frontend_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_frontend_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_frontend_c</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_read_ber</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ber</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ber_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ber</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ber_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ber</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ber_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ber</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_read_signal_strength</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">strength</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_signal_strength_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">strength</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_signal_strength_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">strength</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_signal_strength_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">strength</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_read_snr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">snr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_snr_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">snr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_snr_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">snr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_snr_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">snr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_read_ucblocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ucblocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ucblocks_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ucblocks</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ucblocks_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ucblocks</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_ucblocks_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">ucblocks</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_sleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_sleep_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_sleep_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_sleep_c</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_get_tune_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_tune_settings_t</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_tune_settings_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_get_tune_settings_c</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dvbfe_search</span> <span class="nf">cxd2820r_search</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">fe_status_t</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: delsys=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">.</span><span class="n">delivery_system</span><span class="p">);</span>

	<span class="cm">/* switch between DVB-T and DVB-T2 when tune fails */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">last_tune_failed</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">==</span> <span class="n">SYS_DVBT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_sleep_t</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

			<span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">=</span> <span class="n">SYS_DVBT2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">==</span> <span class="n">SYS_DVBT2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_sleep_t2</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

			<span class="n">c</span><span class="o">-&gt;</span><span class="n">delivery_system</span> <span class="o">=</span> <span class="n">SYS_DVBT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* set frontend */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_set_frontend</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>


	<span class="cm">/* frontend lock wait loop count */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">delivery_system</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SYS_DVBT</span>:
	<span class="k">case</span> <span class="n">SYS_DVBC_ANNEX_A</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_DVBT2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SYS_UNDEFINED</span>:
	<span class="nl">default:</span>
		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* wait frontend lock */</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: LOOP=%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_read_status</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FE_HAS_LOCK</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* check if we have a valid signal */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FE_HAS_LOCK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">last_tune_failed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">DVBFE_ALGO_SEARCH_SUCCESS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">last_tune_failed</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">DVBFE_ALGO_SEARCH_AGAIN</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">error:</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: failed:%d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">DVBFE_ALGO_SEARCH_ERROR</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_get_frontend_algo</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">DVBFE_ALGO_CUSTOM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cxd2820r_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cxd2820r_i2c_gate_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: %d&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>

	<span class="cm">/* Bit 0 of reg 0xdb in bank 0x00 controls I2C repeater */</span>
	<span class="k">return</span> <span class="n">cxd2820r_wr_reg_mask</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mh">0xdb</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">cxd2820r_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">delsys</span> <span class="o">=</span> <span class="p">{</span> <span class="n">SYS_DVBT</span><span class="p">,</span> <span class="n">SYS_DVBT2</span><span class="p">,</span> <span class="n">SYS_DVBC_ANNEX_A</span> <span class="p">},</span>
	<span class="cm">/* default: DVB-T/T2 */</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Sony CXD2820R&quot;</span><span class="p">,</span>

		<span class="p">.</span><span class="n">caps</span> <span class="o">=</span>	<span class="n">FE_CAN_FEC_1_2</span>			<span class="o">|</span>
			<span class="n">FE_CAN_FEC_2_3</span>			<span class="o">|</span>
			<span class="n">FE_CAN_FEC_3_4</span>			<span class="o">|</span>
			<span class="n">FE_CAN_FEC_5_6</span>			<span class="o">|</span>
			<span class="n">FE_CAN_FEC_7_8</span>			<span class="o">|</span>
			<span class="n">FE_CAN_FEC_AUTO</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QPSK</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_16</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_32</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_64</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_128</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_256</span>			<span class="o">|</span>
			<span class="n">FE_CAN_QAM_AUTO</span>			<span class="o">|</span>
			<span class="n">FE_CAN_TRANSMISSION_MODE_AUTO</span>	<span class="o">|</span>
			<span class="n">FE_CAN_GUARD_INTERVAL_AUTO</span>	<span class="o">|</span>
			<span class="n">FE_CAN_HIERARCHY_AUTO</span>		<span class="o">|</span>
			<span class="n">FE_CAN_MUTE_TS</span>			<span class="o">|</span>
			<span class="n">FE_CAN_2G_MODULATION</span>
		<span class="p">},</span>

	<span class="p">.</span><span class="n">release</span>		<span class="o">=</span> <span class="n">cxd2820r_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>			<span class="o">=</span> <span class="n">cxd2820r_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleep</span>			<span class="o">=</span> <span class="n">cxd2820r_sleep</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_tune_settings</span>	<span class="o">=</span> <span class="n">cxd2820r_get_tune_settings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">i2c_gate_ctrl</span>		<span class="o">=</span> <span class="n">cxd2820r_i2c_gate_ctrl</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_frontend</span>		<span class="o">=</span> <span class="n">cxd2820r_get_frontend</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_frontend_algo</span>	<span class="o">=</span> <span class="n">cxd2820r_get_frontend_algo</span><span class="p">,</span>
	<span class="p">.</span><span class="n">search</span>			<span class="o">=</span> <span class="n">cxd2820r_search</span><span class="p">,</span>

	<span class="p">.</span><span class="n">read_status</span>		<span class="o">=</span> <span class="n">cxd2820r_read_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_snr</span>		<span class="o">=</span> <span class="n">cxd2820r_read_snr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ber</span>		<span class="o">=</span> <span class="n">cxd2820r_read_ber</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ucblocks</span>		<span class="o">=</span> <span class="n">cxd2820r_read_ucblocks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_signal_strength</span>	<span class="o">=</span> <span class="n">cxd2820r_read_signal_strength</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="nf">cxd2820r_attach</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cxd2820r_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cxd2820r_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="p">,</span> <span class="n">cfg</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cxd2820r_config</span><span class="p">));</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">cxd2820r_rd_reg</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mh">0x000fd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">dbg</span><span class="p">(</span><span class="s">&quot;%s: chip id=%02x&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">!=</span> <span class="mh">0xe1</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fe</span><span class="p">.</span><span class="n">ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cxd2820r_ops</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend_ops</span><span class="p">));</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">fe</span><span class="p">.</span><span class="n">demodulator_priv</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fe</span><span class="p">;</span>
<span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cxd2820r_attach</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Antti Palosaari &lt;crope@iki.fi&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Sony CXD2820R demodulator driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
