
CLI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dac  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08003f5c  08003f5c  00004f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004004  08004004  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004004  08004004  00005004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800400c  0800400c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800400c  0800400c  0000500c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004010  08004010  00005010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004014  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          000006f4  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000750  20000750  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000209ab  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f25  00000000  00000000  00026a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f86d  00000000  00000000  0002a95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001770  00000000  00000000  0003a1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000120a  00000000  00000000  0003b940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002aae8  00000000  00000000  0003cb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000292f4  00000000  00000000  00067632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00100699  00000000  00000000  00090926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00190fbf  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000046a8  00000000  00000000  00191004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  001956ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003f44 	.word	0x08003f44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08003f44 	.word	0x08003f44

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <infoCli>:
    }
}


void infoCli(uint8_t argc , const char **argv)
{
 80005a0:	b508      	push	{r3, lr}
  bool ret = false ;

  if(argc == 1 && strcmp(argv[0],"test") == 0 )
 80005a2:	2801      	cmp	r0, #1
 80005a4:	d105      	bne.n	80005b2 <infoCli+0x12>
 80005a6:	460b      	mov	r3, r1
 80005a8:	4906      	ldr	r1, [pc, #24]	@ (80005c4 <infoCli+0x24>)
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	f7ff fe20 	bl	80001f0 <strcmp>
 80005b0:	b118      	cbz	r0, 80005ba <infoCli+0x1a>
    }


  if (ret == false)
    {
      cliPrintf("write -> info test\n");
 80005b2:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <infoCli+0x28>)
 80005b4:	f000 f87a 	bl	80006ac <cliPrintf>
    }
}
 80005b8:	bd08      	pop	{r3, pc}
      cliPrintf("infoCli run\n"); // 인자까지 정상이면 정상작동
 80005ba:	4804      	ldr	r0, [pc, #16]	@ (80005cc <infoCli+0x2c>)
 80005bc:	f000 f876 	bl	80006ac <cliPrintf>
  if (ret == false)
 80005c0:	e7fa      	b.n	80005b8 <infoCli+0x18>
 80005c2:	bf00      	nop
 80005c4:	08003f5c 	.word	0x08003f5c
 80005c8:	08003f74 	.word	0x08003f74
 80005cc:	08003f64 	.word	0x08003f64

080005d0 <apInit>:
{
 80005d0:	b508      	push	{r3, lr}
  cliInit ();
 80005d2:	f000 f851 	bl	8000678 <cliInit>
  adcInit ();
 80005d6:	f000 f823 	bl	8000620 <adcInit>
  uartInit ();
 80005da:	f000 f915 	bl	8000808 <uartInit>
  cliAdd("info", infoCli);
 80005de:	4902      	ldr	r1, [pc, #8]	@ (80005e8 <apInit+0x18>)
 80005e0:	4802      	ldr	r0, [pc, #8]	@ (80005ec <apInit+0x1c>)
 80005e2:	f000 f829 	bl	8000638 <cliAdd>
}
 80005e6:	bd08      	pop	{r3, pc}
 80005e8:	080005a1 	.word	0x080005a1
 80005ec:	08003f88 	.word	0x08003f88

080005f0 <apMain>:
{
 80005f0:	b510      	push	{r4, lr}
  pre_time = millis ();
 80005f2:	f000 f991 	bl	8000918 <millis>
 80005f6:	4604      	mov	r4, r0
 80005f8:	e009      	b.n	800060e <apMain+0x1e>
	  pre_time = millis ();
 80005fa:	f000 f98d 	bl	8000918 <millis>
 80005fe:	4604      	mov	r4, r0
	  HAL_GPIO_TogglePin (LD3_GPIO_Port, LD3_Pin);
 8000600:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000604:	4805      	ldr	r0, [pc, #20]	@ (800061c <apMain+0x2c>)
 8000606:	f001 fe07 	bl	8002218 <HAL_GPIO_TogglePin>
      cliMain();
 800060a:	f000 f87f 	bl	800070c <cliMain>
      if (millis () - pre_time >= 500)
 800060e:	f000 f983 	bl	8000918 <millis>
 8000612:	1b03      	subs	r3, r0, r4
 8000614:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000618:	d2ef      	bcs.n	80005fa <apMain+0xa>
 800061a:	e7f6      	b.n	800060a <apMain+0x1a>
 800061c:	40021800 	.word	0x40021800

08000620 <adcInit>:
uint16_t adc_data[3];



bool adcInit(void)
{
 8000620:	b508      	push	{r3, lr}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 3);		//핸들러, 배열, 채널 수
 8000622:	2203      	movs	r2, #3
 8000624:	4902      	ldr	r1, [pc, #8]	@ (8000630 <adcInit+0x10>)
 8000626:	4803      	ldr	r0, [pc, #12]	@ (8000634 <adcInit+0x14>)
 8000628:	f001 f968 	bl	80018fc <HAL_ADC_Start_DMA>
	return true;
}
 800062c:	2001      	movs	r0, #1
 800062e:	bd08      	pop	{r3, pc}
 8000630:	20000078 	.word	0x20000078
 8000634:	2000056c 	.word	0x2000056c

08000638 <cliAdd>:
  return true;
}

bool cliAdd (const char *cmd_str,
	     void (*cmd_func) (uint8_t argc, const char **argv))
{
 8000638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (cli_cmd_count >= CLI_CMD_LIST_MAX)
 800063a:	4b0d      	ldr	r3, [pc, #52]	@ (8000670 <cliAdd+0x38>)
 800063c:	781c      	ldrb	r4, [r3, #0]
 800063e:	2c07      	cmp	r4, #7
 8000640:	d901      	bls.n	8000646 <cliAdd+0xe>
    return false;
 8000642:	2000      	movs	r0, #0
  strncpy (cli_cmd_func[cli_cmd_count].cmd_str, cmd_str, 8);
  cli_cmd_func[cli_cmd_count].cmd_func = cmd_func; // 함수포인터 세팅
  cli_cmd_count++;

  return true;
}
 8000644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000646:	460e      	mov	r6, r1
  strncpy (cli_cmd_func[cli_cmd_count].cmd_str, cmd_str, 8);
 8000648:	0067      	lsls	r7, r4, #1
 800064a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800064e:	4d09      	ldr	r5, [pc, #36]	@ (8000674 <cliAdd+0x3c>)
 8000650:	2208      	movs	r2, #8
 8000652:	4601      	mov	r1, r0
 8000654:	eb05 0083 	add.w	r0, r5, r3, lsl #2
 8000658:	f002 ffbe 	bl	80035d8 <strncpy>
  cli_cmd_func[cli_cmd_count].cmd_func = cmd_func; // 함수포인터 세팅
 800065c:	4427      	add	r7, r4
 800065e:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8000662:	60ae      	str	r6, [r5, #8]
  cli_cmd_count++;
 8000664:	3401      	adds	r4, #1
 8000666:	4b02      	ldr	r3, [pc, #8]	@ (8000670 <cliAdd+0x38>)
 8000668:	701c      	strb	r4, [r3, #0]
  return true;
 800066a:	2001      	movs	r0, #1
 800066c:	e7ea      	b.n	8000644 <cliAdd+0xc>
 800066e:	bf00      	nop
 8000670:	200000e0 	.word	0x200000e0
 8000674:	20000080 	.word	0x20000080

08000678 <cliInit>:
{
 8000678:	b508      	push	{r3, lr}
  for (int i = 0; i < CLI_CMD_LIST_MAX; i++)
 800067a:	2300      	movs	r3, #0
 800067c:	e007      	b.n	800068e <cliInit+0x16>
      cli_cmd_func[i].cmd_func = NULL;
 800067e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000682:	0091      	lsls	r1, r2, #2
 8000684:	4a06      	ldr	r2, [pc, #24]	@ (80006a0 <cliInit+0x28>)
 8000686:	440a      	add	r2, r1
 8000688:	2100      	movs	r1, #0
 800068a:	6091      	str	r1, [r2, #8]
  for (int i = 0; i < CLI_CMD_LIST_MAX; i++)
 800068c:	3301      	adds	r3, #1
 800068e:	2b07      	cmp	r3, #7
 8000690:	ddf5      	ble.n	800067e <cliInit+0x6>
  cliAdd("help" , cliHelp);
 8000692:	4904      	ldr	r1, [pc, #16]	@ (80006a4 <cliInit+0x2c>)
 8000694:	4804      	ldr	r0, [pc, #16]	@ (80006a8 <cliInit+0x30>)
 8000696:	f7ff ffcf 	bl	8000638 <cliAdd>
}
 800069a:	2001      	movs	r0, #1
 800069c:	bd08      	pop	{r3, pc}
 800069e:	bf00      	nop
 80006a0:	20000080 	.word	0x20000080
 80006a4:	080006cd 	.word	0x080006cd
 80006a8:	08003f90 	.word	0x08003f90

080006ac <cliPrintf>:
}



void cliPrintf (const char *fmt, ...)
{
 80006ac:	b40f      	push	{r0, r1, r2, r3}
 80006ae:	b500      	push	{lr}
 80006b0:	b083      	sub	sp, #12
 80006b2:	aa04      	add	r2, sp, #16
 80006b4:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list arg;

  va_start(arg, fmt);
 80006b8:	9201      	str	r2, [sp, #4]
  uartVPrintf (cli_ch, fmt, arg);
 80006ba:	2000      	movs	r0, #0
 80006bc:	f000 f918 	bl	80008f0 <uartVPrintf>
  va_end(arg);
}
 80006c0:	b003      	add	sp, #12
 80006c2:	f85d eb04 	ldr.w	lr, [sp], #4
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
	...

080006cc <cliHelp>:
{
 80006cc:	b510      	push	{r4, lr}
  cliPrintf("----------------------\n");
 80006ce:	480b      	ldr	r0, [pc, #44]	@ (80006fc <cliHelp+0x30>)
 80006d0:	f7ff ffec 	bl	80006ac <cliPrintf>
  for(int i= 0; i<cli_cmd_count; i++)
 80006d4:	2400      	movs	r4, #0
 80006d6:	e008      	b.n	80006ea <cliHelp+0x1e>
      cliPrintf("%s\n", cli_cmd_func[i].cmd_str);
 80006d8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80006dc:	0093      	lsls	r3, r2, #2
 80006de:	4908      	ldr	r1, [pc, #32]	@ (8000700 <cliHelp+0x34>)
 80006e0:	4419      	add	r1, r3
 80006e2:	4808      	ldr	r0, [pc, #32]	@ (8000704 <cliHelp+0x38>)
 80006e4:	f7ff ffe2 	bl	80006ac <cliPrintf>
  for(int i= 0; i<cli_cmd_count; i++)
 80006e8:	3401      	adds	r4, #1
 80006ea:	4b07      	ldr	r3, [pc, #28]	@ (8000708 <cliHelp+0x3c>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	42a3      	cmp	r3, r4
 80006f0:	dcf2      	bgt.n	80006d8 <cliHelp+0xc>
  cliPrintf("----------------------\n");
 80006f2:	4802      	ldr	r0, [pc, #8]	@ (80006fc <cliHelp+0x30>)
 80006f4:	f7ff ffda 	bl	80006ac <cliPrintf>
}
 80006f8:	bd10      	pop	{r4, pc}
 80006fa:	bf00      	nop
 80006fc:	08003f98 	.word	0x08003f98
 8000700:	20000080 	.word	0x20000080
 8000704:	08003fb0 	.word	0x08003fb0
 8000708:	200000e0 	.word	0x200000e0

0800070c <cliMain>:

bool cliMain (void)
{
 800070c:	b530      	push	{r4, r5, lr}
 800070e:	b083      	sub	sp, #12
  bool ret = false;
  if (uartAvailable (cli_ch) > 0)
 8000710:	2000      	movs	r0, #0
 8000712:	f000 f899 	bl	8000848 <uartAvailable>
 8000716:	b918      	cbnz	r0, 8000720 <cliMain+0x14>
  bool ret = false;
 8000718:	2400      	movs	r4, #0
	}

    }

  return ret;
}
 800071a:	4620      	mov	r0, r4
 800071c:	b003      	add	sp, #12
 800071e:	bd30      	pop	{r4, r5, pc}
      rx_data = uartRead (cli_ch);
 8000720:	2000      	movs	r0, #0
 8000722:	f000 f8af 	bl	8000884 <uartRead>
 8000726:	f88d 0003 	strb.w	r0, [sp, #3]
      if (rx_data == '\r')
 800072a:	280d      	cmp	r0, #13
 800072c:	d005      	beq.n	800073a <cliMain+0x2e>
      else if (cli_buf_index < (128 - 1)) // 버퍼 경계처리 128은 버퍼크기 , -1은 null값 고려
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <cliMain+0xd4>)
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	2b7e      	cmp	r3, #126	@ 0x7e
 8000734:	d946      	bls.n	80007c4 <cliMain+0xb8>
  bool ret = false;
 8000736:	2400      	movs	r4, #0
 8000738:	e7ef      	b.n	800071a <cliMain+0xe>
	  cli_buf[cli_buf_index] = 0; // CLI 라인마지막 'r'다음 null값을 주기
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <cliMain+0xd4>)
 800073c:	881a      	ldrh	r2, [r3, #0]
 800073e:	4d29      	ldr	r5, [pc, #164]	@ (80007e4 <cliMain+0xd8>)
 8000740:	2400      	movs	r4, #0
 8000742:	54ac      	strb	r4, [r5, r2]
	  cli_buf_index = 0;
 8000744:	801c      	strh	r4, [r3, #0]
	  uartPrintf (cli_ch, "\r\n"); // 터미널쪽에 줄바꿈
 8000746:	4928      	ldr	r1, [pc, #160]	@ (80007e8 <cliMain+0xdc>)
 8000748:	4620      	mov	r0, r4
 800074a:	f000 f8b7 	bl	80008bc <uartPrintf>
	  char *str_ptr = cli_buf;
 800074e:	9501      	str	r5, [sp, #4]
	  cli_argc = 0;
 8000750:	4b26      	ldr	r3, [pc, #152]	@ (80007ec <cliMain+0xe0>)
 8000752:	801c      	strh	r4, [r3, #0]
	  while ((tok = strtok_r (str_ptr, " ", &str_ptr)) != NULL)
 8000754:	e006      	b.n	8000764 <cliMain+0x58>
	      cli_argv[cli_argc] = tok;
 8000756:	4a25      	ldr	r2, [pc, #148]	@ (80007ec <cliMain+0xe0>)
 8000758:	8813      	ldrh	r3, [r2, #0]
 800075a:	4825      	ldr	r0, [pc, #148]	@ (80007f0 <cliMain+0xe4>)
 800075c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	      cli_argc++;
 8000760:	3301      	adds	r3, #1
 8000762:	8013      	strh	r3, [r2, #0]
	  while ((tok = strtok_r (str_ptr, " ", &str_ptr)) != NULL)
 8000764:	aa01      	add	r2, sp, #4
 8000766:	4923      	ldr	r1, [pc, #140]	@ (80007f4 <cliMain+0xe8>)
 8000768:	9801      	ldr	r0, [sp, #4]
 800076a:	f002 ff70 	bl	800364e <strtok_r>
 800076e:	4601      	mov	r1, r0
 8000770:	2800      	cmp	r0, #0
 8000772:	d1f0      	bne.n	8000756 <cliMain+0x4a>
	  for (int i = 0; i < cli_cmd_count; i++)
 8000774:	2400      	movs	r4, #0
 8000776:	e000      	b.n	800077a <cliMain+0x6e>
 8000778:	3401      	adds	r4, #1
 800077a:	4b1f      	ldr	r3, [pc, #124]	@ (80007f8 <cliMain+0xec>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	42a3      	cmp	r3, r4
 8000780:	dd1a      	ble.n	80007b8 <cliMain+0xac>
	      if (strcmp (cli_argv[0], cli_cmd_func[i].cmd_str) == 0)
 8000782:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <cliMain+0xf0>)
 8000788:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <cliMain+0xe4>)
 800078e:	6818      	ldr	r0, [r3, #0]
 8000790:	f7ff fd2e 	bl	80001f0 <strcmp>
 8000794:	2800      	cmp	r0, #0
 8000796:	d1ef      	bne.n	8000778 <cliMain+0x6c>
		  if (cli_cmd_func[i].cmd_func != NULL)
 8000798:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800079c:	4b17      	ldr	r3, [pc, #92]	@ (80007fc <cliMain+0xf0>)
 800079e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d0e7      	beq.n	8000778 <cliMain+0x6c>
		      cli_cmd_func[i].cmd_func (cli_argc - 1,
 80007a8:	4a10      	ldr	r2, [pc, #64]	@ (80007ec <cliMain+0xe0>)
 80007aa:	8810      	ldrh	r0, [r2, #0]
 80007ac:	3801      	subs	r0, #1
 80007ae:	4914      	ldr	r1, [pc, #80]	@ (8000800 <cliMain+0xf4>)
 80007b0:	b2c0      	uxtb	r0, r0
 80007b2:	4798      	blx	r3
		      ret = true;
 80007b4:	2401      	movs	r4, #1
		      break;
 80007b6:	e000      	b.n	80007ba <cliMain+0xae>
  bool ret = false;
 80007b8:	2400      	movs	r4, #0
	  uartPrintf (cli_ch, "cli# "); // 프롬프트라고 알리는 출력
 80007ba:	4912      	ldr	r1, [pc, #72]	@ (8000804 <cliMain+0xf8>)
 80007bc:	2000      	movs	r0, #0
 80007be:	f000 f87d 	bl	80008bc <uartPrintf>
 80007c2:	e7aa      	b.n	800071a <cliMain+0xe>
	  cli_buf[cli_buf_index] = rx_data;
 80007c4:	4a07      	ldr	r2, [pc, #28]	@ (80007e4 <cliMain+0xd8>)
 80007c6:	54d0      	strb	r0, [r2, r3]
	  cli_buf_index++;
 80007c8:	3301      	adds	r3, #1
 80007ca:	4a05      	ldr	r2, [pc, #20]	@ (80007e0 <cliMain+0xd4>)
 80007cc:	8013      	strh	r3, [r2, #0]
	  uartWrite (cli_ch, &rx_data, 1); // 에코
 80007ce:	2201      	movs	r2, #1
 80007d0:	f10d 0103 	add.w	r1, sp, #3
 80007d4:	2000      	movs	r0, #0
 80007d6:	f000 f825 	bl	8000824 <uartWrite>
  bool ret = false;
 80007da:	2400      	movs	r4, #0
 80007dc:	e79d      	b.n	800071a <cliMain+0xe>
 80007de:	bf00      	nop
 80007e0:	20000106 	.word	0x20000106
 80007e4:	20000108 	.word	0x20000108
 80007e8:	08003fb4 	.word	0x08003fb4
 80007ec:	20000104 	.word	0x20000104
 80007f0:	200000e4 	.word	0x200000e4
 80007f4:	08003fbc 	.word	0x08003fbc
 80007f8:	200000e0 	.word	0x200000e0
 80007fc:	20000080 	.word	0x20000080
 8000800:	200000e8 	.word	0x200000e8
 8000804:	08003fb8 	.word	0x08003fb8

08000808 <uartInit>:
static uint16_t q_in = 0;
static uint16_t q_out = 0;
static uint8_t q_buf[UART_Q_BUF_MAX];

bool uartInit (void) //코어에서 실제로 초기화를 함.
{
 8000808:	b508      	push	{r3, lr}
  HAL_UART_Receive_DMA (&huart1, &q_buf[0], UART_Q_BUF_MAX);
 800080a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800080e:	4903      	ldr	r1, [pc, #12]	@ (800081c <uartInit+0x14>)
 8000810:	4803      	ldr	r0, [pc, #12]	@ (8000820 <uartInit+0x18>)
 8000812:	f002 fdf5 	bl	8003400 <HAL_UART_Receive_DMA>
  return true;
}
 8000816:	2001      	movs	r0, #1
 8000818:	bd08      	pop	{r3, pc}
 800081a:	bf00      	nop
 800081c:	20000188 	.word	0x20000188
 8000820:	20000320 	.word	0x20000320

08000824 <uartWrite>:
uint32_t uartWrite (uint8_t ch, uint8_t *p_data, uint32_t length)
{
  uint32_t ret = 0;
  HAL_StatusTypeDef hal_ret;

  switch (ch)
 8000824:	b108      	cbz	r0, 800082a <uartWrite+0x6>
  uint32_t ret = 0;
 8000826:	2000      	movs	r0, #0
	  ret = length;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
	}
      break;
    }
  return ret;
}
 8000828:	4770      	bx	lr
{
 800082a:	b510      	push	{r4, lr}
 800082c:	4614      	mov	r4, r2
      hal_ret = HAL_UART_Transmit (&huart1, p_data, length, 100); //timeout으로 100ms 주기
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	b292      	uxth	r2, r2
 8000832:	4804      	ldr	r0, [pc, #16]	@ (8000844 <uartWrite+0x20>)
 8000834:	f002 fc9f 	bl	8003176 <HAL_UART_Transmit>
      if (hal_ret == HAL_OK)
 8000838:	b108      	cbz	r0, 800083e <uartWrite+0x1a>
  uint32_t ret = 0;
 800083a:	2000      	movs	r0, #0
}
 800083c:	bd10      	pop	{r4, pc}
	  ret = length;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
 800083e:	4620      	mov	r0, r4
  return ret;
 8000840:	e7fc      	b.n	800083c <uartWrite+0x18>
 8000842:	bf00      	nop
 8000844:	20000320 	.word	0x20000320

08000848 <uartAvailable>:

uint32_t uartAvailable (uint8_t ch)
{
  uint32_t ret = 0;

  switch (ch)
 8000848:	b998      	cbnz	r0, 8000872 <uartAvailable+0x2a>
    {
    case _DEF_CH1:
      q_in = (UART_Q_BUF_MAX - huart1.hdmarx->Instance->NDTR) % UART_Q_BUF_MAX;
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <uartAvailable+0x30>)
 800084c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	6858      	ldr	r0, [r3, #4]
 8000852:	b280      	uxth	r0, r0
 8000854:	4240      	negs	r0, r0
 8000856:	b2c0      	uxtb	r0, r0
 8000858:	4b08      	ldr	r3, [pc, #32]	@ (800087c <uartAvailable+0x34>)
 800085a:	8018      	strh	r0, [r3, #0]
      ret = (UART_Q_BUF_MAX + q_in - q_out) % UART_Q_BUF_MAX; // 큐에 남아있는 버퍼 갯수를 리턴
 800085c:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <uartAvailable+0x38>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	1ac0      	subs	r0, r0, r3
 8000866:	4243      	negs	r3, r0
 8000868:	b2c0      	uxtb	r0, r0
 800086a:	b2db      	uxtb	r3, r3
 800086c:	bf58      	it	pl
 800086e:	4258      	negpl	r0, r3
      break;
 8000870:	4770      	bx	lr
  uint32_t ret = 0;
 8000872:	2000      	movs	r0, #0
    }
  return ret;
}
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	20000320 	.word	0x20000320
 800087c:	2000028a 	.word	0x2000028a
 8000880:	20000288 	.word	0x20000288

08000884 <uartRead>:

uint8_t uartRead (uint8_t ch)	//버퍼를 출력하기
{
  uint8_t ret = 0;

  switch (ch)
 8000884:	b980      	cbnz	r0, 80008a8 <uartRead+0x24>
    {
    case _DEF_CH1:
      if (q_out != q_in)
 8000886:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <uartRead+0x2c>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	490a      	ldr	r1, [pc, #40]	@ (80008b4 <uartRead+0x30>)
 800088c:	8809      	ldrh	r1, [r1, #0]
 800088e:	428b      	cmp	r3, r1
 8000890:	d00c      	beq.n	80008ac <uartRead+0x28>
	{
	  ret = q_buf[q_out];
 8000892:	4a09      	ldr	r2, [pc, #36]	@ (80008b8 <uartRead+0x34>)
 8000894:	5cd0      	ldrb	r0, [r2, r3]
	  q_out = (q_out + 1) % UART_Q_BUF_MAX;
 8000896:	3301      	adds	r3, #1
 8000898:	425a      	negs	r2, r3
 800089a:	b2db      	uxtb	r3, r3
 800089c:	b2d2      	uxtb	r2, r2
 800089e:	bf58      	it	pl
 80008a0:	4253      	negpl	r3, r2
 80008a2:	4a03      	ldr	r2, [pc, #12]	@ (80008b0 <uartRead+0x2c>)
 80008a4:	8013      	strh	r3, [r2, #0]
 80008a6:	4770      	bx	lr
  uint8_t ret = 0;
 80008a8:	2000      	movs	r0, #0
 80008aa:	4770      	bx	lr
	}
      break;
    }

  return ret;
}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20000288 	.word	0x20000288
 80008b4:	2000028a 	.word	0x2000028a
 80008b8:	20000188 	.word	0x20000188

080008bc <uartPrintf>:

uint32_t uartPrintf (uint8_t ch, const char *fmt, ...) //가변인자를 사용한 형식화 출력함수, 프로그램만들때 매우 용이
{
 80008bc:	b40e      	push	{r1, r2, r3}
 80008be:	b510      	push	{r4, lr}
 80008c0:	b0c3      	sub	sp, #268	@ 0x10c
 80008c2:	4604      	mov	r4, r0
 80008c4:	ab45      	add	r3, sp, #276	@ 0x114
 80008c6:	f853 2b04 	ldr.w	r2, [r3], #4
  uint32_t ret = 0;

  va_list arg;
  char print_buf[256];

  va_start(arg, fmt);
 80008ca:	9341      	str	r3, [sp, #260]	@ 0x104
  int len;
  len = vsnprintf (print_buf, 256, fmt, arg);
 80008cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d0:	a801      	add	r0, sp, #4
 80008d2:	f002 fe6b 	bl	80035ac <vsniprintf>
  va_end(arg);

  if (len > 0)
 80008d6:	1e02      	subs	r2, r0, #0
 80008d8:	dc05      	bgt.n	80008e6 <uartPrintf+0x2a>
  uint32_t ret = 0;
 80008da:	2000      	movs	r0, #0
    {
      ret = uartWrite (ch, (uint8_t*) print_buf, len);
    }

  return ret;
}
 80008dc:	b043      	add	sp, #268	@ 0x10c
 80008de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80008e2:	b003      	add	sp, #12
 80008e4:	4770      	bx	lr
      ret = uartWrite (ch, (uint8_t*) print_buf, len);
 80008e6:	a901      	add	r1, sp, #4
 80008e8:	4620      	mov	r0, r4
 80008ea:	f7ff ff9b 	bl	8000824 <uartWrite>
 80008ee:	e7f5      	b.n	80008dc <uartPrintf+0x20>

080008f0 <uartVPrintf>:

uint32_t uartVPrintf (uint8_t ch, const char *fmt, va_list arg) //cli에 사용할 printf 가변인자 포인터를 윗단에서관리함.
{
 80008f0:	b510      	push	{r4, lr}
 80008f2:	b0c0      	sub	sp, #256	@ 0x100
 80008f4:	4604      	mov	r4, r0
 80008f6:	4613      	mov	r3, r2

  uint32_t ret = 0;
  char print_buf[256];
  int len;
  len = vsnprintf (print_buf, 256, fmt, arg);
 80008f8:	460a      	mov	r2, r1
 80008fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008fe:	4668      	mov	r0, sp
 8000900:	f002 fe54 	bl	80035ac <vsniprintf>

  if (len > 0)
 8000904:	1e02      	subs	r2, r0, #0
 8000906:	dc02      	bgt.n	800090e <uartVPrintf+0x1e>
  uint32_t ret = 0;
 8000908:	2000      	movs	r0, #0
    {
      ret = uartWrite (ch, (uint8_t*) print_buf, len);
    }

  return ret;
}
 800090a:	b040      	add	sp, #256	@ 0x100
 800090c:	bd10      	pop	{r4, pc}
      ret = uartWrite (ch, (uint8_t*) print_buf, len);
 800090e:	4669      	mov	r1, sp
 8000910:	4620      	mov	r0, r4
 8000912:	f7ff ff87 	bl	8000824 <uartWrite>
 8000916:	e7f8      	b.n	800090a <uartVPrintf+0x1a>

08000918 <millis>:
}



uint32_t millis(void)
{
 8000918:	b508      	push	{r3, lr}
	return HAL_GetTick();
 800091a:	f000 ff23 	bl	8001764 <HAL_GetTick>
}
 800091e:	bd08      	pop	{r3, pc}

08000920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000920:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	9301      	str	r3, [sp, #4]
 8000926:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_DMA_Init+0x20>)
 8000928:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800092a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800092e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000936:	9301      	str	r3, [sp, #4]
 8000938:	9b01      	ldr	r3, [sp, #4]

}
 800093a:	b002      	add	sp, #8
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40023800 	.word	0x40023800

08000944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000948:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	2400      	movs	r4, #0
 800094c:	9409      	str	r4, [sp, #36]	@ 0x24
 800094e:	940a      	str	r4, [sp, #40]	@ 0x28
 8000950:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000952:	940c      	str	r4, [sp, #48]	@ 0x30
 8000954:	940d      	str	r4, [sp, #52]	@ 0x34
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000956:	9401      	str	r4, [sp, #4]
 8000958:	4b69      	ldr	r3, [pc, #420]	@ (8000b00 <MX_GPIO_Init+0x1bc>)
 800095a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800095c:	f042 0204 	orr.w	r2, r2, #4
 8000960:	631a      	str	r2, [r3, #48]	@ 0x30
 8000962:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000964:	f002 0204 	and.w	r2, r2, #4
 8000968:	9201      	str	r2, [sp, #4]
 800096a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800096c:	9402      	str	r4, [sp, #8]
 800096e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000970:	f042 0220 	orr.w	r2, r2, #32
 8000974:	631a      	str	r2, [r3, #48]	@ 0x30
 8000976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000978:	f002 0220 	and.w	r2, r2, #32
 800097c:	9202      	str	r2, [sp, #8]
 800097e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000980:	9403      	str	r4, [sp, #12]
 8000982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000984:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000988:	631a      	str	r2, [r3, #48]	@ 0x30
 800098a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800098c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000990:	9203      	str	r2, [sp, #12]
 8000992:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000994:	9404      	str	r4, [sp, #16]
 8000996:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000998:	f042 0201 	orr.w	r2, r2, #1
 800099c:	631a      	str	r2, [r3, #48]	@ 0x30
 800099e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009a0:	f002 0201 	and.w	r2, r2, #1
 80009a4:	9204      	str	r2, [sp, #16]
 80009a6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a8:	9405      	str	r4, [sp, #20]
 80009aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009ac:	f042 0202 	orr.w	r2, r2, #2
 80009b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80009b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009b4:	f002 0202 	and.w	r2, r2, #2
 80009b8:	9205      	str	r2, [sp, #20]
 80009ba:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009bc:	9406      	str	r4, [sp, #24]
 80009be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80009c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80009c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009c8:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80009cc:	9206      	str	r2, [sp, #24]
 80009ce:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009d0:	9407      	str	r4, [sp, #28]
 80009d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009d4:	f042 0210 	orr.w	r2, r2, #16
 80009d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80009da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009dc:	f002 0210 	and.w	r2, r2, #16
 80009e0:	9207      	str	r2, [sp, #28]
 80009e2:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009e4:	9408      	str	r4, [sp, #32]
 80009e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009e8:	f042 0208 	orr.w	r2, r2, #8
 80009ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80009ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f0:	f003 0308 	and.w	r3, r3, #8
 80009f4:	9308      	str	r3, [sp, #32]
 80009f6:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80009f8:	4f42      	ldr	r7, [pc, #264]	@ (8000b04 <MX_GPIO_Init+0x1c0>)
 80009fa:	4622      	mov	r2, r4
 80009fc:	2116      	movs	r1, #22
 80009fe:	4638      	mov	r0, r7
 8000a00:	f001 fc04 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000a04:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 8000b0c <MX_GPIO_Init+0x1c8>
 8000a08:	4622      	mov	r2, r4
 8000a0a:	2180      	movs	r1, #128	@ 0x80
 8000a0c:	4640      	mov	r0, r8
 8000a0e:	f001 fbfd 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000a12:	4e3d      	ldr	r6, [pc, #244]	@ (8000b08 <MX_GPIO_Init+0x1c4>)
 8000a14:	4622      	mov	r2, r4
 8000a16:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000a1a:	4630      	mov	r0, r6
 8000a1c:	f001 fbf6 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000a20:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8000b10 <MX_GPIO_Init+0x1cc>
 8000a24:	4622      	mov	r2, r4
 8000a26:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000a2a:	4648      	mov	r0, r9
 8000a2c:	f001 fbee 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000a30:	2316      	movs	r3, #22
 8000a32:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a34:	2501      	movs	r5, #1
 8000a36:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3a:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a3c:	a909      	add	r1, sp, #36	@ 0x24
 8000a3e:	4638      	mov	r0, r7
 8000a40:	f001 fae0 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000a44:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000a48:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a4a:	f44f 1a90 	mov.w	sl, #1179648	@ 0x120000
 8000a4e:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a54:	a909      	add	r1, sp, #36	@ 0x24
 8000a56:	4640      	mov	r0, r8
 8000a58:	f001 fad4 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a60:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000a66:	a909      	add	r1, sp, #36	@ 0x24
 8000a68:	4640      	mov	r0, r8
 8000a6a:	f001 facb 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000a6e:	2320      	movs	r3, #32
 8000a70:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a72:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000a78:	a909      	add	r1, sp, #36	@ 0x24
 8000a7a:	4638      	mov	r0, r7
 8000a7c:	f001 fac2 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a80:	2304      	movs	r3, #4
 8000a82:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a84:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a88:	f5a7 6780 	sub.w	r7, r7, #1024	@ 0x400
 8000a8c:	a909      	add	r1, sp, #36	@ 0x24
 8000a8e:	4638      	mov	r0, r7
 8000a90:	f001 fab8 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000a94:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8000a98:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000aa2:	230c      	movs	r3, #12
 8000aa4:	930d      	str	r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa6:	a909      	add	r1, sp, #36	@ 0x24
 8000aa8:	4638      	mov	r0, r7
 8000aaa:	f001 faab 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000aae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab2:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab4:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	a909      	add	r1, sp, #36	@ 0x24
 8000aba:	4638      	mov	r0, r7
 8000abc:	f001 faa2 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000ac0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ac4:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac6:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000aca:	a909      	add	r1, sp, #36	@ 0x24
 8000acc:	4630      	mov	r0, r6
 8000ace:	f001 fa99 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000ad2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ad6:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ade:	a909      	add	r1, sp, #36	@ 0x24
 8000ae0:	4630      	mov	r0, r6
 8000ae2:	f001 fa8f 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000ae6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000aea:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000af2:	a909      	add	r1, sp, #36	@ 0x24
 8000af4:	4648      	mov	r0, r9
 8000af6:	f001 fa85 	bl	8002004 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000afa:	b00e      	add	sp, #56	@ 0x38
 8000afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020800 	.word	0x40020800
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	40020000 	.word	0x40020000
 8000b10:	40021800 	.word	0x40021800

08000b14 <PeriphCommonClock_Config>:
  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
 8000b14:	4a12      	ldr	r2, [pc, #72]	@ (8000b60 <PeriphCommonClock_Config+0x4c>)
 8000b16:	6853      	ldr	r3, [r2, #4]
 8000b18:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000b1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b24:	f043 0304 	orr.w	r3, r3, #4
 8000b28:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLR);
 8000b2a:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8000b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b64 <PeriphCommonClock_Config+0x50>)
 8000b30:	400b      	ands	r3, r1
 8000b32:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b36:	f443 6348 	orr.w	r3, r3, #3200	@ 0xc80
 8000b3a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);
 8000b3e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8000b42:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000b46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  SET_BIT(RCC->CR, RCC_CR_PLLSAION);
 8000b4a:	6813      	ldr	r3, [r2, #0]
 8000b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b50:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
 8000b52:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <PeriphCommonClock_Config+0x4c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLLSAI_IsReady() != 1)
 8000b56:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8000b5a:	d0fa      	beq.n	8000b52 <PeriphCommonClock_Config+0x3e>
}
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800
 8000b64:	8fff803f 	.word	0x8fff803f

08000b68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b6a:	6802      	ldr	r2, [r0, #0]
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d000      	beq.n	8000b74 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b72:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000b74:	f000 fdea 	bl	800174c <HAL_IncTick>
}
 8000b78:	e7fb      	b.n	8000b72 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000b7a:	bf00      	nop
 8000b7c:	40001000 	.word	0x40001000

08000b80 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <Error_Handler+0x2>

08000b84 <MX_CRC_Init>:
{
 8000b84:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8000b86:	4804      	ldr	r0, [pc, #16]	@ (8000b98 <MX_CRC_Init+0x14>)
 8000b88:	4b04      	ldr	r3, [pc, #16]	@ (8000b9c <MX_CRC_Init+0x18>)
 8000b8a:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b8c:	f001 f90e 	bl	8001dac <HAL_CRC_Init>
 8000b90:	b900      	cbnz	r0, 8000b94 <MX_CRC_Init+0x10>
}
 8000b92:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b94:	f7ff fff4 	bl	8000b80 <Error_Handler>
 8000b98:	20000504 	.word	0x20000504
 8000b9c:	40023000 	.word	0x40023000

08000ba0 <MX_FMC_Init>:
{
 8000ba0:	b500      	push	{lr}
 8000ba2:	b089      	sub	sp, #36	@ 0x24
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	9302      	str	r3, [sp, #8]
 8000baa:	9303      	str	r3, [sp, #12]
 8000bac:	9304      	str	r3, [sp, #16]
 8000bae:	9305      	str	r3, [sp, #20]
 8000bb0:	9306      	str	r3, [sp, #24]
 8000bb2:	9307      	str	r3, [sp, #28]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000bb4:	4814      	ldr	r0, [pc, #80]	@ (8000c08 <MX_FMC_Init+0x68>)
 8000bb6:	4a15      	ldr	r2, [pc, #84]	@ (8000c0c <MX_FMC_Init+0x6c>)
 8000bb8:	6002      	str	r2, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	6042      	str	r2, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000bbe:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000bc0:	2104      	movs	r1, #4
 8000bc2:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000bc4:	2210      	movs	r2, #16
 8000bc6:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000bc8:	2240      	movs	r2, #64	@ 0x40
 8000bca:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000bcc:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000bd0:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000bd2:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000bd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bd8:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000bda:	6243      	str	r3, [r0, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be0:	6283      	str	r3, [r0, #40]	@ 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8000be2:	2302      	movs	r3, #2
 8000be4:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000be6:	2207      	movs	r2, #7
 8000be8:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000bea:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 7;
 8000bec:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000bee:	2203      	movs	r2, #3
 8000bf0:	9205      	str	r2, [sp, #20]
  SdramTiming.RPDelay = 2;
 8000bf2:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8000bf4:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000bf6:	4469      	add	r1, sp
 8000bf8:	f001 fe72 	bl	80028e0 <HAL_SDRAM_Init>
 8000bfc:	b910      	cbnz	r0, 8000c04 <MX_FMC_Init+0x64>
}
 8000bfe:	b009      	add	sp, #36	@ 0x24
 8000c00:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8000c04:	f7ff ffbc 	bl	8000b80 <Error_Handler>
 8000c08:	2000028c 	.word	0x2000028c
 8000c0c:	a0000140 	.word	0xa0000140

08000c10 <MX_I2C3_Init>:
{
 8000c10:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8000c12:	4811      	ldr	r0, [pc, #68]	@ (8000c58 <MX_I2C3_Init+0x48>)
 8000c14:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_I2C3_Init+0x4c>)
 8000c16:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000c18:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <MX_I2C3_Init+0x50>)
 8000c1a:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000c20:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c26:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c28:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000c2a:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c2c:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c2e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c30:	f001 fafc 	bl	800222c <HAL_I2C_Init>
 8000c34:	b950      	cbnz	r0, 8000c4c <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c36:	2100      	movs	r1, #0
 8000c38:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <MX_I2C3_Init+0x48>)
 8000c3a:	f001 fbd5 	bl	80023e8 <HAL_I2CEx_ConfigAnalogFilter>
 8000c3e:	b938      	cbnz	r0, 8000c50 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000c40:	2100      	movs	r1, #0
 8000c42:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <MX_I2C3_Init+0x48>)
 8000c44:	f001 fbf2 	bl	800242c <HAL_I2CEx_ConfigDigitalFilter>
 8000c48:	b920      	cbnz	r0, 8000c54 <MX_I2C3_Init+0x44>
}
 8000c4a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c4c:	f7ff ff98 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000c50:	f7ff ff96 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000c54:	f7ff ff94 	bl	8000b80 <Error_Handler>
 8000c58:	200004b0 	.word	0x200004b0
 8000c5c:	40005c00 	.word	0x40005c00
 8000c60:	000186a0 	.word	0x000186a0

08000c64 <MX_SPI5_Init>:
{
 8000c64:	b508      	push	{r3, lr}
  hspi5.Instance = SPI5;
 8000c66:	480d      	ldr	r0, [pc, #52]	@ (8000c9c <MX_SPI5_Init+0x38>)
 8000c68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <MX_SPI5_Init+0x3c>)
 8000c6a:	6003      	str	r3, [r0, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000c6c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000c70:	6043      	str	r3, [r0, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000c72:	2300      	movs	r3, #0
 8000c74:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c76:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c78:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c7a:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c80:	6182      	str	r2, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c82:	2218      	movs	r2, #24
 8000c84:	61c2      	str	r2, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c86:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c88:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c8a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000c8c:	230a      	movs	r3, #10
 8000c8e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000c90:	f001 fe46 	bl	8002920 <HAL_SPI_Init>
 8000c94:	b900      	cbnz	r0, 8000c98 <MX_SPI5_Init+0x34>
}
 8000c96:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c98:	f7ff ff72 	bl	8000b80 <Error_Handler>
 8000c9c:	200003b0 	.word	0x200003b0
 8000ca0:	40015000 	.word	0x40015000

08000ca4 <MX_TIM1_Init>:
{
 8000ca4:	b500      	push	{lr}
 8000ca6:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ca8:	2300      	movs	r3, #0
 8000caa:	9302      	str	r3, [sp, #8]
 8000cac:	9303      	str	r3, [sp, #12]
 8000cae:	9304      	str	r3, [sp, #16]
 8000cb0:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	9301      	str	r3, [sp, #4]
  htim1.Instance = TIM1;
 8000cb6:	4813      	ldr	r0, [pc, #76]	@ (8000d04 <MX_TIM1_Init+0x60>)
 8000cb8:	4a13      	ldr	r2, [pc, #76]	@ (8000d08 <MX_TIM1_Init+0x64>)
 8000cba:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000cbc:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cbe:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8000cc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cc4:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc6:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cc8:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cca:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ccc:	f002 f81a 	bl	8002d04 <HAL_TIM_Base_Init>
 8000cd0:	b990      	cbnz	r0, 8000cf8 <MX_TIM1_Init+0x54>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd6:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000cd8:	a902      	add	r1, sp, #8
 8000cda:	480a      	ldr	r0, [pc, #40]	@ (8000d04 <MX_TIM1_Init+0x60>)
 8000cdc:	f002 f84b 	bl	8002d76 <HAL_TIM_ConfigClockSource>
 8000ce0:	b960      	cbnz	r0, 8000cfc <MX_TIM1_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ce8:	4669      	mov	r1, sp
 8000cea:	4806      	ldr	r0, [pc, #24]	@ (8000d04 <MX_TIM1_Init+0x60>)
 8000cec:	f002 f8c2 	bl	8002e74 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf0:	b930      	cbnz	r0, 8000d00 <MX_TIM1_Init+0x5c>
}
 8000cf2:	b007      	add	sp, #28
 8000cf4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000cf8:	f7ff ff42 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000cfc:	f7ff ff40 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000d00:	f7ff ff3e 	bl	8000b80 <Error_Handler>
 8000d04:	20000368 	.word	0x20000368
 8000d08:	40010000 	.word	0x40010000

08000d0c <MX_USART1_UART_Init>:
{
 8000d0c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000d0e:	480a      	ldr	r0, [pc, #40]	@ (8000d38 <MX_USART1_UART_Init+0x2c>)
 8000d10:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <MX_USART1_UART_Init+0x30>)
 8000d12:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000d14:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000d18:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d1e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d20:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d22:	220c      	movs	r2, #12
 8000d24:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d28:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d2a:	f002 f9f4 	bl	8003116 <HAL_UART_Init>
 8000d2e:	b900      	cbnz	r0, 8000d32 <MX_USART1_UART_Init+0x26>
}
 8000d30:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000d32:	f7ff ff25 	bl	8000b80 <Error_Handler>
 8000d36:	bf00      	nop
 8000d38:	20000320 	.word	0x20000320
 8000d3c:	40011000 	.word	0x40011000

08000d40 <MX_ADC1_Init>:
{
 8000d40:	b500      	push	{lr}
 8000d42:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d44:	2300      	movs	r3, #0
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8000d4e:	481e      	ldr	r0, [pc, #120]	@ (8000dc8 <MX_ADC1_Init+0x88>)
 8000d50:	4a1e      	ldr	r2, [pc, #120]	@ (8000dcc <MX_ADC1_Init+0x8c>)
 8000d52:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d54:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d56:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d58:	2201      	movs	r2, #1
 8000d5a:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d5c:	7602      	strb	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d5e:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d62:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d64:	491a      	ldr	r1, [pc, #104]	@ (8000dd0 <MX_ADC1_Init+0x90>)
 8000d66:	6281      	str	r1, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d68:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d6e:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d72:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d74:	f000 fd96 	bl	80018a4 <HAL_ADC_Init>
 8000d78:	b9f0      	cbnz	r0, 8000db8 <MX_ADC1_Init+0x78>
  sConfig.Channel = ADC_CHANNEL_5;
 8000d7a:	2305      	movs	r3, #5
 8000d7c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000d82:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d84:	4669      	mov	r1, sp
 8000d86:	4810      	ldr	r0, [pc, #64]	@ (8000dc8 <MX_ADC1_Init+0x88>)
 8000d88:	f000 fed2 	bl	8001b30 <HAL_ADC_ConfigChannel>
 8000d8c:	b9b0      	cbnz	r0, 8000dbc <MX_ADC1_Init+0x7c>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MX_ADC1_Init+0x94>)
 8000d90:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 8000d92:	2302      	movs	r3, #2
 8000d94:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d96:	4669      	mov	r1, sp
 8000d98:	480b      	ldr	r0, [pc, #44]	@ (8000dc8 <MX_ADC1_Init+0x88>)
 8000d9a:	f000 fec9 	bl	8001b30 <HAL_ADC_ConfigChannel>
 8000d9e:	b978      	cbnz	r0, 8000dc0 <MX_ADC1_Init+0x80>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000da0:	2311      	movs	r3, #17
 8000da2:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000da4:	2303      	movs	r3, #3
 8000da6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da8:	4669      	mov	r1, sp
 8000daa:	4807      	ldr	r0, [pc, #28]	@ (8000dc8 <MX_ADC1_Init+0x88>)
 8000dac:	f000 fec0 	bl	8001b30 <HAL_ADC_ConfigChannel>
 8000db0:	b940      	cbnz	r0, 8000dc4 <MX_ADC1_Init+0x84>
}
 8000db2:	b005      	add	sp, #20
 8000db4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000db8:	f7ff fee2 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000dbc:	f7ff fee0 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000dc0:	f7ff fede 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000dc4:	f7ff fedc 	bl	8000b80 <Error_Handler>
 8000dc8:	2000056c 	.word	0x2000056c
 8000dcc:	40012000 	.word	0x40012000
 8000dd0:	0f000001 	.word	0x0f000001
 8000dd4:	10000012 	.word	0x10000012

08000dd8 <MX_LTDC_Init>:
{
 8000dd8:	b500      	push	{lr}
 8000dda:	b08f      	sub	sp, #60	@ 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000ddc:	2234      	movs	r2, #52	@ 0x34
 8000dde:	2100      	movs	r1, #0
 8000de0:	a801      	add	r0, sp, #4
 8000de2:	f002 fbf1 	bl	80035c8 <memset>
  hltdc.Instance = LTDC;
 8000de6:	4825      	ldr	r0, [pc, #148]	@ (8000e7c <MX_LTDC_Init+0xa4>)
 8000de8:	4b25      	ldr	r3, [pc, #148]	@ (8000e80 <MX_LTDC_Init+0xa8>)
 8000dea:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000df0:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000df2:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000df4:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 7;
 8000df6:	2207      	movs	r2, #7
 8000df8:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 3;
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8000dfe:	220e      	movs	r2, #14
 8000e00:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8000e02:	2205      	movs	r2, #5
 8000e04:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 334;
 8000e06:	f44f 72a7 	mov.w	r2, #334	@ 0x14e
 8000e0a:	6242      	str	r2, [r0, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 245;
 8000e0c:	22f5      	movs	r2, #245	@ 0xf5
 8000e0e:	6282      	str	r2, [r0, #40]	@ 0x28
  hltdc.Init.TotalWidth = 340;
 8000e10:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 8000e14:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 247;
 8000e16:	22f7      	movs	r2, #247	@ 0xf7
 8000e18:	6302      	str	r2, [r0, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000e1a:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000e1e:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000e22:	f880 3036 	strb.w	r3, [r0, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000e26:	f001 fbf9 	bl	800261c <HAL_LTDC_Init>
 8000e2a:	bb10      	cbnz	r0, 8000e72 <MX_LTDC_Init+0x9a>
  pLayerCfg.WindowX0 = 0;
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 320;
 8000e30:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000e34:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8000e36:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 240;
 8000e38:	23f0      	movs	r3, #240	@ 0xf0
 8000e3a:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000e3c:	2002      	movs	r0, #2
 8000e3e:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8000e40:	20ff      	movs	r0, #255	@ 0xff
 8000e42:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8000e44:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000e46:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8000e4a:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000e4c:	2007      	movs	r0, #7
 8000e4e:	9009      	str	r0, [sp, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 8000e50:	920a      	str	r2, [sp, #40]	@ 0x28
  pLayerCfg.ImageWidth = 320;
 8000e52:	910b      	str	r1, [sp, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 240;
 8000e54:	930c      	str	r3, [sp, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000e56:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000e5a:	f88d 2035 	strb.w	r2, [sp, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000e5e:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000e62:	a901      	add	r1, sp, #4
 8000e64:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <MX_LTDC_Init+0xa4>)
 8000e66:	f001 fcc3 	bl	80027f0 <HAL_LTDC_ConfigLayer>
 8000e6a:	b920      	cbnz	r0, 8000e76 <MX_LTDC_Init+0x9e>
}
 8000e6c:	b00f      	add	sp, #60	@ 0x3c
 8000e6e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e72:	f7ff fe85 	bl	8000b80 <Error_Handler>
    Error_Handler();
 8000e76:	f7ff fe83 	bl	8000b80 <Error_Handler>
 8000e7a:	bf00      	nop
 8000e7c:	20000408 	.word	0x20000408
 8000e80:	40016800 	.word	0x40016800

08000e84 <SystemClock_Config>:
{
 8000e84:	b508      	push	{r3, lr}
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000e86:	4a35      	ldr	r2, [pc, #212]	@ (8000f5c <SystemClock_Config+0xd8>)
 8000e88:	6813      	ldr	r3, [r2, #0]
 8000e8a:	f023 030f 	bic.w	r3, r3, #15
 8000e8e:	f043 0303 	orr.w	r3, r3, #3
 8000e92:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000e94:	4b31      	ldr	r3, [pc, #196]	@ (8000f5c <SystemClock_Config+0xd8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 030f 	and.w	r3, r3, #15
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d1f9      	bne.n	8000e94 <SystemClock_Config+0x10>
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000ea0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f60 <SystemClock_Config+0xdc>)
 8000ea2:	6813      	ldr	r3, [r2, #0]
 8000ea4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eac:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000eae:	6813      	ldr	r3, [r2, #0]
 8000eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eb4:	6013      	str	r3, [r2, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000eb6:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8000eba:	6813      	ldr	r3, [r2, #0]
 8000ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ec0:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000ec2:	4b28      	ldr	r3, [pc, #160]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_HSE_IsReady() != 1)
 8000ec6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000eca:	d0fa      	beq.n	8000ec2 <SystemClock_Config+0x3e>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000ecc:	4b25      	ldr	r3, [pc, #148]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	4925      	ldr	r1, [pc, #148]	@ (8000f68 <SystemClock_Config+0xe4>)
 8000ed2:	4011      	ands	r1, r2
 8000ed4:	4a25      	ldr	r2, [pc, #148]	@ (8000f6c <SystemClock_Config+0xe8>)
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000eda:	685a      	ldr	r2, [r3, #4]
 8000edc:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8000ee0:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000ee8:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000eea:	4b1e      	ldr	r3, [pc, #120]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000eec:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLL_IsReady() != 1)
 8000eee:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000ef2:	d0fa      	beq.n	8000eea <SystemClock_Config+0x66>
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <SystemClock_Config+0xdc>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000ef8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8000efc:	d0fa      	beq.n	8000ef4 <SystemClock_Config+0x70>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000f00:	689a      	ldr	r2, [r3, #8]
 8000f02:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000f06:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8000f0e:	f442 52a0 	orr.w	r2, r2, #5120	@ 0x1400
 8000f12:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8000f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f1e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000f20:	689a      	ldr	r2, [r3, #8]
 8000f22:	f022 0203 	bic.w	r2, r2, #3
 8000f26:	f042 0202 	orr.w	r2, r2, #2
 8000f2a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f003 030c 	and.w	r3, r3, #12
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000f34:	2b08      	cmp	r3, #8
 8000f36:	d1f9      	bne.n	8000f2c <SystemClock_Config+0xa8>
  LL_SetSystemCoreClock(96000000);
 8000f38:	480d      	ldr	r0, [pc, #52]	@ (8000f70 <SystemClock_Config+0xec>)
 8000f3a:	f002 fb05 	bl	8003548 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000f3e:	200f      	movs	r0, #15
 8000f40:	f000 fb1e 	bl	8001580 <HAL_InitTick>
 8000f44:	b938      	cbnz	r0, 8000f56 <SystemClock_Config+0xd2>
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000f46:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <SystemClock_Config+0xe0>)
 8000f48:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8000f4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f50:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
}
 8000f54:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f56:	f7ff fe13 	bl	8000b80 <Error_Handler>
 8000f5a:	bf00      	nop
 8000f5c:	40023c00 	.word	0x40023c00
 8000f60:	40007000 	.word	0x40007000
 8000f64:	40023800 	.word	0x40023800
 8000f68:	ffbf8000 	.word	0xffbf8000
 8000f6c:	00401804 	.word	0x00401804
 8000f70:	05b8d800 	.word	0x05b8d800

08000f74 <main>:
{
 8000f74:	b508      	push	{r3, lr}
  HAL_Init();
 8000f76:	f000 fbcf 	bl	8001718 <HAL_Init>
  SystemClock_Config();
 8000f7a:	f7ff ff83 	bl	8000e84 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000f7e:	f7ff fdc9 	bl	8000b14 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000f82:	f7ff fcdf 	bl	8000944 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f86:	f7ff fccb 	bl	8000920 <MX_DMA_Init>
  MX_CRC_Init();
 8000f8a:	f7ff fdfb 	bl	8000b84 <MX_CRC_Init>
  MX_FMC_Init();
 8000f8e:	f7ff fe07 	bl	8000ba0 <MX_FMC_Init>
  MX_I2C3_Init();
 8000f92:	f7ff fe3d 	bl	8000c10 <MX_I2C3_Init>
  MX_SPI5_Init();
 8000f96:	f7ff fe65 	bl	8000c64 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000f9a:	f7ff fe83 	bl	8000ca4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000f9e:	f7ff feb5 	bl	8000d0c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000fa2:	f7ff fecd 	bl	8000d40 <MX_ADC1_Init>
  MX_LTDC_Init();
 8000fa6:	f7ff ff17 	bl	8000dd8 <MX_LTDC_Init>
  apInit();
 8000faa:	f7ff fb11 	bl	80005d0 <apInit>
  apMain(); // 안에 while문이 있음.
 8000fae:	f7ff fb1f 	bl	80005f0 <apMain>
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <main+0x3e>

08000fb4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fb8:	b086      	sub	sp, #24
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000fba:	2300      	movs	r3, #0
 8000fbc:	9301      	str	r3, [sp, #4]
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	9303      	str	r3, [sp, #12]
 8000fc2:	9304      	str	r3, [sp, #16]
 8000fc4:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <HAL_FMC_MspInit+0xc8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	b113      	cbz	r3, 8000fd2 <HAL_FMC_MspInit+0x1e>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000fcc:	b006      	add	sp, #24
 8000fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  FMC_Initialized = 1;
 8000fd2:	f04f 0801 	mov.w	r8, #1
 8000fd6:	4b29      	ldr	r3, [pc, #164]	@ (800107c <HAL_FMC_MspInit+0xc8>)
 8000fd8:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8000fdc:	2600      	movs	r6, #0
 8000fde:	9600      	str	r6, [sp, #0]
 8000fe0:	4b27      	ldr	r3, [pc, #156]	@ (8001080 <HAL_FMC_MspInit+0xcc>)
 8000fe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000fe4:	ea42 0208 	orr.w	r2, r2, r8
 8000fe8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fec:	ea03 0308 	and.w	r3, r3, r8
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000ff4:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000ff8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2702      	movs	r7, #2
 8000ffc:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffe:	2503      	movs	r5, #3
 8001000:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001002:	240c      	movs	r4, #12
 8001004:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001006:	a901      	add	r1, sp, #4
 8001008:	481e      	ldr	r0, [pc, #120]	@ (8001084 <HAL_FMC_MspInit+0xd0>)
 800100a:	f000 fffb 	bl	8002004 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800100e:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001018:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800101a:	a901      	add	r1, sp, #4
 800101c:	481a      	ldr	r0, [pc, #104]	@ (8001088 <HAL_FMC_MspInit+0xd4>)
 800101e:	f000 fff1 	bl	8002004 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001022:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001026:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800102e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001030:	a901      	add	r1, sp, #4
 8001032:	4816      	ldr	r0, [pc, #88]	@ (800108c <HAL_FMC_MspInit+0xd8>)
 8001034:	f000 ffe6 	bl	8002004 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001038:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800103c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103e:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001042:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001044:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001046:	a901      	add	r1, sp, #4
 8001048:	4811      	ldr	r0, [pc, #68]	@ (8001090 <HAL_FMC_MspInit+0xdc>)
 800104a:	f000 ffdb 	bl	8002004 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800104e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001052:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001054:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001058:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800105a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800105c:	a901      	add	r1, sp, #4
 800105e:	480d      	ldr	r0, [pc, #52]	@ (8001094 <HAL_FMC_MspInit+0xe0>)
 8001060:	f000 ffd0 	bl	8002004 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001064:	2360      	movs	r3, #96	@ 0x60
 8001066:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800106e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001070:	a901      	add	r1, sp, #4
 8001072:	4809      	ldr	r0, [pc, #36]	@ (8001098 <HAL_FMC_MspInit+0xe4>)
 8001074:	f000 ffc6 	bl	8002004 <HAL_GPIO_Init>
 8001078:	e7a8      	b.n	8000fcc <HAL_FMC_MspInit+0x18>
 800107a:	bf00      	nop
 800107c:	200005b4 	.word	0x200005b4
 8001080:	40023800 	.word	0x40023800
 8001084:	40021400 	.word	0x40021400
 8001088:	40020800 	.word	0x40020800
 800108c:	40021800 	.word	0x40021800
 8001090:	40021000 	.word	0x40021000
 8001094:	40020c00 	.word	0x40020c00
 8001098:	40020400 	.word	0x40020400

0800109c <HAL_MspInit>:
{
 800109c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	2100      	movs	r1, #0
 80010a0:	9100      	str	r1, [sp, #0]
 80010a2:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <HAL_MspInit+0x34>)
 80010a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80010aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80010ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010ae:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80010b2:	9200      	str	r2, [sp, #0]
 80010b4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b6:	9101      	str	r1, [sp, #4]
 80010b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010ba:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80010be:	641a      	str	r2, [r3, #64]	@ 0x40
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	9b01      	ldr	r3, [sp, #4]
}
 80010ca:	b002      	add	sp, #8
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800

080010d4 <HAL_ADC_MspInit>:
{
 80010d4:	b530      	push	{r4, r5, lr}
 80010d6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	2300      	movs	r3, #0
 80010da:	9303      	str	r3, [sp, #12]
 80010dc:	9304      	str	r3, [sp, #16]
 80010de:	9305      	str	r3, [sp, #20]
 80010e0:	9306      	str	r3, [sp, #24]
 80010e2:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 80010e4:	6802      	ldr	r2, [r0, #0]
 80010e6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80010ea:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d001      	beq.n	80010f6 <HAL_ADC_MspInit+0x22>
}
 80010f2:	b009      	add	sp, #36	@ 0x24
 80010f4:	bd30      	pop	{r4, r5, pc}
 80010f6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f8:	2500      	movs	r5, #0
 80010fa:	9501      	str	r5, [sp, #4]
 80010fc:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8001100:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001102:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001106:	645a      	str	r2, [r3, #68]	@ 0x44
 8001108:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800110a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800110e:	9201      	str	r2, [sp, #4]
 8001110:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	9502      	str	r5, [sp, #8]
 8001114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001116:	f042 0201 	orr.w	r2, r2, #1
 800111a:	631a      	str	r2, [r3, #48]	@ 0x30
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001126:	2320      	movs	r3, #32
 8001128:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800112a:	2303      	movs	r3, #3
 800112c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	a903      	add	r1, sp, #12
 8001130:	4810      	ldr	r0, [pc, #64]	@ (8001174 <HAL_ADC_MspInit+0xa0>)
 8001132:	f000 ff67 	bl	8002004 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001136:	4810      	ldr	r0, [pc, #64]	@ (8001178 <HAL_ADC_MspInit+0xa4>)
 8001138:	4b10      	ldr	r3, [pc, #64]	@ (800117c <HAL_ADC_MspInit+0xa8>)
 800113a:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800113c:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800113e:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001140:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001146:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001148:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800114c:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800114e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001152:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001154:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001158:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800115a:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800115c:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800115e:	f000 feb5 	bl	8001ecc <HAL_DMA_Init>
 8001162:	b918      	cbnz	r0, 800116c <HAL_ADC_MspInit+0x98>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001164:	4b04      	ldr	r3, [pc, #16]	@ (8001178 <HAL_ADC_MspInit+0xa4>)
 8001166:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001168:	639c      	str	r4, [r3, #56]	@ 0x38
}
 800116a:	e7c2      	b.n	80010f2 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 800116c:	f7ff fd08 	bl	8000b80 <Error_Handler>
 8001170:	e7f8      	b.n	8001164 <HAL_ADC_MspInit+0x90>
 8001172:	bf00      	nop
 8001174:	40020000 	.word	0x40020000
 8001178:	2000050c 	.word	0x2000050c
 800117c:	40026410 	.word	0x40026410

08001180 <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 8001180:	6802      	ldr	r2, [r0, #0]
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <HAL_CRC_MspInit+0x28>)
 8001184:	429a      	cmp	r2, r3
 8001186:	d000      	beq.n	800118a <HAL_CRC_MspInit+0xa>
 8001188:	4770      	bx	lr
{
 800118a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 800118c:	2300      	movs	r3, #0
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_CRC_MspInit+0x2c>)
 8001192:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001194:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001198:	631a      	str	r2, [r3, #48]	@ 0x30
 800119a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	9b01      	ldr	r3, [sp, #4]
}
 80011a4:	b002      	add	sp, #8
 80011a6:	4770      	bx	lr
 80011a8:	40023000 	.word	0x40023000
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_I2C_MspInit>:
{
 80011b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011b4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	2300      	movs	r3, #0
 80011b8:	9303      	str	r3, [sp, #12]
 80011ba:	9304      	str	r3, [sp, #16]
 80011bc:	9305      	str	r3, [sp, #20]
 80011be:	9306      	str	r3, [sp, #24]
 80011c0:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 80011c2:	6802      	ldr	r2, [r0, #0]
 80011c4:	4b20      	ldr	r3, [pc, #128]	@ (8001248 <HAL_I2C_MspInit+0x98>)
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d002      	beq.n	80011d0 <HAL_I2C_MspInit+0x20>
}
 80011ca:	b008      	add	sp, #32
 80011cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d0:	2500      	movs	r5, #0
 80011d2:	9500      	str	r5, [sp, #0]
 80011d4:	4c1d      	ldr	r4, [pc, #116]	@ (800124c <HAL_I2C_MspInit+0x9c>)
 80011d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80011de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011e0:	f003 0304 	and.w	r3, r3, #4
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e8:	9501      	str	r5, [sp, #4]
 80011ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80011f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011f4:	f003 0301 	and.w	r3, r3, #1
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80011fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001200:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001202:	f04f 0812 	mov.w	r8, #18
 8001206:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120a:	2701      	movs	r7, #1
 800120c:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800120e:	2604      	movs	r6, #4
 8001210:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001212:	a903      	add	r1, sp, #12
 8001214:	480e      	ldr	r0, [pc, #56]	@ (8001250 <HAL_I2C_MspInit+0xa0>)
 8001216:	f000 fef5 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800121a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800121e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001220:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001224:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001228:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800122a:	a903      	add	r1, sp, #12
 800122c:	4809      	ldr	r0, [pc, #36]	@ (8001254 <HAL_I2C_MspInit+0xa4>)
 800122e:	f000 fee9 	bl	8002004 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001232:	9502      	str	r5, [sp, #8]
 8001234:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001236:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800123a:	6423      	str	r3, [r4, #64]	@ 0x40
 800123c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800123e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001242:	9302      	str	r3, [sp, #8]
 8001244:	9b02      	ldr	r3, [sp, #8]
}
 8001246:	e7c0      	b.n	80011ca <HAL_I2C_MspInit+0x1a>
 8001248:	40005c00 	.word	0x40005c00
 800124c:	40023800 	.word	0x40023800
 8001250:	40020800 	.word	0x40020800
 8001254:	40020000 	.word	0x40020000

08001258 <HAL_LTDC_MspInit>:
{
 8001258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800125c:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125e:	2300      	movs	r3, #0
 8001260:	9307      	str	r3, [sp, #28]
 8001262:	9308      	str	r3, [sp, #32]
 8001264:	9309      	str	r3, [sp, #36]	@ 0x24
 8001266:	930a      	str	r3, [sp, #40]	@ 0x28
 8001268:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hltdc->Instance==LTDC)
 800126a:	6802      	ldr	r2, [r0, #0]
 800126c:	4b6a      	ldr	r3, [pc, #424]	@ (8001418 <HAL_LTDC_MspInit+0x1c0>)
 800126e:	429a      	cmp	r2, r3
 8001270:	d002      	beq.n	8001278 <HAL_LTDC_MspInit+0x20>
}
 8001272:	b00c      	add	sp, #48	@ 0x30
 8001274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001278:	2400      	movs	r4, #0
 800127a:	9400      	str	r4, [sp, #0]
 800127c:	f503 4350 	add.w	r3, r3, #53248	@ 0xd000
 8001280:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001282:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001286:	645a      	str	r2, [r3, #68]	@ 0x44
 8001288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800128a:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 800128e:	9200      	str	r2, [sp, #0]
 8001290:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001292:	9401      	str	r4, [sp, #4]
 8001294:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001296:	f042 0220 	orr.w	r2, r2, #32
 800129a:	631a      	str	r2, [r3, #48]	@ 0x30
 800129c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800129e:	f002 0220 	and.w	r2, r2, #32
 80012a2:	9201      	str	r2, [sp, #4]
 80012a4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	9402      	str	r4, [sp, #8]
 80012a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012aa:	f042 0201 	orr.w	r2, r2, #1
 80012ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80012b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012b2:	f002 0201 	and.w	r2, r2, #1
 80012b6:	9202      	str	r2, [sp, #8]
 80012b8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ba:	9403      	str	r4, [sp, #12]
 80012bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012be:	f042 0202 	orr.w	r2, r2, #2
 80012c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80012c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012c6:	f002 0202 	and.w	r2, r2, #2
 80012ca:	9203      	str	r2, [sp, #12]
 80012cc:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ce:	9404      	str	r4, [sp, #16]
 80012d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80012d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012da:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80012de:	9204      	str	r2, [sp, #16]
 80012e0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e2:	9405      	str	r4, [sp, #20]
 80012e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012e6:	f042 0204 	orr.w	r2, r2, #4
 80012ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80012ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ee:	f002 0204 	and.w	r2, r2, #4
 80012f2:	9205      	str	r2, [sp, #20]
 80012f4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	9406      	str	r4, [sp, #24]
 80012f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012fa:	f042 0208 	orr.w	r2, r2, #8
 80012fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	9306      	str	r3, [sp, #24]
 8001308:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800130a:	f44f 6a80 	mov.w	sl, #1024	@ 0x400
 800130e:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001312:	2502      	movs	r5, #2
 8001314:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001316:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001318:	260e      	movs	r6, #14
 800131a:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800131c:	a907      	add	r1, sp, #28
 800131e:	483f      	ldr	r0, [pc, #252]	@ (800141c <HAL_LTDC_MspInit+0x1c4>)
 8001320:	f000 fe70 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001324:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001328:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132e:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001330:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	a907      	add	r1, sp, #28
 8001334:	483a      	ldr	r0, [pc, #232]	@ (8001420 <HAL_LTDC_MspInit+0x1c8>)
 8001336:	f000 fe65 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800133a:	2303      	movs	r3, #3
 800133c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001342:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001344:	f04f 0809 	mov.w	r8, #9
 8001348:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134c:	4f35      	ldr	r7, [pc, #212]	@ (8001424 <HAL_LTDC_MspInit+0x1cc>)
 800134e:	a907      	add	r1, sp, #28
 8001350:	4638      	mov	r0, r7
 8001352:	f000 fe57 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001356:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800135a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001360:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001362:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	a907      	add	r1, sp, #28
 8001366:	4638      	mov	r0, r7
 8001368:	f000 fe4c 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800136c:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001370:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001372:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001376:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001378:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800137a:	f507 57a0 	add.w	r7, r7, #5120	@ 0x1400
 800137e:	a907      	add	r1, sp, #28
 8001380:	4638      	mov	r0, r7
 8001382:	f000 fe3f 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin;
 8001386:	23c0      	movs	r3, #192	@ 0xc0
 8001388:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800138e:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001390:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001392:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 8001428 <HAL_LTDC_MspInit+0x1d0>
 8001396:	a907      	add	r1, sp, #28
 8001398:	4648      	mov	r0, r9
 800139a:	f000 fe33 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R2_Pin;
 800139e:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013a8:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(R2_GPIO_Port, &GPIO_InitStruct);
 80013aa:	a907      	add	r1, sp, #28
 80013ac:	4648      	mov	r0, r9
 80013ae:	f000 fe29 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G7_Pin;
 80013b2:	2308      	movs	r3, #8
 80013b4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b8:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ba:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013bc:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 80013be:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 80013c2:	a907      	add	r1, sp, #28
 80013c4:	4648      	mov	r0, r9
 80013c6:	f000 fe1d 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B2_Pin;
 80013ca:	2340      	movs	r3, #64	@ 0x40
 80013cc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d2:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013d4:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80013d6:	a907      	add	r1, sp, #28
 80013d8:	4648      	mov	r0, r9
 80013da:	f000 fe13 	bl	8002004 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80013de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013e2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e8:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80013ea:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013ee:	a907      	add	r1, sp, #28
 80013f0:	4638      	mov	r0, r7
 80013f2:	f000 fe07 	bl	8002004 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 80013f6:	4622      	mov	r2, r4
 80013f8:	4621      	mov	r1, r4
 80013fa:	2058      	movs	r0, #88	@ 0x58
 80013fc:	f000 fcc2 	bl	8001d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001400:	2058      	movs	r0, #88	@ 0x58
 8001402:	f000 fccf 	bl	8001da4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 8001406:	4622      	mov	r2, r4
 8001408:	4621      	mov	r1, r4
 800140a:	2059      	movs	r0, #89	@ 0x59
 800140c:	f000 fcba 	bl	8001d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 8001410:	2059      	movs	r0, #89	@ 0x59
 8001412:	f000 fcc7 	bl	8001da4 <HAL_NVIC_EnableIRQ>
}
 8001416:	e72c      	b.n	8001272 <HAL_LTDC_MspInit+0x1a>
 8001418:	40016800 	.word	0x40016800
 800141c:	40021400 	.word	0x40021400
 8001420:	40020000 	.word	0x40020000
 8001424:	40020400 	.word	0x40020400
 8001428:	40020800 	.word	0x40020800

0800142c <HAL_SPI_MspInit>:
{
 800142c:	b500      	push	{lr}
 800142e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	2300      	movs	r3, #0
 8001432:	9303      	str	r3, [sp, #12]
 8001434:	9304      	str	r3, [sp, #16]
 8001436:	9305      	str	r3, [sp, #20]
 8001438:	9306      	str	r3, [sp, #24]
 800143a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI5)
 800143c:	6802      	ldr	r2, [r0, #0]
 800143e:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <HAL_SPI_MspInit+0x64>)
 8001440:	429a      	cmp	r2, r3
 8001442:	d002      	beq.n	800144a <HAL_SPI_MspInit+0x1e>
}
 8001444:	b009      	add	sp, #36	@ 0x24
 8001446:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI5_CLK_ENABLE();
 800144a:	2100      	movs	r1, #0
 800144c:	9101      	str	r1, [sp, #4]
 800144e:	f503 4368 	add.w	r3, r3, #59392	@ 0xe800
 8001452:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001454:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001458:	645a      	str	r2, [r3, #68]	@ 0x44
 800145a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800145c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001460:	9201      	str	r2, [sp, #4]
 8001462:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001464:	9102      	str	r1, [sp, #8]
 8001466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001468:	f042 0220 	orr.w	r2, r2, #32
 800146c:	631a      	str	r2, [r3, #48]	@ 0x30
 800146e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001470:	f003 0320 	and.w	r3, r3, #32
 8001474:	9302      	str	r3, [sp, #8]
 8001476:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001478:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800147c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001482:	2305      	movs	r3, #5
 8001484:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001486:	a903      	add	r1, sp, #12
 8001488:	4802      	ldr	r0, [pc, #8]	@ (8001494 <HAL_SPI_MspInit+0x68>)
 800148a:	f000 fdbb 	bl	8002004 <HAL_GPIO_Init>
}
 800148e:	e7d9      	b.n	8001444 <HAL_SPI_MspInit+0x18>
 8001490:	40015000 	.word	0x40015000
 8001494:	40021400 	.word	0x40021400

08001498 <HAL_TIM_Base_MspInit>:
  if(htim_base->Instance==TIM1)
 8001498:	6802      	ldr	r2, [r0, #0]
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_TIM_Base_MspInit+0x28>)
 800149c:	429a      	cmp	r2, r3
 800149e:	d000      	beq.n	80014a2 <HAL_TIM_Base_MspInit+0xa>
 80014a0:	4770      	bx	lr
{
 80014a2:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <HAL_TIM_Base_MspInit+0x2c>)
 80014aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80014ac:	f042 0201 	orr.w	r2, r2, #1
 80014b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80014b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	9b01      	ldr	r3, [sp, #4]
}
 80014bc:	b002      	add	sp, #8
 80014be:	4770      	bx	lr
 80014c0:	40010000 	.word	0x40010000
 80014c4:	40023800 	.word	0x40023800

080014c8 <HAL_UART_MspInit>:
{
 80014c8:	b530      	push	{r4, r5, lr}
 80014ca:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	2300      	movs	r3, #0
 80014ce:	9303      	str	r3, [sp, #12]
 80014d0:	9304      	str	r3, [sp, #16]
 80014d2:	9305      	str	r3, [sp, #20]
 80014d4:	9306      	str	r3, [sp, #24]
 80014d6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80014d8:	6802      	ldr	r2, [r0, #0]
 80014da:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80014de:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d001      	beq.n	80014ea <HAL_UART_MspInit+0x22>
}
 80014e6:	b009      	add	sp, #36	@ 0x24
 80014e8:	bd30      	pop	{r4, r5, pc}
 80014ea:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 80014ec:	2500      	movs	r5, #0
 80014ee:	9501      	str	r5, [sp, #4]
 80014f0:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80014f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80014f6:	f042 0210 	orr.w	r2, r2, #16
 80014fa:	645a      	str	r2, [r3, #68]	@ 0x44
 80014fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80014fe:	f002 0210 	and.w	r2, r2, #16
 8001502:	9201      	str	r2, [sp, #4]
 8001504:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	9502      	str	r5, [sp, #8]
 8001508:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800150a:	f042 0201 	orr.w	r2, r2, #1
 800150e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	9302      	str	r3, [sp, #8]
 8001518:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800151a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800151e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001524:	2303      	movs	r3, #3
 8001526:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001528:	2307      	movs	r3, #7
 800152a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152c:	a903      	add	r1, sp, #12
 800152e:	480f      	ldr	r0, [pc, #60]	@ (800156c <HAL_UART_MspInit+0xa4>)
 8001530:	f000 fd68 	bl	8002004 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001534:	480e      	ldr	r0, [pc, #56]	@ (8001570 <HAL_UART_MspInit+0xa8>)
 8001536:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <HAL_UART_MspInit+0xac>)
 8001538:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800153a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800153e:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001540:	6085      	str	r5, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001542:	60c5      	str	r5, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001544:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001548:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800154a:	6145      	str	r5, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800154c:	6185      	str	r5, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800154e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001552:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001554:	6205      	str	r5, [r0, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001556:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001558:	f000 fcb8 	bl	8001ecc <HAL_DMA_Init>
 800155c:	b918      	cbnz	r0, 8001566 <HAL_UART_MspInit+0x9e>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800155e:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <HAL_UART_MspInit+0xa8>)
 8001560:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001562:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8001564:	e7bf      	b.n	80014e6 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8001566:	f7ff fb0b 	bl	8000b80 <Error_Handler>
 800156a:	e7f8      	b.n	800155e <HAL_UART_MspInit+0x96>
 800156c:	40020000 	.word	0x40020000
 8001570:	200002c0 	.word	0x200002c0
 8001574:	40026440 	.word	0x40026440

08001578 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001578:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800157a:	f7ff fd1b 	bl	8000fb4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800157e:	bd08      	pop	{r3, pc}

08001580 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001580:	b530      	push	{r4, r5, lr}
 8001582:	b089      	sub	sp, #36	@ 0x24
 8001584:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	4b21      	ldr	r3, [pc, #132]	@ (8001610 <HAL_InitTick+0x90>)
 800158c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800158e:	f042 0210 	orr.w	r2, r2, #16
 8001592:	641a      	str	r2, [r3, #64]	@ 0x40
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f003 0310 	and.w	r3, r3, #16
 800159a:	9301      	str	r3, [sp, #4]
 800159c:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800159e:	a902      	add	r1, sp, #8
 80015a0:	a803      	add	r0, sp, #12
 80015a2:	f001 f97f 	bl	80028a4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015a6:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015a8:	b9cb      	cbnz	r3, 80015de <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015aa:	f001 f95b 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 80015ae:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015b0:	4a18      	ldr	r2, [pc, #96]	@ (8001614 <HAL_InitTick+0x94>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	0c9b      	lsrs	r3, r3, #18
 80015b8:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015ba:	4817      	ldr	r0, [pc, #92]	@ (8001618 <HAL_InitTick+0x98>)
 80015bc:	4a17      	ldr	r2, [pc, #92]	@ (800161c <HAL_InitTick+0x9c>)
 80015be:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015c4:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80015c6:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015cc:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ce:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80015d0:	f001 fb98 	bl	8002d04 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80015d4:	4605      	mov	r5, r0
 80015d6:	b130      	cbz	r0, 80015e6 <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 80015d8:	4628      	mov	r0, r5
 80015da:	b009      	add	sp, #36	@ 0x24
 80015dc:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015de:	f001 f941 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 80015e2:	0043      	lsls	r3, r0, #1
 80015e4:	e7e4      	b.n	80015b0 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015e6:	480c      	ldr	r0, [pc, #48]	@ (8001618 <HAL_InitTick+0x98>)
 80015e8:	f001 fa28 	bl	8002a3c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80015ec:	4605      	mov	r5, r0
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d1f2      	bne.n	80015d8 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015f2:	2036      	movs	r0, #54	@ 0x36
 80015f4:	f000 fbd6 	bl	8001da4 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f8:	2c0f      	cmp	r4, #15
 80015fa:	d901      	bls.n	8001600 <HAL_InitTick+0x80>
        status = HAL_ERROR;
 80015fc:	2501      	movs	r5, #1
 80015fe:	e7eb      	b.n	80015d8 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001600:	2200      	movs	r2, #0
 8001602:	4621      	mov	r1, r4
 8001604:	2036      	movs	r0, #54	@ 0x36
 8001606:	f000 fbbd 	bl	8001d84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160a:	4b05      	ldr	r3, [pc, #20]	@ (8001620 <HAL_InitTick+0xa0>)
 800160c:	601c      	str	r4, [r3, #0]
 800160e:	e7e3      	b.n	80015d8 <HAL_InitTick+0x58>
 8001610:	40023800 	.word	0x40023800
 8001614:	431bde83 	.word	0x431bde83
 8001618:	200005b8 	.word	0x200005b8
 800161c:	40001000 	.word	0x40001000
 8001620:	20000008 	.word	0x20000008

08001624 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001624:	e7fe      	b.n	8001624 <NMI_Handler>

08001626 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001626:	e7fe      	b.n	8001626 <HardFault_Handler>

08001628 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <MemManage_Handler>

0800162a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162a:	e7fe      	b.n	800162a <BusFault_Handler>

0800162c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800162c:	e7fe      	b.n	800162c <UsageFault_Handler>

0800162e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800162e:	4770      	bx	lr

08001630 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001630:	4770      	bx	lr

08001632 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001632:	4770      	bx	lr

08001634 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001634:	4770      	bx	lr
	...

08001638 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001638:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800163a:	4802      	ldr	r0, [pc, #8]	@ (8001644 <TIM6_DAC_IRQHandler+0xc>)
 800163c:	f001 fa46 	bl	8002acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001640:	bd08      	pop	{r3, pc}
 8001642:	bf00      	nop
 8001644:	200005b8 	.word	0x200005b8

08001648 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001648:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800164a:	4802      	ldr	r0, [pc, #8]	@ (8001654 <LTDC_IRQHandler+0xc>)
 800164c:	f001 f863 	bl	8002716 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001650:	bd08      	pop	{r3, pc}
 8001652:	bf00      	nop
 8001654:	20000408 	.word	0x20000408

08001658 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8001658:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800165a:	4802      	ldr	r0, [pc, #8]	@ (8001664 <LTDC_ER_IRQHandler+0xc>)
 800165c:	f001 f85b 	bl	8002716 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 8001660:	bd08      	pop	{r3, pc}
 8001662:	bf00      	nop
 8001664:	20000408 	.word	0x20000408

08001668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001668:	b510      	push	{r4, lr}
 800166a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800166c:	4a0c      	ldr	r2, [pc, #48]	@ (80016a0 <_sbrk+0x38>)
 800166e:	490d      	ldr	r1, [pc, #52]	@ (80016a4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001670:	480d      	ldr	r0, [pc, #52]	@ (80016a8 <_sbrk+0x40>)
 8001672:	6800      	ldr	r0, [r0, #0]
 8001674:	b140      	cbz	r0, 8001688 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001676:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <_sbrk+0x40>)
 8001678:	6800      	ldr	r0, [r0, #0]
 800167a:	4403      	add	r3, r0
 800167c:	1a52      	subs	r2, r2, r1
 800167e:	4293      	cmp	r3, r2
 8001680:	d806      	bhi.n	8001690 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001682:	4a09      	ldr	r2, [pc, #36]	@ (80016a8 <_sbrk+0x40>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001686:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001688:	4807      	ldr	r0, [pc, #28]	@ (80016a8 <_sbrk+0x40>)
 800168a:	4c08      	ldr	r4, [pc, #32]	@ (80016ac <_sbrk+0x44>)
 800168c:	6004      	str	r4, [r0, #0]
 800168e:	e7f2      	b.n	8001676 <_sbrk+0xe>
    errno = ENOMEM;
 8001690:	f001 ffe0 	bl	8003654 <__errno>
 8001694:	230c      	movs	r3, #12
 8001696:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001698:	f04f 30ff 	mov.w	r0, #4294967295
 800169c:	e7f3      	b.n	8001686 <_sbrk+0x1e>
 800169e:	bf00      	nop
 80016a0:	20030000 	.word	0x20030000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	20000600 	.word	0x20000600
 80016ac:	20000750 	.word	0x20000750

080016b0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b0:	4a03      	ldr	r2, [pc, #12]	@ (80016c0 <SystemInit+0x10>)
 80016b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80016b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016be:	4770      	bx	lr
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016c8:	f7ff fff2 	bl	80016b0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016cc:	480c      	ldr	r0, [pc, #48]	@ (8001700 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ce:	490d      	ldr	r1, [pc, #52]	@ (8001704 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001708 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d4:	e002      	b.n	80016dc <LoopCopyDataInit>

080016d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016da:	3304      	adds	r3, #4

080016dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e0:	d3f9      	bcc.n	80016d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e2:	4a0a      	ldr	r2, [pc, #40]	@ (800170c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001710 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e8:	e001      	b.n	80016ee <LoopFillZerobss>

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ec:	3204      	adds	r2, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016f2:	f001 ffb5 	bl	8003660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016f6:	f7ff fc3d 	bl	8000f74 <main>
  bx  lr    
 80016fa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016fc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001704:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001708:	08004014 	.word	0x08004014
  ldr r2, =_sbss
 800170c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001710:	20000750 	.word	0x20000750

08001714 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001714:	e7fe      	b.n	8001714 <ADC_IRQHandler>
	...

08001718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001718:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800171a:	4b0b      	ldr	r3, [pc, #44]	@ (8001748 <HAL_Init+0x30>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001722:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800172a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001732:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f000 fb13 	bl	8001d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	200f      	movs	r0, #15
 800173c:	f7ff ff20 	bl	8001580 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fcac 	bl	800109c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001744:	2000      	movs	r0, #0
 8001746:	bd08      	pop	{r3, pc}
 8001748:	40023c00 	.word	0x40023c00

0800174c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800174c:	4a03      	ldr	r2, [pc, #12]	@ (800175c <HAL_IncTick+0x10>)
 800174e:	6811      	ldr	r1, [r2, #0]
 8001750:	4b03      	ldr	r3, [pc, #12]	@ (8001760 <HAL_IncTick+0x14>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	440b      	add	r3, r1
 8001756:	6013      	str	r3, [r2, #0]
}
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000604 	.word	0x20000604
 8001760:	20000004 	.word	0x20000004

08001764 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001764:	4b01      	ldr	r3, [pc, #4]	@ (800176c <HAL_GetTick+0x8>)
 8001766:	6818      	ldr	r0, [r3, #0]
}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000604 	.word	0x20000604

08001770 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001770:	4b4a      	ldr	r3, [pc, #296]	@ (800189c <ADC_Init+0x12c>)
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001778:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	6841      	ldr	r1, [r0, #4]
 800177e:	430a      	orrs	r2, r1
 8001780:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001782:	6802      	ldr	r2, [r0, #0]
 8001784:	6853      	ldr	r3, [r2, #4]
 8001786:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800178a:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800178c:	6802      	ldr	r2, [r0, #0]
 800178e:	6853      	ldr	r3, [r2, #4]
 8001790:	6901      	ldr	r1, [r0, #16]
 8001792:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001796:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001798:	6802      	ldr	r2, [r0, #0]
 800179a:	6853      	ldr	r3, [r2, #4]
 800179c:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80017a0:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80017a2:	6802      	ldr	r2, [r0, #0]
 80017a4:	6853      	ldr	r3, [r2, #4]
 80017a6:	6881      	ldr	r1, [r0, #8]
 80017a8:	430b      	orrs	r3, r1
 80017aa:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80017ac:	6802      	ldr	r2, [r0, #0]
 80017ae:	6893      	ldr	r3, [r2, #8]
 80017b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80017b4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017b6:	6802      	ldr	r2, [r0, #0]
 80017b8:	6893      	ldr	r3, [r2, #8]
 80017ba:	68c1      	ldr	r1, [r0, #12]
 80017bc:	430b      	orrs	r3, r1
 80017be:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017c0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80017c2:	4b37      	ldr	r3, [pc, #220]	@ (80018a0 <ADC_Init+0x130>)
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d057      	beq.n	8001878 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017c8:	6802      	ldr	r2, [r0, #0]
 80017ca:	6893      	ldr	r3, [r2, #8]
 80017cc:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80017d0:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017d2:	6802      	ldr	r2, [r0, #0]
 80017d4:	6893      	ldr	r3, [r2, #8]
 80017d6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80017d8:	430b      	orrs	r3, r1
 80017da:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017dc:	6802      	ldr	r2, [r0, #0]
 80017de:	6893      	ldr	r3, [r2, #8]
 80017e0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80017e4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017e6:	6802      	ldr	r2, [r0, #0]
 80017e8:	6893      	ldr	r3, [r2, #8]
 80017ea:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80017ec:	430b      	orrs	r3, r1
 80017ee:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017f0:	6802      	ldr	r2, [r0, #0]
 80017f2:	6893      	ldr	r3, [r2, #8]
 80017f4:	f023 0302 	bic.w	r3, r3, #2
 80017f8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017fa:	6802      	ldr	r2, [r0, #0]
 80017fc:	6893      	ldr	r3, [r2, #8]
 80017fe:	7e01      	ldrb	r1, [r0, #24]
 8001800:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001804:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001806:	f890 3020 	ldrb.w	r3, [r0, #32]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d03f      	beq.n	800188e <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800180e:	6802      	ldr	r2, [r0, #0]
 8001810:	6853      	ldr	r3, [r2, #4]
 8001812:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001816:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001818:	6802      	ldr	r2, [r0, #0]
 800181a:	6853      	ldr	r3, [r2, #4]
 800181c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001820:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001822:	6801      	ldr	r1, [r0, #0]
 8001824:	684b      	ldr	r3, [r1, #4]
 8001826:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001828:	3a01      	subs	r2, #1
 800182a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 800182e:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001830:	6802      	ldr	r2, [r0, #0]
 8001832:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001834:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001838:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800183a:	6801      	ldr	r1, [r0, #0]
 800183c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800183e:	69c2      	ldr	r2, [r0, #28]
 8001840:	3a01      	subs	r2, #1
 8001842:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001846:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001848:	6802      	ldr	r2, [r0, #0]
 800184a:	6893      	ldr	r3, [r2, #8]
 800184c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001850:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001852:	6802      	ldr	r2, [r0, #0]
 8001854:	6893      	ldr	r3, [r2, #8]
 8001856:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 800185a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800185e:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001860:	6802      	ldr	r2, [r0, #0]
 8001862:	6893      	ldr	r3, [r2, #8]
 8001864:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001868:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800186a:	6802      	ldr	r2, [r0, #0]
 800186c:	6893      	ldr	r3, [r2, #8]
 800186e:	6941      	ldr	r1, [r0, #20]
 8001870:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001874:	6093      	str	r3, [r2, #8]
}
 8001876:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001878:	6802      	ldr	r2, [r0, #0]
 800187a:	6893      	ldr	r3, [r2, #8]
 800187c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001880:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001882:	6802      	ldr	r2, [r0, #0]
 8001884:	6893      	ldr	r3, [r2, #8]
 8001886:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800188a:	6093      	str	r3, [r2, #8]
 800188c:	e7b0      	b.n	80017f0 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800188e:	6802      	ldr	r2, [r0, #0]
 8001890:	6853      	ldr	r3, [r2, #4]
 8001892:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001896:	6053      	str	r3, [r2, #4]
 8001898:	e7ca      	b.n	8001830 <ADC_Init+0xc0>
 800189a:	bf00      	nop
 800189c:	40012300 	.word	0x40012300
 80018a0:	0f000001 	.word	0x0f000001

080018a4 <HAL_ADC_Init>:
  if (hadc == NULL)
 80018a4:	b338      	cbz	r0, 80018f6 <HAL_ADC_Init+0x52>
{
 80018a6:	b510      	push	{r4, lr}
 80018a8:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018aa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80018ac:	b143      	cbz	r3, 80018c0 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018b0:	f013 0f10 	tst.w	r3, #16
 80018b4:	d00b      	beq.n	80018ce <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 80018b6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80018b8:	2300      	movs	r3, #0
 80018ba:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80018be:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 80018c0:	f7ff fc08 	bl	80010d4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80018c4:	2300      	movs	r3, #0
 80018c6:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 80018c8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 80018cc:	e7ef      	b.n	80018ae <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80018ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018d4:	f023 0302 	bic.w	r3, r3, #2
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 80018de:	4620      	mov	r0, r4
 80018e0:	f7ff ff46 	bl	8001770 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 80018e4:	2000      	movs	r0, #0
 80018e6:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80018e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018ea:	f023 0303 	bic.w	r3, r3, #3
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6423      	str	r3, [r4, #64]	@ 0x40
 80018f4:	e7e0      	b.n	80018b8 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 80018f6:	2001      	movs	r0, #1
}
 80018f8:	4770      	bx	lr
	...

080018fc <HAL_ADC_Start_DMA>:
{
 80018fc:	b510      	push	{r4, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001902:	2200      	movs	r2, #0
 8001904:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001906:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800190a:	2a01      	cmp	r2, #1
 800190c:	f000 80ae 	beq.w	8001a6c <HAL_ADC_Start_DMA+0x170>
 8001910:	4604      	mov	r4, r0
 8001912:	2201      	movs	r2, #1
 8001914:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001918:	6802      	ldr	r2, [r0, #0]
 800191a:	6890      	ldr	r0, [r2, #8]
 800191c:	f010 0f01 	tst.w	r0, #1
 8001920:	d113      	bne.n	800194a <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 8001922:	6890      	ldr	r0, [r2, #8]
 8001924:	f040 0001 	orr.w	r0, r0, #1
 8001928:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800192a:	4a53      	ldr	r2, [pc, #332]	@ (8001a78 <HAL_ADC_Start_DMA+0x17c>)
 800192c:	6810      	ldr	r0, [r2, #0]
 800192e:	4a53      	ldr	r2, [pc, #332]	@ (8001a7c <HAL_ADC_Start_DMA+0x180>)
 8001930:	fba2 2000 	umull	r2, r0, r2, r0
 8001934:	0c80      	lsrs	r0, r0, #18
 8001936:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800193a:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 800193c:	e002      	b.n	8001944 <HAL_ADC_Start_DMA+0x48>
      counter--;
 800193e:	9801      	ldr	r0, [sp, #4]
 8001940:	3801      	subs	r0, #1
 8001942:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001944:	9801      	ldr	r0, [sp, #4]
 8001946:	2800      	cmp	r0, #0
 8001948:	d1f9      	bne.n	800193e <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800194a:	6822      	ldr	r2, [r4, #0]
 800194c:	6890      	ldr	r0, [r2, #8]
 800194e:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8001952:	d003      	beq.n	800195c <HAL_ADC_Start_DMA+0x60>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001954:	6890      	ldr	r0, [r2, #8]
 8001956:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 800195a:	6090      	str	r0, [r2, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800195c:	6822      	ldr	r2, [r4, #0]
 800195e:	6890      	ldr	r0, [r2, #8]
 8001960:	f010 0f01 	tst.w	r0, #1
 8001964:	d077      	beq.n	8001a56 <HAL_ADC_Start_DMA+0x15a>
    ADC_STATE_CLR_SET(hadc->State,
 8001966:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8001968:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 800196c:	f020 0001 	bic.w	r0, r0, #1
 8001970:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001974:	6420      	str	r0, [r4, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001976:	6852      	ldr	r2, [r2, #4]
 8001978:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800197c:	d005      	beq.n	800198a <HAL_ADC_Start_DMA+0x8e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800197e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001980:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001984:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001988:	6422      	str	r2, [r4, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800198a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800198c:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001990:	d036      	beq.n	8001a00 <HAL_ADC_Start_DMA+0x104>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001992:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001994:	f022 0206 	bic.w	r2, r2, #6
 8001998:	6462      	str	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 800199a:	2200      	movs	r2, #0
 800199c:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019a0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80019a2:	4837      	ldr	r0, [pc, #220]	@ (8001a80 <HAL_ADC_Start_DMA+0x184>)
 80019a4:	63d0      	str	r0, [r2, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019a6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80019a8:	4836      	ldr	r0, [pc, #216]	@ (8001a84 <HAL_ADC_Start_DMA+0x188>)
 80019aa:	6410      	str	r0, [r2, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80019ae:	4836      	ldr	r0, [pc, #216]	@ (8001a88 <HAL_ADC_Start_DMA+0x18c>)
 80019b0:	64d0      	str	r0, [r2, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019b2:	6822      	ldr	r2, [r4, #0]
 80019b4:	f06f 0022 	mvn.w	r0, #34	@ 0x22
 80019b8:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019ba:	6820      	ldr	r0, [r4, #0]
 80019bc:	6842      	ldr	r2, [r0, #4]
 80019be:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80019c2:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80019c4:	6820      	ldr	r0, [r4, #0]
 80019c6:	6882      	ldr	r2, [r0, #8]
 80019c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80019cc:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019ce:	6820      	ldr	r0, [r4, #0]
 80019d0:	460a      	mov	r2, r1
 80019d2:	f100 014c 	add.w	r1, r0, #76	@ 0x4c
 80019d6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019d8:	f000 fade 	bl	8001f98 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019dc:	4b2b      	ldr	r3, [pc, #172]	@ (8001a8c <HAL_ADC_Start_DMA+0x190>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f013 0f1f 	tst.w	r3, #31
 80019e4:	d127      	bne.n	8001a36 <HAL_ADC_Start_DMA+0x13a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	4a29      	ldr	r2, [pc, #164]	@ (8001a90 <HAL_ADC_Start_DMA+0x194>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d011      	beq.n	8001a12 <HAL_ADC_Start_DMA+0x116>
 80019ee:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d007      	beq.n	8001a06 <HAL_ADC_Start_DMA+0x10a>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80019f6:	4a27      	ldr	r2, [pc, #156]	@ (8001a94 <HAL_ADC_Start_DMA+0x198>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d014      	beq.n	8001a26 <HAL_ADC_Start_DMA+0x12a>
  return HAL_OK;
 80019fc:	2000      	movs	r0, #0
 80019fe:	e033      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001a00:	2200      	movs	r2, #0
 8001a02:	6462      	str	r2, [r4, #68]	@ 0x44
 8001a04:	e7c9      	b.n	800199a <HAL_ADC_Start_DMA+0x9e>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a06:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8001a0a:	6852      	ldr	r2, [r2, #4]
 8001a0c:	f012 0f1f 	tst.w	r2, #31
 8001a10:	d1f1      	bne.n	80019f6 <HAL_ADC_Start_DMA+0xfa>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001a18:	d12a      	bne.n	8001a70 <HAL_ADC_Start_DMA+0x174>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001a22:	2000      	movs	r0, #0
 8001a24:	e020      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a26:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001a2a:	6852      	ldr	r2, [r2, #4]
 8001a2c:	f012 0f10 	tst.w	r2, #16
 8001a30:	d0ef      	beq.n	8001a12 <HAL_ADC_Start_DMA+0x116>
  return HAL_OK;
 8001a32:	2000      	movs	r0, #0
 8001a34:	e018      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a36:	6823      	ldr	r3, [r4, #0]
 8001a38:	4a15      	ldr	r2, [pc, #84]	@ (8001a90 <HAL_ADC_Start_DMA+0x194>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d001      	beq.n	8001a42 <HAL_ADC_Start_DMA+0x146>
  return HAL_OK;
 8001a3e:	2000      	movs	r0, #0
 8001a40:	e012      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001a48:	d114      	bne.n	8001a74 <HAL_ADC_Start_DMA+0x178>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001a52:	2000      	movs	r0, #0
 8001a54:	e008      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a58:	f043 0310 	orr.w	r3, r3, #16
 8001a5c:	6423      	str	r3, [r4, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6463      	str	r3, [r4, #68]	@ 0x44
  return HAL_OK;
 8001a66:	2000      	movs	r0, #0
}
 8001a68:	b002      	add	sp, #8
 8001a6a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001a6c:	2002      	movs	r0, #2
 8001a6e:	e7fb      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
  return HAL_OK;
 8001a70:	2000      	movs	r0, #0
 8001a72:	e7f9      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
 8001a74:	2000      	movs	r0, #0
 8001a76:	e7f7      	b.n	8001a68 <HAL_ADC_Start_DMA+0x16c>
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	431bde83 	.word	0x431bde83
 8001a80:	08001abf 	.word	0x08001abf
 8001a84:	08001a9d 	.word	0x08001a9d
 8001a88:	08001aa9 	.word	0x08001aa9
 8001a8c:	40012300 	.word	0x40012300
 8001a90:	40012000 	.word	0x40012000
 8001a94:	40012200 	.word	0x40012200

08001a98 <HAL_ADC_ConvCpltCallback>:
}
 8001a98:	4770      	bx	lr

08001a9a <HAL_ADC_ConvHalfCpltCallback>:
}
 8001a9a:	4770      	bx	lr

08001a9c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001a9c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a9e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001aa0:	f7ff fffb 	bl	8001a9a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001aa4:	bd08      	pop	{r3, pc}

08001aa6 <HAL_ADC_ErrorCallback>:
}
 8001aa6:	4770      	bx	lr

08001aa8 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001aa8:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001aaa:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001aac:	2340      	movs	r3, #64	@ 0x40
 8001aae:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ab0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001ab2:	f043 0304 	orr.w	r3, r3, #4
 8001ab6:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ab8:	f7ff fff5 	bl	8001aa6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001abc:	bd08      	pop	{r3, pc}

08001abe <ADC_DMAConvCplt>:
{
 8001abe:	b508      	push	{r3, lr}
 8001ac0:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ac2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001ac4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001ac6:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8001aca:	d125      	bne.n	8001b18 <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001acc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001ace:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ad2:	6403      	str	r3, [r0, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ad4:	6803      	ldr	r3, [r0, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001adc:	d119      	bne.n	8001b12 <ADC_DMAConvCplt+0x54>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ade:	7e02      	ldrb	r2, [r0, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ae0:	b9ba      	cbnz	r2, 8001b12 <ADC_DMAConvCplt+0x54>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ae4:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001ae8:	d003      	beq.n	8001af2 <ADC_DMAConvCplt+0x34>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001aea:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001aec:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001af0:	d10f      	bne.n	8001b12 <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	f022 0220 	bic.w	r2, r2, #32
 8001af8:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001afa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b00:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b02:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001b04:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001b08:	d103      	bne.n	8001b12 <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b0a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001b12:	f7ff ffc1 	bl	8001a98 <HAL_ADC_ConvCpltCallback>
}
 8001b16:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001b18:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001b1a:	f012 0f10 	tst.w	r2, #16
 8001b1e:	d104      	bne.n	8001b2a <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b20:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8001b22:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001b24:	4618      	mov	r0, r3
 8001b26:	4790      	blx	r2
}
 8001b28:	e7f5      	b.n	8001b16 <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 8001b2a:	f7ff ffbc 	bl	8001aa6 <HAL_ADC_ErrorCallback>
 8001b2e:	e7f2      	b.n	8001b16 <ADC_DMAConvCplt+0x58>

08001b30 <HAL_ADC_ConfigChannel>:
{
 8001b30:	b430      	push	{r4, r5}
 8001b32:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001b34:	2200      	movs	r2, #0
 8001b36:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001b38:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001b3c:	2a01      	cmp	r2, #1
 8001b3e:	f000 80c0 	beq.w	8001cc2 <HAL_ADC_ConfigChannel+0x192>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2201      	movs	r2, #1
 8001b46:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b4a:	680a      	ldr	r2, [r1, #0]
 8001b4c:	2a09      	cmp	r2, #9
 8001b4e:	d940      	bls.n	8001bd2 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b50:	6804      	ldr	r4, [r0, #0]
 8001b52:	68e0      	ldr	r0, [r4, #12]
 8001b54:	b292      	uxth	r2, r2
 8001b56:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b5a:	3a1e      	subs	r2, #30
 8001b5c:	f04f 0c07 	mov.w	ip, #7
 8001b60:	fa0c f202 	lsl.w	r2, ip, r2
 8001b64:	ea20 0202 	bic.w	r2, r0, r2
 8001b68:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b6a:	681c      	ldr	r4, [r3, #0]
 8001b6c:	68e0      	ldr	r0, [r4, #12]
 8001b6e:	880a      	ldrh	r2, [r1, #0]
 8001b70:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b74:	3a1e      	subs	r2, #30
 8001b76:	688d      	ldr	r5, [r1, #8]
 8001b78:	fa05 f202 	lsl.w	r2, r5, r2
 8001b7c:	4302      	orrs	r2, r0
 8001b7e:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001b80:	684a      	ldr	r2, [r1, #4]
 8001b82:	2a06      	cmp	r2, #6
 8001b84:	d83c      	bhi.n	8001c00 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b86:	681c      	ldr	r4, [r3, #0]
 8001b88:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001b8a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001b8e:	3a05      	subs	r2, #5
 8001b90:	f04f 0c1f 	mov.w	ip, #31
 8001b94:	fa0c f202 	lsl.w	r2, ip, r2
 8001b98:	ea20 0202 	bic.w	r2, r0, r2
 8001b9c:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b9e:	681c      	ldr	r4, [r3, #0]
 8001ba0:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001ba2:	684a      	ldr	r2, [r1, #4]
 8001ba4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ba8:	3a05      	subs	r2, #5
 8001baa:	f8b1 c000 	ldrh.w	ip, [r1]
 8001bae:	fa0c f202 	lsl.w	r2, ip, r2
 8001bb2:	4302      	orrs	r2, r0
 8001bb4:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bb6:	6818      	ldr	r0, [r3, #0]
 8001bb8:	4a43      	ldr	r2, [pc, #268]	@ (8001cc8 <HAL_ADC_ConfigChannel+0x198>)
 8001bba:	4290      	cmp	r0, r2
 8001bbc:	d050      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bbe:	6818      	ldr	r0, [r3, #0]
 8001bc0:	4a41      	ldr	r2, [pc, #260]	@ (8001cc8 <HAL_ADC_ConfigChannel+0x198>)
 8001bc2:	4290      	cmp	r0, r2
 8001bc4:	d059      	beq.n	8001c7a <HAL_ADC_ConfigChannel+0x14a>
  __HAL_UNLOCK(hadc);
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8001bcc:	b002      	add	sp, #8
 8001bce:	bc30      	pop	{r4, r5}
 8001bd0:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001bd2:	6804      	ldr	r4, [r0, #0]
 8001bd4:	6920      	ldr	r0, [r4, #16]
 8001bd6:	b292      	uxth	r2, r2
 8001bd8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001bdc:	f04f 0c07 	mov.w	ip, #7
 8001be0:	fa0c f202 	lsl.w	r2, ip, r2
 8001be4:	ea20 0202 	bic.w	r2, r0, r2
 8001be8:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001bea:	681c      	ldr	r4, [r3, #0]
 8001bec:	6920      	ldr	r0, [r4, #16]
 8001bee:	880a      	ldrh	r2, [r1, #0]
 8001bf0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001bf4:	688d      	ldr	r5, [r1, #8]
 8001bf6:	fa05 f202 	lsl.w	r2, r5, r2
 8001bfa:	4302      	orrs	r2, r0
 8001bfc:	6122      	str	r2, [r4, #16]
 8001bfe:	e7bf      	b.n	8001b80 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001c00:	2a0c      	cmp	r2, #12
 8001c02:	d816      	bhi.n	8001c32 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c04:	681d      	ldr	r5, [r3, #0]
 8001c06:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001c08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c0c:	3a23      	subs	r2, #35	@ 0x23
 8001c0e:	241f      	movs	r4, #31
 8001c10:	fa04 f202 	lsl.w	r2, r4, r2
 8001c14:	ea20 0202 	bic.w	r2, r0, r2
 8001c18:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c1a:	681d      	ldr	r5, [r3, #0]
 8001c1c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001c1e:	684a      	ldr	r2, [r1, #4]
 8001c20:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c24:	3a23      	subs	r2, #35	@ 0x23
 8001c26:	880c      	ldrh	r4, [r1, #0]
 8001c28:	fa04 f202 	lsl.w	r2, r4, r2
 8001c2c:	4302      	orrs	r2, r0
 8001c2e:	632a      	str	r2, [r5, #48]	@ 0x30
 8001c30:	e7c1      	b.n	8001bb6 <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c32:	681d      	ldr	r5, [r3, #0]
 8001c34:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001c36:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c3a:	3a41      	subs	r2, #65	@ 0x41
 8001c3c:	241f      	movs	r4, #31
 8001c3e:	fa04 f202 	lsl.w	r2, r4, r2
 8001c42:	ea20 0202 	bic.w	r2, r0, r2
 8001c46:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c48:	681d      	ldr	r5, [r3, #0]
 8001c4a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001c4c:	684a      	ldr	r2, [r1, #4]
 8001c4e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c52:	3a41      	subs	r2, #65	@ 0x41
 8001c54:	880c      	ldrh	r4, [r1, #0]
 8001c56:	fa04 f202 	lsl.w	r2, r4, r2
 8001c5a:	4302      	orrs	r2, r0
 8001c5c:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001c5e:	e7aa      	b.n	8001bb6 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c60:	680a      	ldr	r2, [r1, #0]
 8001c62:	2a12      	cmp	r2, #18
 8001c64:	d1ab      	bne.n	8001bbe <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001c66:	4a19      	ldr	r2, [pc, #100]	@ (8001ccc <HAL_ADC_ConfigChannel+0x19c>)
 8001c68:	6850      	ldr	r0, [r2, #4]
 8001c6a:	f420 0000 	bic.w	r0, r0, #8388608	@ 0x800000
 8001c6e:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c70:	6850      	ldr	r0, [r2, #4]
 8001c72:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 8001c76:	6050      	str	r0, [r2, #4]
 8001c78:	e7a1      	b.n	8001bbe <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c7a:	680a      	ldr	r2, [r1, #0]
 8001c7c:	4814      	ldr	r0, [pc, #80]	@ (8001cd0 <HAL_ADC_ConfigChannel+0x1a0>)
 8001c7e:	4282      	cmp	r2, r0
 8001c80:	d001      	beq.n	8001c86 <HAL_ADC_ConfigChannel+0x156>
 8001c82:	2a11      	cmp	r2, #17
 8001c84:	d19f      	bne.n	8001bc6 <HAL_ADC_ConfigChannel+0x96>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c86:	4a11      	ldr	r2, [pc, #68]	@ (8001ccc <HAL_ADC_ConfigChannel+0x19c>)
 8001c88:	6850      	ldr	r0, [r2, #4]
 8001c8a:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 8001c8e:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c90:	6850      	ldr	r0, [r2, #4]
 8001c92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001c96:	6050      	str	r0, [r2, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c98:	6809      	ldr	r1, [r1, #0]
 8001c9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd0 <HAL_ADC_ConfigChannel+0x1a0>)
 8001c9c:	4291      	cmp	r1, r2
 8001c9e:	d192      	bne.n	8001bc6 <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd4 <HAL_ADC_ConfigChannel+0x1a4>)
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	490c      	ldr	r1, [pc, #48]	@ (8001cd8 <HAL_ADC_ConfigChannel+0x1a8>)
 8001ca6:	fba1 1202 	umull	r1, r2, r1, r2
 8001caa:	0c92      	lsrs	r2, r2, #18
 8001cac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001cb0:	0052      	lsls	r2, r2, #1
 8001cb2:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001cb4:	9a01      	ldr	r2, [sp, #4]
 8001cb6:	2a00      	cmp	r2, #0
 8001cb8:	d085      	beq.n	8001bc6 <HAL_ADC_ConfigChannel+0x96>
        counter--;
 8001cba:	9a01      	ldr	r2, [sp, #4]
 8001cbc:	3a01      	subs	r2, #1
 8001cbe:	9201      	str	r2, [sp, #4]
 8001cc0:	e7f8      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 8001cc2:	2002      	movs	r0, #2
 8001cc4:	e782      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x9c>
 8001cc6:	bf00      	nop
 8001cc8:	40012000 	.word	0x40012000
 8001ccc:	40012300 	.word	0x40012300
 8001cd0:	10000012 	.word	0x10000012
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	431bde83 	.word	0x431bde83

08001cdc <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	db07      	blt.n	8001cf0 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ce0:	f000 021f 	and.w	r2, r0, #31
 8001ce4:	0940      	lsrs	r0, r0, #5
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	4093      	lsls	r3, r2
 8001cea:	4a02      	ldr	r2, [pc, #8]	@ (8001cf4 <__NVIC_EnableIRQ+0x18>)
 8001cec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000e100 	.word	0xe000e100

08001cf8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	db08      	blt.n	8001d0e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	0109      	lsls	r1, r1, #4
 8001cfe:	b2c9      	uxtb	r1, r1
 8001d00:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001d04:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001d08:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001d0c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0e:	f000 000f 	and.w	r0, r0, #15
 8001d12:	0109      	lsls	r1, r1, #4
 8001d14:	b2c9      	uxtb	r1, r1
 8001d16:	4b01      	ldr	r3, [pc, #4]	@ (8001d1c <__NVIC_SetPriority+0x24>)
 8001d18:	5419      	strb	r1, [r3, r0]
  }
}
 8001d1a:	4770      	bx	lr
 8001d1c:	e000ed14 	.word	0xe000ed14

08001d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d20:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d22:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d26:	f1c0 0c07 	rsb	ip, r0, #7
 8001d2a:	f1bc 0f04 	cmp.w	ip, #4
 8001d2e:	bf28      	it	cs
 8001d30:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d34:	1d03      	adds	r3, r0, #4
 8001d36:	2b06      	cmp	r3, #6
 8001d38:	d90f      	bls.n	8001d5a <NVIC_EncodePriority+0x3a>
 8001d3a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	f04f 3eff 	mov.w	lr, #4294967295
 8001d40:	fa0e f00c 	lsl.w	r0, lr, ip
 8001d44:	ea21 0100 	bic.w	r1, r1, r0
 8001d48:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d4a:	fa0e fe03 	lsl.w	lr, lr, r3
 8001d4e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001d52:	ea41 0002 	orr.w	r0, r1, r2
 8001d56:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e7ee      	b.n	8001d3c <NVIC_EncodePriority+0x1c>
	...

08001d60 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d62:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d64:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d68:	041b      	lsls	r3, r3, #16
 8001d6a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d6c:	0200      	lsls	r0, r0, #8
 8001d6e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d72:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001d7c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d7e:	4770      	bx	lr
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d84:	b510      	push	{r4, lr}
 8001d86:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d88:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_NVIC_SetPriority+0x1c>)
 8001d8a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d8c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001d90:	f7ff ffc6 	bl	8001d20 <NVIC_EncodePriority>
 8001d94:	4601      	mov	r1, r0
 8001d96:	4620      	mov	r0, r4
 8001d98:	f7ff ffae 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001d9c:	bd10      	pop	{r4, pc}
 8001d9e:	bf00      	nop
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da6:	f7ff ff99 	bl	8001cdc <__NVIC_EnableIRQ>
}
 8001daa:	bd08      	pop	{r3, pc}

08001dac <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001dac:	b158      	cbz	r0, 8001dc6 <HAL_CRC_Init+0x1a>
{
 8001dae:	b510      	push	{r4, lr}
 8001db0:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001db2:	7943      	ldrb	r3, [r0, #5]
 8001db4:	b11b      	cbz	r3, 8001dbe <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001db6:	2301      	movs	r3, #1
 8001db8:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001dba:	2000      	movs	r0, #0
}
 8001dbc:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001dbe:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8001dc0:	f7ff f9de 	bl	8001180 <HAL_CRC_MspInit>
 8001dc4:	e7f7      	b.n	8001db6 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8001dc6:	2001      	movs	r0, #1
}
 8001dc8:	4770      	bx	lr

08001dca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dca:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001dcc:	6805      	ldr	r5, [r0, #0]
 8001dce:	682c      	ldr	r4, [r5, #0]
 8001dd0:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8001dd4:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001dd6:	6804      	ldr	r4, [r0, #0]
 8001dd8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dda:	6883      	ldr	r3, [r0, #8]
 8001ddc:	2b40      	cmp	r3, #64	@ 0x40
 8001dde:	d005      	beq.n	8001dec <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001de0:	6803      	ldr	r3, [r0, #0]
 8001de2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001de4:	6803      	ldr	r3, [r0, #0]
 8001de6:	60da      	str	r2, [r3, #12]
  }
}
 8001de8:	bc30      	pop	{r4, r5}
 8001dea:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8001dec:	6803      	ldr	r3, [r0, #0]
 8001dee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001df0:	6803      	ldr	r3, [r0, #0]
 8001df2:	60d9      	str	r1, [r3, #12]
 8001df4:	e7f8      	b.n	8001de8 <DMA_SetConfig+0x1e>
	...

08001df8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001df8:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001dfa:	6803      	ldr	r3, [r0, #0]
 8001dfc:	b2d9      	uxtb	r1, r3
 8001dfe:	3910      	subs	r1, #16
 8001e00:	4a0c      	ldr	r2, [pc, #48]	@ (8001e34 <DMA_CalcBaseAndBitshift+0x3c>)
 8001e02:	fba2 4201 	umull	r4, r2, r2, r1
 8001e06:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e08:	4c0b      	ldr	r4, [pc, #44]	@ (8001e38 <DMA_CalcBaseAndBitshift+0x40>)
 8001e0a:	5ca2      	ldrb	r2, [r4, r2]
 8001e0c:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e0e:	295f      	cmp	r1, #95	@ 0x5f
 8001e10:	d909      	bls.n	8001e26 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e16:	f023 0303 	bic.w	r3, r3, #3
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001e1e:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001e20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e24:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e2a:	f023 0303 	bic.w	r3, r3, #3
 8001e2e:	6583      	str	r3, [r0, #88]	@ 0x58
 8001e30:	e7f5      	b.n	8001e1e <DMA_CalcBaseAndBitshift+0x26>
 8001e32:	bf00      	nop
 8001e34:	aaaaaaab 	.word	0xaaaaaaab
 8001e38:	08003fc8 	.word	0x08003fc8

08001e3c <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e3c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e3e:	6982      	ldr	r2, [r0, #24]
 8001e40:	b992      	cbnz	r2, 8001e68 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d00a      	beq.n	8001e5c <DMA_CheckFifoParam+0x20>
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d002      	beq.n	8001e50 <DMA_CheckFifoParam+0x14>
 8001e4a:	b10b      	cbz	r3, 8001e50 <DMA_CheckFifoParam+0x14>
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e50:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e52:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e56:	d128      	bne.n	8001eaa <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001e58:	2000      	movs	r0, #0
 8001e5a:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e5c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e62:	d024      	beq.n	8001eae <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001e64:	2000      	movs	r0, #0
 8001e66:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e68:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001e6c:	d009      	beq.n	8001e82 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d925      	bls.n	8001ebe <DMA_CheckFifoParam+0x82>
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d125      	bne.n	8001ec2 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e76:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e78:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e7c:	d123      	bne.n	8001ec6 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001e7e:	2000      	movs	r0, #0
 8001e80:	4770      	bx	lr
    switch (tmp)
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	d803      	bhi.n	8001e8e <DMA_CheckFifoParam+0x52>
 8001e86:	e8df f003 	tbb	[pc, r3]
 8001e8a:	0414      	.short	0x0414
 8001e8c:	0a14      	.short	0x0a14
 8001e8e:	2000      	movs	r0, #0
 8001e90:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e92:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001e94:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001e98:	d10d      	bne.n	8001eb6 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e9e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001ea0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ea4:	d009      	beq.n	8001eba <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	4770      	bx	lr
        status = HAL_ERROR;
 8001eaa:	2001      	movs	r0, #1
 8001eac:	4770      	bx	lr
        status = HAL_ERROR;
 8001eae:	2001      	movs	r0, #1
 8001eb0:	4770      	bx	lr
      status = HAL_ERROR;
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	4770      	bx	lr
        status = HAL_ERROR;
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	4770      	bx	lr
        status = HAL_ERROR;
 8001eba:	2001      	movs	r0, #1
 8001ebc:	4770      	bx	lr
      status = HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	4770      	bx	lr
    switch (tmp)
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001ec6:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_DMA_Init>:
{
 8001ecc:	b570      	push	{r4, r5, r6, lr}
 8001ece:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff fc48 	bl	8001764 <HAL_GetTick>
  if(hdma == NULL)
 8001ed4:	2c00      	cmp	r4, #0
 8001ed6:	d05b      	beq.n	8001f90 <HAL_DMA_Init+0xc4>
 8001ed8:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001eda:	2302      	movs	r3, #2
 8001edc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ee6:	6822      	ldr	r2, [r4, #0]
 8001ee8:	6813      	ldr	r3, [r2, #0]
 8001eea:	f023 0301 	bic.w	r3, r3, #1
 8001eee:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	f012 0f01 	tst.w	r2, #1
 8001ef8:	d00a      	beq.n	8001f10 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001efa:	f7ff fc33 	bl	8001764 <HAL_GetTick>
 8001efe:	1b43      	subs	r3, r0, r5
 8001f00:	2b05      	cmp	r3, #5
 8001f02:	d9f5      	bls.n	8001ef0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f04:	2320      	movs	r3, #32
 8001f06:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
 8001f0a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8001f0e:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001f10:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f12:	4920      	ldr	r1, [pc, #128]	@ (8001f94 <HAL_DMA_Init+0xc8>)
 8001f14:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f16:	6862      	ldr	r2, [r4, #4]
 8001f18:	68a0      	ldr	r0, [r4, #8]
 8001f1a:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1c:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f1e:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f20:	6920      	ldr	r0, [r4, #16]
 8001f22:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f24:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f26:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f28:	69a0      	ldr	r0, [r4, #24]
 8001f2a:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f2c:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f2e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f30:	6a20      	ldr	r0, [r4, #32]
 8001f32:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f34:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f36:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001f38:	2904      	cmp	r1, #4
 8001f3a:	d01e      	beq.n	8001f7a <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001f3c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001f3e:	6826      	ldr	r6, [r4, #0]
 8001f40:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f42:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001f46:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001f48:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d107      	bne.n	8001f5e <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001f4e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f50:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001f54:	b11b      	cbz	r3, 8001f5e <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f56:	4620      	mov	r0, r4
 8001f58:	f7ff ff70 	bl	8001e3c <DMA_CheckFifoParam>
 8001f5c:	b990      	cbnz	r0, 8001f84 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001f5e:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f60:	4620      	mov	r0, r4
 8001f62:	f7ff ff49 	bl	8001df8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f66:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f68:	233f      	movs	r3, #63	@ 0x3f
 8001f6a:	4093      	lsls	r3, r2
 8001f6c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f6e:	2000      	movs	r0, #0
 8001f70:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001f78:	e7c9      	b.n	8001f0e <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f7a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001f7c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001f7e:	4301      	orrs	r1, r0
 8001f80:	430a      	orrs	r2, r1
 8001f82:	e7db      	b.n	8001f3c <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f84:	2340      	movs	r3, #64	@ 0x40
 8001f86:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001f8e:	e7be      	b.n	8001f0e <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001f90:	2001      	movs	r0, #1
 8001f92:	e7bc      	b.n	8001f0e <HAL_DMA_Init+0x42>
 8001f94:	f010803f 	.word	0xf010803f

08001f98 <HAL_DMA_Start_IT>:
{
 8001f98:	b538      	push	{r3, r4, r5, lr}
 8001f9a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f9c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8001f9e:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8001fa2:	2801      	cmp	r0, #1
 8001fa4:	d02b      	beq.n	8001ffe <HAL_DMA_Start_IT+0x66>
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fac:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8001fb0:	b2c0      	uxtb	r0, r0
 8001fb2:	2801      	cmp	r0, #1
 8001fb4:	d004      	beq.n	8001fc0 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8001fbc:	2002      	movs	r0, #2
}
 8001fbe:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fc0:	2002      	movs	r0, #2
 8001fc2:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fca:	4620      	mov	r0, r4
 8001fcc:	f7ff fefd 	bl	8001dca <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fd0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001fd2:	233f      	movs	r3, #63	@ 0x3f
 8001fd4:	4093      	lsls	r3, r2
 8001fd6:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fd8:	6822      	ldr	r2, [r4, #0]
 8001fda:	6813      	ldr	r3, [r2, #0]
 8001fdc:	f043 0316 	orr.w	r3, r3, #22
 8001fe0:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001fe2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001fe4:	b123      	cbz	r3, 8001ff0 <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fe6:	6822      	ldr	r2, [r4, #0]
 8001fe8:	6813      	ldr	r3, [r2, #0]
 8001fea:	f043 0308 	orr.w	r3, r3, #8
 8001fee:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001ff0:	6822      	ldr	r2, [r4, #0]
 8001ff2:	6813      	ldr	r3, [r2, #0]
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	e7df      	b.n	8001fbe <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8001ffe:	2002      	movs	r0, #2
 8002000:	e7dd      	b.n	8001fbe <HAL_DMA_Start_IT+0x26>
	...

08002004 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002004:	2300      	movs	r3, #0
 8002006:	2b0f      	cmp	r3, #15
 8002008:	f200 80f6 	bhi.w	80021f8 <HAL_GPIO_Init+0x1f4>
{
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	e066      	b.n	80020e0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002012:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002014:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002018:	2403      	movs	r4, #3
 800201a:	fa04 f40e 	lsl.w	r4, r4, lr
 800201e:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002022:	68cc      	ldr	r4, [r1, #12]
 8002024:	fa04 f40e 	lsl.w	r4, r4, lr
 8002028:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800202a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800202c:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800202e:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002032:	684a      	ldr	r2, [r1, #4]
 8002034:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002038:	409a      	lsls	r2, r3
 800203a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 800203c:	6042      	str	r2, [r0, #4]
 800203e:	e05d      	b.n	80020fc <HAL_GPIO_Init+0xf8>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002040:	08dc      	lsrs	r4, r3, #3
 8002042:	3408      	adds	r4, #8
 8002044:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002048:	f003 0507 	and.w	r5, r3, #7
 800204c:	00ad      	lsls	r5, r5, #2
 800204e:	f04f 0e0f 	mov.w	lr, #15
 8002052:	fa0e fe05 	lsl.w	lr, lr, r5
 8002056:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800205a:	690a      	ldr	r2, [r1, #16]
 800205c:	40aa      	lsls	r2, r5
 800205e:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002062:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8002066:	e05d      	b.n	8002124 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002068:	2209      	movs	r2, #9
 800206a:	e000      	b.n	800206e <HAL_GPIO_Init+0x6a>
 800206c:	2200      	movs	r2, #0
 800206e:	fa02 f20e 	lsl.w	r2, r2, lr
 8002072:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002074:	3402      	adds	r4, #2
 8002076:	4d61      	ldr	r5, [pc, #388]	@ (80021fc <HAL_GPIO_Init+0x1f8>)
 8002078:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800207c:	4a60      	ldr	r2, [pc, #384]	@ (8002200 <HAL_GPIO_Init+0x1fc>)
 800207e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002080:	ea6f 020c 	mvn.w	r2, ip
 8002084:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002088:	684e      	ldr	r6, [r1, #4]
 800208a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 800208e:	d001      	beq.n	8002094 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002090:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8002094:	4c5a      	ldr	r4, [pc, #360]	@ (8002200 <HAL_GPIO_Init+0x1fc>)
 8002096:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002098:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800209a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800209e:	684e      	ldr	r6, [r1, #4]
 80020a0:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 80020a4:	d001      	beq.n	80020aa <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80020a6:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 80020aa:	4c55      	ldr	r4, [pc, #340]	@ (8002200 <HAL_GPIO_Init+0x1fc>)
 80020ac:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 80020ae:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80020b0:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020b4:	684e      	ldr	r6, [r1, #4]
 80020b6:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80020ba:	d001      	beq.n	80020c0 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80020bc:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80020c0:	4c4f      	ldr	r4, [pc, #316]	@ (8002200 <HAL_GPIO_Init+0x1fc>)
 80020c2:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020c4:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80020c6:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020c8:	684d      	ldr	r5, [r1, #4]
 80020ca:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 80020ce:	d001      	beq.n	80020d4 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 80020d0:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 80020d4:	4c4a      	ldr	r4, [pc, #296]	@ (8002200 <HAL_GPIO_Init+0x1fc>)
 80020d6:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020d8:	3301      	adds	r3, #1
 80020da:	2b0f      	cmp	r3, #15
 80020dc:	f200 808a 	bhi.w	80021f4 <HAL_GPIO_Init+0x1f0>
    ioposition = 0x01U << position;
 80020e0:	2201      	movs	r2, #1
 80020e2:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020e4:	680c      	ldr	r4, [r1, #0]
 80020e6:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80020ea:	ea32 0404 	bics.w	r4, r2, r4
 80020ee:	d1f3      	bne.n	80020d8 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020f0:	684c      	ldr	r4, [r1, #4]
 80020f2:	f004 0403 	and.w	r4, r4, #3
 80020f6:	3c01      	subs	r4, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d98a      	bls.n	8002012 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020fc:	684a      	ldr	r2, [r1, #4]
 80020fe:	f002 0203 	and.w	r2, r2, #3
 8002102:	2a03      	cmp	r2, #3
 8002104:	d009      	beq.n	800211a <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8002106:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002108:	005d      	lsls	r5, r3, #1
 800210a:	2203      	movs	r2, #3
 800210c:	40aa      	lsls	r2, r5
 800210e:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002112:	688a      	ldr	r2, [r1, #8]
 8002114:	40aa      	lsls	r2, r5
 8002116:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8002118:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800211a:	684a      	ldr	r2, [r1, #4]
 800211c:	f002 0203 	and.w	r2, r2, #3
 8002120:	2a02      	cmp	r2, #2
 8002122:	d08d      	beq.n	8002040 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8002124:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002126:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800212a:	2203      	movs	r2, #3
 800212c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002130:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002134:	684a      	ldr	r2, [r1, #4]
 8002136:	f002 0203 	and.w	r2, r2, #3
 800213a:	fa02 f20e 	lsl.w	r2, r2, lr
 800213e:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002140:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002142:	684a      	ldr	r2, [r1, #4]
 8002144:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8002148:	d0c6      	beq.n	80020d8 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214a:	2200      	movs	r2, #0
 800214c:	9201      	str	r2, [sp, #4]
 800214e:	4a2d      	ldr	r2, [pc, #180]	@ (8002204 <HAL_GPIO_Init+0x200>)
 8002150:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002152:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002156:	6454      	str	r4, [r2, #68]	@ 0x44
 8002158:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800215a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800215e:	9201      	str	r2, [sp, #4]
 8002160:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002162:	089c      	lsrs	r4, r3, #2
 8002164:	1ca5      	adds	r5, r4, #2
 8002166:	4a25      	ldr	r2, [pc, #148]	@ (80021fc <HAL_GPIO_Init+0x1f8>)
 8002168:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800216c:	f003 0e03 	and.w	lr, r3, #3
 8002170:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002174:	220f      	movs	r2, #15
 8002176:	fa02 f20e 	lsl.w	r2, r2, lr
 800217a:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800217e:	4a22      	ldr	r2, [pc, #136]	@ (8002208 <HAL_GPIO_Init+0x204>)
 8002180:	4290      	cmp	r0, r2
 8002182:	f43f af73 	beq.w	800206c <HAL_GPIO_Init+0x68>
 8002186:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800218a:	4290      	cmp	r0, r2
 800218c:	d022      	beq.n	80021d4 <HAL_GPIO_Init+0x1d0>
 800218e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002192:	4290      	cmp	r0, r2
 8002194:	d020      	beq.n	80021d8 <HAL_GPIO_Init+0x1d4>
 8002196:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800219a:	4290      	cmp	r0, r2
 800219c:	d01e      	beq.n	80021dc <HAL_GPIO_Init+0x1d8>
 800219e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021a2:	4290      	cmp	r0, r2
 80021a4:	d01c      	beq.n	80021e0 <HAL_GPIO_Init+0x1dc>
 80021a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021aa:	4290      	cmp	r0, r2
 80021ac:	d01a      	beq.n	80021e4 <HAL_GPIO_Init+0x1e0>
 80021ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021b2:	4290      	cmp	r0, r2
 80021b4:	d018      	beq.n	80021e8 <HAL_GPIO_Init+0x1e4>
 80021b6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021ba:	4290      	cmp	r0, r2
 80021bc:	d016      	beq.n	80021ec <HAL_GPIO_Init+0x1e8>
 80021be:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021c2:	4290      	cmp	r0, r2
 80021c4:	d014      	beq.n	80021f0 <HAL_GPIO_Init+0x1ec>
 80021c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80021ca:	4290      	cmp	r0, r2
 80021cc:	f43f af4c 	beq.w	8002068 <HAL_GPIO_Init+0x64>
 80021d0:	220a      	movs	r2, #10
 80021d2:	e74c      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021d4:	2201      	movs	r2, #1
 80021d6:	e74a      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021d8:	2202      	movs	r2, #2
 80021da:	e748      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021dc:	2203      	movs	r2, #3
 80021de:	e746      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021e0:	2204      	movs	r2, #4
 80021e2:	e744      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021e4:	2205      	movs	r2, #5
 80021e6:	e742      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021e8:	2206      	movs	r2, #6
 80021ea:	e740      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021ec:	2207      	movs	r2, #7
 80021ee:	e73e      	b.n	800206e <HAL_GPIO_Init+0x6a>
 80021f0:	2208      	movs	r2, #8
 80021f2:	e73c      	b.n	800206e <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 80021f4:	b002      	add	sp, #8
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40013800 	.word	0x40013800
 8002200:	40013c00 	.word	0x40013c00
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000

0800220c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800220c:	b10a      	cbz	r2, 8002212 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800220e:	6181      	str	r1, [r0, #24]
 8002210:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002212:	0409      	lsls	r1, r1, #16
 8002214:	6181      	str	r1, [r0, #24]
  }
}
 8002216:	4770      	bx	lr

08002218 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002218:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800221a:	ea01 0203 	and.w	r2, r1, r3
 800221e:	ea21 0103 	bic.w	r1, r1, r3
 8002222:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002226:	6181      	str	r1, [r0, #24]
}
 8002228:	4770      	bx	lr
	...

0800222c <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800222c:	2800      	cmp	r0, #0
 800222e:	f000 80cc 	beq.w	80023ca <HAL_I2C_Init+0x19e>
{
 8002232:	b570      	push	{r4, r5, r6, lr}
 8002234:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002236:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800223a:	2b00      	cmp	r3, #0
 800223c:	d077      	beq.n	800232e <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800223e:	2324      	movs	r3, #36	@ 0x24
 8002240:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002244:	6822      	ldr	r2, [r4, #0]
 8002246:	6813      	ldr	r3, [r2, #0]
 8002248:	f023 0301 	bic.w	r3, r3, #1
 800224c:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800224e:	6822      	ldr	r2, [r4, #0]
 8002250:	6813      	ldr	r3, [r2, #0]
 8002252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002256:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002258:	6822      	ldr	r2, [r4, #0]
 800225a:	6813      	ldr	r3, [r2, #0]
 800225c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002260:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002262:	f000 faff 	bl	8002864 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002266:	6862      	ldr	r2, [r4, #4]
 8002268:	4b5a      	ldr	r3, [pc, #360]	@ (80023d4 <HAL_I2C_Init+0x1a8>)
 800226a:	429a      	cmp	r2, r3
 800226c:	d864      	bhi.n	8002338 <HAL_I2C_Init+0x10c>
 800226e:	4b5a      	ldr	r3, [pc, #360]	@ (80023d8 <HAL_I2C_Init+0x1ac>)
 8002270:	4298      	cmp	r0, r3
 8002272:	bf8c      	ite	hi
 8002274:	2300      	movhi	r3, #0
 8002276:	2301      	movls	r3, #1
 8002278:	2b00      	cmp	r3, #0
 800227a:	f040 80a8 	bne.w	80023ce <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800227e:	4957      	ldr	r1, [pc, #348]	@ (80023dc <HAL_I2C_Init+0x1b0>)
 8002280:	fba1 3100 	umull	r3, r1, r1, r0
 8002284:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002286:	6825      	ldr	r5, [r4, #0]
 8002288:	686a      	ldr	r2, [r5, #4]
 800228a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800228e:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8002292:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002294:	6821      	ldr	r1, [r4, #0]
 8002296:	6a0a      	ldr	r2, [r1, #32]
 8002298:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800229c:	6866      	ldr	r6, [r4, #4]
 800229e:	4d4d      	ldr	r5, [pc, #308]	@ (80023d4 <HAL_I2C_Init+0x1a8>)
 80022a0:	42ae      	cmp	r6, r5
 80022a2:	d84f      	bhi.n	8002344 <HAL_I2C_Init+0x118>
 80022a4:	3301      	adds	r3, #1
 80022a6:	4313      	orrs	r3, r2
 80022a8:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022aa:	6821      	ldr	r1, [r4, #0]
 80022ac:	69ca      	ldr	r2, [r1, #28]
 80022ae:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 80022b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80022b6:	6865      	ldr	r5, [r4, #4]
 80022b8:	4b46      	ldr	r3, [pc, #280]	@ (80023d4 <HAL_I2C_Init+0x1a8>)
 80022ba:	429d      	cmp	r5, r3
 80022bc:	d84c      	bhi.n	8002358 <HAL_I2C_Init+0x12c>
 80022be:	1e43      	subs	r3, r0, #1
 80022c0:	006d      	lsls	r5, r5, #1
 80022c2:	fbb3 f3f5 	udiv	r3, r3, r5
 80022c6:	3301      	adds	r3, #1
 80022c8:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80022cc:	4203      	tst	r3, r0
 80022ce:	d078      	beq.n	80023c2 <HAL_I2C_Init+0x196>
 80022d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d4:	431a      	orrs	r2, r3
 80022d6:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022d8:	6821      	ldr	r1, [r4, #0]
 80022da:	680b      	ldr	r3, [r1, #0]
 80022dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80022e0:	69e2      	ldr	r2, [r4, #28]
 80022e2:	6a20      	ldr	r0, [r4, #32]
 80022e4:	4302      	orrs	r2, r0
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022ea:	6821      	ldr	r1, [r4, #0]
 80022ec:	688b      	ldr	r3, [r1, #8]
 80022ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022f6:	6922      	ldr	r2, [r4, #16]
 80022f8:	68e0      	ldr	r0, [r4, #12]
 80022fa:	4302      	orrs	r2, r0
 80022fc:	4313      	orrs	r3, r2
 80022fe:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002300:	6821      	ldr	r1, [r4, #0]
 8002302:	68cb      	ldr	r3, [r1, #12]
 8002304:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002308:	6962      	ldr	r2, [r4, #20]
 800230a:	69a0      	ldr	r0, [r4, #24]
 800230c:	4302      	orrs	r2, r0
 800230e:	4313      	orrs	r3, r2
 8002310:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002312:	6822      	ldr	r2, [r4, #0]
 8002314:	6813      	ldr	r3, [r2, #0]
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800231c:	2000      	movs	r0, #0
 800231e:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002320:	2320      	movs	r3, #32
 8002322:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002326:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002328:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 800232c:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800232e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8002332:	f7fe ff3d 	bl	80011b0 <HAL_I2C_MspInit>
 8002336:	e782      	b.n	800223e <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002338:	4b29      	ldr	r3, [pc, #164]	@ (80023e0 <HAL_I2C_Init+0x1b4>)
 800233a:	4298      	cmp	r0, r3
 800233c:	bf8c      	ite	hi
 800233e:	2300      	movhi	r3, #0
 8002340:	2301      	movls	r3, #1
 8002342:	e799      	b.n	8002278 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002344:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8002348:	fb05 f303 	mul.w	r3, r5, r3
 800234c:	4d25      	ldr	r5, [pc, #148]	@ (80023e4 <HAL_I2C_Init+0x1b8>)
 800234e:	fba5 5303 	umull	r5, r3, r5, r3
 8002352:	099b      	lsrs	r3, r3, #6
 8002354:	3301      	adds	r3, #1
 8002356:	e7a6      	b.n	80022a6 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002358:	68a6      	ldr	r6, [r4, #8]
 800235a:	b9be      	cbnz	r6, 800238c <HAL_I2C_Init+0x160>
 800235c:	1e43      	subs	r3, r0, #1
 800235e:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002362:	fbb3 f3fc 	udiv	r3, r3, ip
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800236c:	fab3 f383 	clz	r3, r3
 8002370:	095b      	lsrs	r3, r3, #5
 8002372:	bb43      	cbnz	r3, 80023c6 <HAL_I2C_Init+0x19a>
 8002374:	b9c6      	cbnz	r6, 80023a8 <HAL_I2C_Init+0x17c>
 8002376:	1e43      	subs	r3, r0, #1
 8002378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800237c:	fbb3 f3f5 	udiv	r3, r3, r5
 8002380:	3301      	adds	r3, #1
 8002382:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002386:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800238a:	e7a3      	b.n	80022d4 <HAL_I2C_Init+0xa8>
 800238c:	1e43      	subs	r3, r0, #1
 800238e:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8002392:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002396:	fbb3 f3fc 	udiv	r3, r3, ip
 800239a:	3301      	adds	r3, #1
 800239c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a0:	fab3 f383 	clz	r3, r3
 80023a4:	095b      	lsrs	r3, r3, #5
 80023a6:	e7e4      	b.n	8002372 <HAL_I2C_Init+0x146>
 80023a8:	1e43      	subs	r3, r0, #1
 80023aa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80023ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80023b2:	fbb3 f3f5 	udiv	r3, r3, r5
 80023b6:	3301      	adds	r3, #1
 80023b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023c0:	e788      	b.n	80022d4 <HAL_I2C_Init+0xa8>
 80023c2:	2304      	movs	r3, #4
 80023c4:	e786      	b.n	80022d4 <HAL_I2C_Init+0xa8>
 80023c6:	2301      	movs	r3, #1
 80023c8:	e784      	b.n	80022d4 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 80023ca:	2001      	movs	r0, #1
}
 80023cc:	4770      	bx	lr
    return HAL_ERROR;
 80023ce:	2001      	movs	r0, #1
 80023d0:	e7ac      	b.n	800232c <HAL_I2C_Init+0x100>
 80023d2:	bf00      	nop
 80023d4:	000186a0 	.word	0x000186a0
 80023d8:	001e847f 	.word	0x001e847f
 80023dc:	431bde83 	.word	0x431bde83
 80023e0:	003d08ff 	.word	0x003d08ff
 80023e4:	10624dd3 	.word	0x10624dd3

080023e8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b20      	cmp	r3, #32
 80023f0:	d001      	beq.n	80023f6 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80023f2:	2002      	movs	r0, #2
  }
}
 80023f4:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 80023f6:	2324      	movs	r3, #36	@ 0x24
 80023f8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 80023fc:	6802      	ldr	r2, [r0, #0]
 80023fe:	6813      	ldr	r3, [r2, #0]
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	6013      	str	r3, [r2, #0]
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002406:	6802      	ldr	r2, [r0, #0]
 8002408:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800240a:	f023 0310 	bic.w	r3, r3, #16
 800240e:	6253      	str	r3, [r2, #36]	@ 0x24
    hi2c->Instance->FLTR |= AnalogFilter;
 8002410:	6802      	ldr	r2, [r0, #0]
 8002412:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8002414:	430b      	orrs	r3, r1
 8002416:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 8002418:	6802      	ldr	r2, [r0, #0]
 800241a:	6813      	ldr	r3, [r2, #0]
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002422:	2320      	movs	r3, #32
 8002424:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 8002428:	2000      	movs	r0, #0
 800242a:	4770      	bx	lr

0800242c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800242c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b20      	cmp	r3, #32
 8002434:	d001      	beq.n	800243a <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002436:	2002      	movs	r0, #2
  }
}
 8002438:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 800243a:	2324      	movs	r3, #36	@ 0x24
 800243c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8002440:	6802      	ldr	r2, [r0, #0]
 8002442:	6813      	ldr	r3, [r2, #0]
 8002444:	f023 0301 	bic.w	r3, r3, #1
 8002448:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->FLTR;
 800244a:	6802      	ldr	r2, [r0, #0]
 800244c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800244e:	b29b      	uxth	r3, r3
    tmpreg &= ~(I2C_FLTR_DNF);
 8002450:	f023 030f 	bic.w	r3, r3, #15
    tmpreg |= DigitalFilter;
 8002454:	4319      	orrs	r1, r3
 8002456:	b289      	uxth	r1, r1
    hi2c->Instance->FLTR = tmpreg;
 8002458:	6251      	str	r1, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 800245a:	6802      	ldr	r2, [r0, #0]
 800245c:	6813      	ldr	r3, [r2, #0]
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002464:	2320      	movs	r3, #32
 8002466:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 800246a:	2000      	movs	r0, #0
 800246c:	4770      	bx	lr

0800246e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800246e:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002470:	684d      	ldr	r5, [r1, #4]
 8002472:	6803      	ldr	r3, [r0, #0]
 8002474:	68dc      	ldr	r4, [r3, #12]
 8002476:	f3c4 440b 	ubfx	r4, r4, #16, #12
 800247a:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800247c:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 8002480:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002484:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8002488:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 800248c:	f8c3 4088 	str.w	r4, [r3, #136]	@ 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002490:	680b      	ldr	r3, [r1, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002492:	6804      	ldr	r4, [r0, #0]
 8002494:	68e6      	ldr	r6, [r4, #12]
 8002496:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800249a:	4433      	add	r3, r6
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800249c:	3301      	adds	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800249e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80024a2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80024a6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80024aa:	68cd      	ldr	r5, [r1, #12]
 80024ac:	6803      	ldr	r3, [r0, #0]
 80024ae:	68dc      	ldr	r4, [r3, #12]
 80024b0:	f3c4 040a 	ubfx	r4, r4, #0, #11
 80024b4:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80024b6:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80024ba:	f8d3 408c 	ldr.w	r4, [r3, #140]	@ 0x8c
 80024be:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 80024c2:	f8c3 408c 	str.w	r4, [r3, #140]	@ 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80024c6:	688b      	ldr	r3, [r1, #8]
 80024c8:	6804      	ldr	r4, [r0, #0]
 80024ca:	68e6      	ldr	r6, [r4, #12]
 80024cc:	f3c6 060a 	ubfx	r6, r6, #0, #11
 80024d0:	4433      	add	r3, r6
 80024d2:	3301      	adds	r3, #1
 80024d4:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 80024d8:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80024dc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80024e0:	6803      	ldr	r3, [r0, #0]
 80024e2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80024e6:	f8d3 4094 	ldr.w	r4, [r3, #148]	@ 0x94
 80024ea:	f024 0407 	bic.w	r4, r4, #7
 80024ee:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80024f2:	6803      	ldr	r3, [r0, #0]
 80024f4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80024f8:	690c      	ldr	r4, [r1, #16]
 80024fa:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80024fe:	f891 e031 	ldrb.w	lr, [r1, #49]	@ 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002502:	f891 5032 	ldrb.w	r5, [r1, #50]	@ 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002506:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8002508:	6803      	ldr	r3, [r0, #0]
 800250a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800250e:	f8d3 409c 	ldr.w	r4, [r3, #156]	@ 0x9c
 8002512:	2400      	movs	r4, #0
 8002514:	f8c3 409c 	str.w	r4, [r3, #156]	@ 0x9c
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8002518:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
 800251c:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8002520:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8002524:	6805      	ldr	r5, [r0, #0]
 8002526:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 800252a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800252e:	f8c5 309c 	str.w	r3, [r5, #156]	@ 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002532:	6803      	ldr	r3, [r0, #0]
 8002534:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002538:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 800253c:	f025 05ff 	bic.w	r5, r5, #255	@ 0xff
 8002540:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002544:	6803      	ldr	r3, [r0, #0]
 8002546:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800254a:	694d      	ldr	r5, [r1, #20]
 800254c:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002550:	6803      	ldr	r3, [r0, #0]
 8002552:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002556:	f8d3 50a0 	ldr.w	r5, [r3, #160]	@ 0xa0
 800255a:	f425 65e0 	bic.w	r5, r5, #1792	@ 0x700
 800255e:	f025 0507 	bic.w	r5, r5, #7
 8002562:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002566:	6a0d      	ldr	r5, [r1, #32]
 8002568:	6803      	ldr	r3, [r0, #0]
 800256a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800256e:	69ce      	ldr	r6, [r1, #28]
 8002570:	4335      	orrs	r5, r6
 8002572:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002576:	6803      	ldr	r3, [r0, #0]
 8002578:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800257c:	f8d3 50ac 	ldr.w	r5, [r3, #172]	@ 0xac
 8002580:	f8c3 40ac 	str.w	r4, [r3, #172]	@ 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002584:	6803      	ldr	r3, [r0, #0]
 8002586:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800258a:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 800258c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002590:	690a      	ldr	r2, [r1, #16]
 8002592:	b182      	cbz	r2, 80025b6 <LTDC_SetConfig+0x148>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002594:	1e53      	subs	r3, r2, #1
 8002596:	2b06      	cmp	r3, #6
 8002598:	d805      	bhi.n	80025a6 <LTDC_SetConfig+0x138>
 800259a:	e8df f003 	tbb	[pc, r3]
 800259e:	0d3c      	.short	0x0d3c
 80025a0:	04040608 	.word	0x04040608
 80025a4:	0a          	.byte	0x0a
 80025a5:	00          	.byte	0x00
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80025a6:	2201      	movs	r2, #1
 80025a8:	e006      	b.n	80025b8 <LTDC_SetConfig+0x14a>
 80025aa:	2202      	movs	r2, #2
 80025ac:	e004      	b.n	80025b8 <LTDC_SetConfig+0x14a>
 80025ae:	2202      	movs	r2, #2
 80025b0:	e002      	b.n	80025b8 <LTDC_SetConfig+0x14a>
 80025b2:	2202      	movs	r2, #2
 80025b4:	e000      	b.n	80025b8 <LTDC_SetConfig+0x14a>
    tmp = 4U;
 80025b6:	2204      	movs	r2, #4
  {
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80025b8:	6803      	ldr	r3, [r0, #0]
 80025ba:	4463      	add	r3, ip
 80025bc:	f8d3 40b0 	ldr.w	r4, [r3, #176]	@ 0xb0
 80025c0:	f004 24e0 	and.w	r4, r4, #3758153728	@ 0xe000e000
 80025c4:	f8c3 40b0 	str.w	r4, [r3, #176]	@ 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80025c8:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80025ca:	fb02 f403 	mul.w	r4, r2, r3
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80025ce:	684b      	ldr	r3, [r1, #4]
 80025d0:	680d      	ldr	r5, [r1, #0]
 80025d2:	1b5b      	subs	r3, r3, r5
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80025da:	6802      	ldr	r2, [r0, #0]
 80025dc:	4462      	add	r2, ip
 80025de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80025e2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80025e6:	6803      	ldr	r3, [r0, #0]
 80025e8:	4463      	add	r3, ip
 80025ea:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80025ee:	f422 62ff 	bic.w	r2, r2, #2040	@ 0x7f8
 80025f2:	f022 0207 	bic.w	r2, r2, #7
 80025f6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80025fa:	6803      	ldr	r3, [r0, #0]
 80025fc:	4463      	add	r3, ip
 80025fe:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8002600:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002604:	6803      	ldr	r3, [r0, #0]
 8002606:	4463      	add	r3, ip
 8002608:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800260c:	f042 0201 	orr.w	r2, r2, #1
 8002610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 8002614:	bd70      	pop	{r4, r5, r6, pc}
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002616:	2203      	movs	r2, #3
 8002618:	e7ce      	b.n	80025b8 <LTDC_SetConfig+0x14a>
	...

0800261c <HAL_LTDC_Init>:
  if (hltdc == NULL)
 800261c:	2800      	cmp	r0, #0
 800261e:	d072      	beq.n	8002706 <HAL_LTDC_Init+0xea>
{
 8002620:	b538      	push	{r3, r4, r5, lr}
 8002622:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002624:	f890 30a1 	ldrb.w	r3, [r0, #161]	@ 0xa1
 8002628:	2b00      	cmp	r3, #0
 800262a:	d067      	beq.n	80026fc <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800262c:	2302      	movs	r3, #2
 800262e:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002632:	6822      	ldr	r2, [r4, #0]
 8002634:	6993      	ldr	r3, [r2, #24]
 8002636:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800263a:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800263c:	6821      	ldr	r1, [r4, #0]
 800263e:	698a      	ldr	r2, [r1, #24]
 8002640:	6863      	ldr	r3, [r4, #4]
 8002642:	68a0      	ldr	r0, [r4, #8]
 8002644:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002646:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002648:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800264a:	6920      	ldr	r0, [r4, #16]
 800264c:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800264e:	4313      	orrs	r3, r2
 8002650:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002652:	6821      	ldr	r1, [r4, #0]
 8002654:	688a      	ldr	r2, [r1, #8]
 8002656:	4b2d      	ldr	r3, [pc, #180]	@ (800270c <HAL_LTDC_Init+0xf0>)
 8002658:	401a      	ands	r2, r3
 800265a:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800265c:	6820      	ldr	r0, [r4, #0]
 800265e:	6882      	ldr	r2, [r0, #8]
 8002660:	69a1      	ldr	r1, [r4, #24]
 8002662:	6965      	ldr	r5, [r4, #20]
 8002664:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002668:	430a      	orrs	r2, r1
 800266a:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800266c:	6821      	ldr	r1, [r4, #0]
 800266e:	68ca      	ldr	r2, [r1, #12]
 8002670:	401a      	ands	r2, r3
 8002672:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002674:	6820      	ldr	r0, [r4, #0]
 8002676:	68c2      	ldr	r2, [r0, #12]
 8002678:	6a21      	ldr	r1, [r4, #32]
 800267a:	69e5      	ldr	r5, [r4, #28]
 800267c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002680:	430a      	orrs	r2, r1
 8002682:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002684:	6821      	ldr	r1, [r4, #0]
 8002686:	690a      	ldr	r2, [r1, #16]
 8002688:	401a      	ands	r2, r3
 800268a:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800268c:	6820      	ldr	r0, [r4, #0]
 800268e:	6902      	ldr	r2, [r0, #16]
 8002690:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002692:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002694:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002698:	430a      	orrs	r2, r1
 800269a:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800269c:	6821      	ldr	r1, [r4, #0]
 800269e:	694a      	ldr	r2, [r1, #20]
 80026a0:	4013      	ands	r3, r2
 80026a2:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80026a4:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80026a6:	6821      	ldr	r1, [r4, #0]
 80026a8:	694b      	ldr	r3, [r1, #20]
 80026aa:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80026ac:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80026b0:	4313      	orrs	r3, r2
 80026b2:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80026b4:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80026b8:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 80026bc:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80026be:	6821      	ldr	r1, [r4, #0]
 80026c0:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80026c2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80026c6:	62ca      	str	r2, [r1, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80026c8:	6821      	ldr	r1, [r4, #0]
 80026ca:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80026cc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80026d0:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 80026d4:	4303      	orrs	r3, r0
 80026d6:	4313      	orrs	r3, r2
 80026d8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80026da:	6822      	ldr	r2, [r4, #0]
 80026dc:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80026de:	f043 0306 	orr.w	r3, r3, #6
 80026e2:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_LTDC_ENABLE(hltdc);
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	6993      	ldr	r3, [r2, #24]
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80026ee:	2000      	movs	r0, #0
 80026f0:	f8c4 00a4 	str.w	r0, [r4, #164]	@ 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 80026f4:	2301      	movs	r3, #1
 80026f6:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
}
 80026fa:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 80026fc:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_MspInit(hltdc);
 8002700:	f7fe fdaa 	bl	8001258 <HAL_LTDC_MspInit>
 8002704:	e792      	b.n	800262c <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8002706:	2001      	movs	r0, #1
}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	f000f800 	.word	0xf000f800

08002710 <HAL_LTDC_ErrorCallback>:
}
 8002710:	4770      	bx	lr

08002712 <HAL_LTDC_LineEventCallback>:
}
 8002712:	4770      	bx	lr

08002714 <HAL_LTDC_ReloadEventCallback>:
}
 8002714:	4770      	bx	lr

08002716 <HAL_LTDC_IRQHandler>:
{
 8002716:	b570      	push	{r4, r5, r6, lr}
 8002718:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800271a:	6803      	ldr	r3, [r0, #0]
 800271c:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800271e:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8002720:	f015 0f04 	tst.w	r5, #4
 8002724:	d002      	beq.n	800272c <HAL_LTDC_IRQHandler+0x16>
 8002726:	f016 0f04 	tst.w	r6, #4
 800272a:	d112      	bne.n	8002752 <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800272c:	f015 0f02 	tst.w	r5, #2
 8002730:	d002      	beq.n	8002738 <HAL_LTDC_IRQHandler+0x22>
 8002732:	f016 0f02 	tst.w	r6, #2
 8002736:	d121      	bne.n	800277c <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8002738:	f015 0f01 	tst.w	r5, #1
 800273c:	d002      	beq.n	8002744 <HAL_LTDC_IRQHandler+0x2e>
 800273e:	f016 0f01 	tst.w	r6, #1
 8002742:	d132      	bne.n	80027aa <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8002744:	f015 0f08 	tst.w	r5, #8
 8002748:	d002      	beq.n	8002750 <HAL_LTDC_IRQHandler+0x3a>
 800274a:	f016 0f08 	tst.w	r6, #8
 800274e:	d13d      	bne.n	80027cc <HAL_LTDC_IRQHandler+0xb6>
}
 8002750:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002754:	f022 0204 	bic.w	r2, r2, #4
 8002758:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800275a:	6803      	ldr	r3, [r0, #0]
 800275c:	2204      	movs	r2, #4
 800275e:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002760:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800276c:	f880 20a1 	strb.w	r2, [r0, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 8002770:	2300      	movs	r3, #0
 8002772:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002776:	f7ff ffcb 	bl	8002710 <HAL_LTDC_ErrorCallback>
 800277a:	e7d7      	b.n	800272c <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800277c:	6822      	ldr	r2, [r4, #0]
 800277e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002780:	f023 0302 	bic.w	r3, r3, #2
 8002784:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	2202      	movs	r2, #2
 800278a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800278c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8002790:	4313      	orrs	r3, r2
 8002792:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002796:	2304      	movs	r3, #4
 8002798:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 800279c:	2300      	movs	r3, #0
 800279e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 80027a2:	4620      	mov	r0, r4
 80027a4:	f7ff ffb4 	bl	8002710 <HAL_LTDC_ErrorCallback>
 80027a8:	e7c6      	b.n	8002738 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80027aa:	6822      	ldr	r2, [r4, #0]
 80027ac:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80027ae:	f023 0301 	bic.w	r3, r3, #1
 80027b2:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80027b4:	6822      	ldr	r2, [r4, #0]
 80027b6:	2301      	movs	r3, #1
 80027b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 80027ba:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 80027be:	2300      	movs	r3, #0
 80027c0:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 80027c4:	4620      	mov	r0, r4
 80027c6:	f7ff ffa4 	bl	8002712 <HAL_LTDC_LineEventCallback>
 80027ca:	e7bb      	b.n	8002744 <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80027cc:	6822      	ldr	r2, [r4, #0]
 80027ce:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80027d0:	f023 0308 	bic.w	r3, r3, #8
 80027d4:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80027d6:	6823      	ldr	r3, [r4, #0]
 80027d8:	2208      	movs	r2, #8
 80027da:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 80027dc:	2301      	movs	r3, #1
 80027de:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 80027e2:	2300      	movs	r3, #0
 80027e4:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 80027e8:	4620      	mov	r0, r4
 80027ea:	f7ff ff93 	bl	8002714 <HAL_LTDC_ReloadEventCallback>
}
 80027ee:	e7af      	b.n	8002750 <HAL_LTDC_IRQHandler+0x3a>

080027f0 <HAL_LTDC_ConfigLayer>:
{
 80027f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 80027f2:	f890 30a0 	ldrb.w	r3, [r0, #160]	@ 0xa0
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d02c      	beq.n	8002854 <HAL_LTDC_ConfigLayer+0x64>
 80027fa:	4604      	mov	r4, r0
 80027fc:	460d      	mov	r5, r1
 80027fe:	4616      	mov	r6, r2
 8002800:	2701      	movs	r7, #1
 8002802:	f880 70a0 	strb.w	r7, [r0, #160]	@ 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002806:	2302      	movs	r3, #2
 8002808:	f880 30a1 	strb.w	r3, [r0, #161]	@ 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800280c:	f04f 0c34 	mov.w	ip, #52	@ 0x34
 8002810:	fb0c 0c02 	mla	ip, ip, r2, r0
 8002814:	f10c 0c38 	add.w	ip, ip, #56	@ 0x38
 8002818:	468e      	mov	lr, r1
 800281a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800281e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002822:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8002826:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800282a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800282e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002832:	f8de 3000 	ldr.w	r3, [lr]
 8002836:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800283a:	4632      	mov	r2, r6
 800283c:	4629      	mov	r1, r5
 800283e:	4620      	mov	r0, r4
 8002840:	f7ff fe15 	bl	800246e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002844:	6823      	ldr	r3, [r4, #0]
 8002846:	625f      	str	r7, [r3, #36]	@ 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002848:	f884 70a1 	strb.w	r7, [r4, #161]	@ 0xa1
  __HAL_UNLOCK(hltdc);
 800284c:	2000      	movs	r0, #0
 800284e:	f884 00a0 	strb.w	r0, [r4, #160]	@ 0xa0
}
 8002852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8002854:	2002      	movs	r0, #2
 8002856:	e7fc      	b.n	8002852 <HAL_LTDC_ConfigLayer+0x62>

08002858 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002858:	4b01      	ldr	r3, [pc, #4]	@ (8002860 <HAL_RCC_GetHCLKFreq+0x8>)
 800285a:	6818      	ldr	r0, [r3, #0]
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000000 	.word	0x20000000

08002864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002864:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002866:	f7ff fff7 	bl	8002858 <HAL_RCC_GetHCLKFreq>
 800286a:	4b04      	ldr	r3, [pc, #16]	@ (800287c <HAL_RCC_GetPCLK1Freq+0x18>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002872:	4a03      	ldr	r2, [pc, #12]	@ (8002880 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002874:	5cd3      	ldrb	r3, [r2, r3]
}
 8002876:	40d8      	lsrs	r0, r3
 8002878:	bd08      	pop	{r3, pc}
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800
 8002880:	08003fc0 	.word	0x08003fc0

08002884 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002884:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002886:	f7ff ffe7 	bl	8002858 <HAL_RCC_GetHCLKFreq>
 800288a:	4b04      	ldr	r3, [pc, #16]	@ (800289c <HAL_RCC_GetPCLK2Freq+0x18>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002892:	4a03      	ldr	r2, [pc, #12]	@ (80028a0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002894:	5cd3      	ldrb	r3, [r2, r3]
}
 8002896:	40d8      	lsrs	r0, r3
 8002898:	bd08      	pop	{r3, pc}
 800289a:	bf00      	nop
 800289c:	40023800 	.word	0x40023800
 80028a0:	08003fc0 	.word	0x08003fc0

080028a4 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028a4:	230f      	movs	r3, #15
 80028a6:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <HAL_RCC_GetClockConfig+0x34>)
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	f002 0203 	and.w	r2, r2, #3
 80028b0:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80028b8:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80028c0:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	08db      	lsrs	r3, r3, #3
 80028c6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80028ca:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80028cc:	4b03      	ldr	r3, [pc, #12]	@ (80028dc <HAL_RCC_GetClockConfig+0x38>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	600b      	str	r3, [r1, #0]
}
 80028d6:	4770      	bx	lr
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40023c00 	.word	0x40023c00

080028e0 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80028e0:	b1e0      	cbz	r0, 800291c <HAL_SDRAM_Init+0x3c>
{
 80028e2:	b538      	push	{r3, r4, r5, lr}
 80028e4:	460d      	mov	r5, r1
 80028e6:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80028e8:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80028ec:	b18b      	cbz	r3, 8002912 <HAL_SDRAM_Init+0x32>
    HAL_SDRAM_MspInit(hsdram);
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80028ee:	2302      	movs	r3, #2
 80028f0:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80028f4:	4621      	mov	r1, r4
 80028f6:	f851 0b04 	ldr.w	r0, [r1], #4
 80028fa:	f000 fd94 	bl	8003426 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80028fe:	6862      	ldr	r2, [r4, #4]
 8002900:	4629      	mov	r1, r5
 8002902:	6820      	ldr	r0, [r4, #0]
 8002904:	f000 fdcb 	bl	800349e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8002908:	2301      	movs	r3, #1
 800290a:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  return HAL_OK;
 800290e:	2000      	movs	r0, #0
}
 8002910:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8002912:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8002916:	f7fe fe2f 	bl	8001578 <HAL_SDRAM_MspInit>
 800291a:	e7e8      	b.n	80028ee <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 800291c:	2001      	movs	r0, #1
}
 800291e:	4770      	bx	lr

08002920 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002920:	2800      	cmp	r0, #0
 8002922:	d05a      	beq.n	80029da <HAL_SPI_Init+0xba>
{
 8002924:	b510      	push	{r4, lr}
 8002926:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002928:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800292a:	b933      	cbnz	r3, 800293a <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800292c:	6843      	ldr	r3, [r0, #4]
 800292e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002932:	d005      	beq.n	8002940 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002934:	2300      	movs	r3, #0
 8002936:	61c3      	str	r3, [r0, #28]
 8002938:	e002      	b.n	8002940 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800293a:	2300      	movs	r3, #0
 800293c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800293e:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002940:	2300      	movs	r3, #0
 8002942:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002944:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8002948:	2b00      	cmp	r3, #0
 800294a:	d040      	beq.n	80029ce <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800294c:	2302      	movs	r3, #2
 800294e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002952:	6822      	ldr	r2, [r4, #0]
 8002954:	6813      	ldr	r3, [r2, #0]
 8002956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800295a:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800295c:	6863      	ldr	r3, [r4, #4]
 800295e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002962:	68a2      	ldr	r2, [r4, #8]
 8002964:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8002968:	4313      	orrs	r3, r2
 800296a:	68e2      	ldr	r2, [r4, #12]
 800296c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002970:	4313      	orrs	r3, r2
 8002972:	6922      	ldr	r2, [r4, #16]
 8002974:	f002 0202 	and.w	r2, r2, #2
 8002978:	4313      	orrs	r3, r2
 800297a:	6962      	ldr	r2, [r4, #20]
 800297c:	f002 0201 	and.w	r2, r2, #1
 8002980:	4313      	orrs	r3, r2
 8002982:	69a2      	ldr	r2, [r4, #24]
 8002984:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002988:	4313      	orrs	r3, r2
 800298a:	69e2      	ldr	r2, [r4, #28]
 800298c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002990:	4313      	orrs	r3, r2
 8002992:	6a22      	ldr	r2, [r4, #32]
 8002994:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8002998:	4313      	orrs	r3, r2
 800299a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800299c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80029a0:	6821      	ldr	r1, [r4, #0]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80029a6:	8b63      	ldrh	r3, [r4, #26]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80029ae:	f002 0210 	and.w	r2, r2, #16
 80029b2:	6821      	ldr	r1, [r4, #0]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029b8:	6822      	ldr	r2, [r4, #0]
 80029ba:	69d3      	ldr	r3, [r2, #28]
 80029bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029c0:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029c2:	2000      	movs	r0, #0
 80029c4:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029c6:	2301      	movs	r3, #1
 80029c8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 80029cc:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80029ce:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7fe fd2a 	bl	800142c <HAL_SPI_MspInit>
 80029d8:	e7b8      	b.n	800294c <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 80029da:	2001      	movs	r0, #1
}
 80029dc:	4770      	bx	lr

080029de <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029de:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029e0:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029e2:	6a04      	ldr	r4, [r0, #32]
 80029e4:	f024 0401 	bic.w	r4, r4, #1
 80029e8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ea:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029ec:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029f0:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029f4:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80029f8:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029fa:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80029fc:	6203      	str	r3, [r0, #32]
}
 80029fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a04:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a06:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a08:	6a04      	ldr	r4, [r0, #32]
 8002a0a:	f024 0410 	bic.w	r4, r4, #16
 8002a0e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a10:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a12:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a16:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a1e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a22:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002a24:	6203      	str	r3, [r0, #32]
}
 8002a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a2c:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a32:	430b      	orrs	r3, r1
 8002a34:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a38:	6083      	str	r3, [r0, #8]
}
 8002a3a:	4770      	bx	lr

08002a3c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002a3c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d137      	bne.n	8002ab6 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a46:	2302      	movs	r3, #2
 8002a48:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a4c:	6802      	ldr	r2, [r0, #0]
 8002a4e:	68d3      	ldr	r3, [r2, #12]
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a56:	6803      	ldr	r3, [r0, #0]
 8002a58:	4a19      	ldr	r2, [pc, #100]	@ (8002ac0 <HAL_TIM_Base_Start_IT+0x84>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d020      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a62:	d01d      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a64:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d019      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a6c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d015      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a74:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d011      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a7c:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d00d      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a84:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d009      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
 8002a8c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d005      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa6:	2a06      	cmp	r2, #6
 8002aa8:	d007      	beq.n	8002aba <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4770      	bx	lr
    return HAL_ERROR;
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	4770      	bx	lr
  return HAL_OK;
 8002aba:	2000      	movs	r0, #0
}
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	40010000 	.word	0x40010000

08002ac4 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002ac4:	4770      	bx	lr

08002ac6 <HAL_TIM_IC_CaptureCallback>:
}
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002ac8:	4770      	bx	lr

08002aca <HAL_TIM_TriggerCallback>:
}
 8002aca:	4770      	bx	lr

08002acc <HAL_TIM_IRQHandler>:
{
 8002acc:	b570      	push	{r4, r5, r6, lr}
 8002ace:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002ad0:	6803      	ldr	r3, [r0, #0]
 8002ad2:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ad4:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ad6:	f015 0f02 	tst.w	r5, #2
 8002ada:	d010      	beq.n	8002afe <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002adc:	f016 0f02 	tst.w	r6, #2
 8002ae0:	d00d      	beq.n	8002afe <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ae2:	f06f 0202 	mvn.w	r2, #2
 8002ae6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002aec:	6803      	ldr	r3, [r0, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	f013 0f03 	tst.w	r3, #3
 8002af4:	d05e      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002af6:	f7ff ffe6 	bl	8002ac6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002afa:	2300      	movs	r3, #0
 8002afc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002afe:	f015 0f04 	tst.w	r5, #4
 8002b02:	d012      	beq.n	8002b2a <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b04:	f016 0f04 	tst.w	r6, #4
 8002b08:	d00f      	beq.n	8002b2a <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	f06f 0204 	mvn.w	r2, #4
 8002b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b12:	2302      	movs	r3, #2
 8002b14:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002b1e:	d04f      	beq.n	8002bc0 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b20:	4620      	mov	r0, r4
 8002b22:	f7ff ffd0 	bl	8002ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b26:	2300      	movs	r3, #0
 8002b28:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b2a:	f015 0f08 	tst.w	r5, #8
 8002b2e:	d012      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b30:	f016 0f08 	tst.w	r6, #8
 8002b34:	d00f      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	f06f 0208 	mvn.w	r2, #8
 8002b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b3e:	2304      	movs	r3, #4
 8002b40:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f013 0f03 	tst.w	r3, #3
 8002b4a:	d040      	beq.n	8002bce <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	f7ff ffba 	bl	8002ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b52:	2300      	movs	r3, #0
 8002b54:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b56:	f015 0f10 	tst.w	r5, #16
 8002b5a:	d012      	beq.n	8002b82 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b5c:	f016 0f10 	tst.w	r6, #16
 8002b60:	d00f      	beq.n	8002b82 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	f06f 0210 	mvn.w	r2, #16
 8002b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b6a:	2308      	movs	r3, #8
 8002b6c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002b76:	d031      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f7ff ffa4 	bl	8002ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b82:	f015 0f01 	tst.w	r5, #1
 8002b86:	d002      	beq.n	8002b8e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b88:	f016 0f01 	tst.w	r6, #1
 8002b8c:	d12d      	bne.n	8002bea <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b8e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002b92:	d002      	beq.n	8002b9a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b94:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002b98:	d12f      	bne.n	8002bfa <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b9a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002b9e:	d002      	beq.n	8002ba6 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ba0:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002ba4:	d131      	bne.n	8002c0a <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ba6:	f015 0f20 	tst.w	r5, #32
 8002baa:	d002      	beq.n	8002bb2 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bac:	f016 0f20 	tst.w	r6, #32
 8002bb0:	d133      	bne.n	8002c1a <HAL_TIM_IRQHandler+0x14e>
}
 8002bb2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bb4:	f7ff ff86 	bl	8002ac4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb8:	4620      	mov	r0, r4
 8002bba:	f7ff ff85 	bl	8002ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002bbe:	e79c      	b.n	8002afa <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7ff ff7f 	bl	8002ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff ff7e 	bl	8002ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002bcc:	e7ab      	b.n	8002b26 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bce:	4620      	mov	r0, r4
 8002bd0:	f7ff ff78 	bl	8002ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7ff ff77 	bl	8002ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002bda:	e7ba      	b.n	8002b52 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bdc:	4620      	mov	r0, r4
 8002bde:	f7ff ff71 	bl	8002ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be2:	4620      	mov	r0, r4
 8002be4:	f7ff ff70 	bl	8002ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002be8:	e7c9      	b.n	8002b7e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bea:	6823      	ldr	r3, [r4, #0]
 8002bec:	f06f 0201 	mvn.w	r2, #1
 8002bf0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bf2:	4620      	mov	r0, r4
 8002bf4:	f7fd ffb8 	bl	8000b68 <HAL_TIM_PeriodElapsedCallback>
 8002bf8:	e7c9      	b.n	8002b8e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c00:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c02:	4620      	mov	r0, r4
 8002c04:	f000 f97d 	bl	8002f02 <HAL_TIMEx_BreakCallback>
 8002c08:	e7c7      	b.n	8002b9a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c10:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c12:	4620      	mov	r0, r4
 8002c14:	f7ff ff59 	bl	8002aca <HAL_TIM_TriggerCallback>
 8002c18:	e7c5      	b.n	8002ba6 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	f06f 0220 	mvn.w	r2, #32
 8002c20:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002c22:	4620      	mov	r0, r4
 8002c24:	f000 f96c 	bl	8002f00 <HAL_TIMEx_CommutCallback>
}
 8002c28:	e7c3      	b.n	8002bb2 <HAL_TIM_IRQHandler+0xe6>
	...

08002c2c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002c2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c2e:	4a34      	ldr	r2, [pc, #208]	@ (8002d00 <TIM_Base_SetConfig+0xd4>)
 8002c30:	4290      	cmp	r0, r2
 8002c32:	d012      	beq.n	8002c5a <TIM_Base_SetConfig+0x2e>
 8002c34:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002c38:	d00f      	beq.n	8002c5a <TIM_Base_SetConfig+0x2e>
 8002c3a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002c3e:	4290      	cmp	r0, r2
 8002c40:	d00b      	beq.n	8002c5a <TIM_Base_SetConfig+0x2e>
 8002c42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c46:	4290      	cmp	r0, r2
 8002c48:	d007      	beq.n	8002c5a <TIM_Base_SetConfig+0x2e>
 8002c4a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c4e:	4290      	cmp	r0, r2
 8002c50:	d003      	beq.n	8002c5a <TIM_Base_SetConfig+0x2e>
 8002c52:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002c56:	4290      	cmp	r0, r2
 8002c58:	d103      	bne.n	8002c62 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c5e:	684a      	ldr	r2, [r1, #4]
 8002c60:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c62:	4a27      	ldr	r2, [pc, #156]	@ (8002d00 <TIM_Base_SetConfig+0xd4>)
 8002c64:	4290      	cmp	r0, r2
 8002c66:	d02a      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c68:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002c6c:	d027      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c6e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002c72:	4290      	cmp	r0, r2
 8002c74:	d023      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c7a:	4290      	cmp	r0, r2
 8002c7c:	d01f      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c82:	4290      	cmp	r0, r2
 8002c84:	d01b      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c86:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002c8a:	4290      	cmp	r0, r2
 8002c8c:	d017      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c8e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002c92:	4290      	cmp	r0, r2
 8002c94:	d013      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c96:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c9a:	4290      	cmp	r0, r2
 8002c9c:	d00f      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002c9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ca2:	4290      	cmp	r0, r2
 8002ca4:	d00b      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002ca6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002caa:	4290      	cmp	r0, r2
 8002cac:	d007      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002cae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002cb2:	4290      	cmp	r0, r2
 8002cb4:	d003      	beq.n	8002cbe <TIM_Base_SetConfig+0x92>
 8002cb6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002cba:	4290      	cmp	r0, r2
 8002cbc:	d103      	bne.n	8002cc6 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cc2:	68ca      	ldr	r2, [r1, #12]
 8002cc4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cca:	694a      	ldr	r2, [r1, #20]
 8002ccc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002cce:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cd0:	688b      	ldr	r3, [r1, #8]
 8002cd2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002cd4:	680b      	ldr	r3, [r1, #0]
 8002cd6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cd8:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <TIM_Base_SetConfig+0xd4>)
 8002cda:	4298      	cmp	r0, r3
 8002cdc:	d003      	beq.n	8002ce6 <TIM_Base_SetConfig+0xba>
 8002cde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ce2:	4298      	cmp	r0, r3
 8002ce4:	d101      	bne.n	8002cea <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8002ce6:	690b      	ldr	r3, [r1, #16]
 8002ce8:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002cea:	2301      	movs	r3, #1
 8002cec:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cee:	6903      	ldr	r3, [r0, #16]
 8002cf0:	f013 0f01 	tst.w	r3, #1
 8002cf4:	d003      	beq.n	8002cfe <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002cf6:	6903      	ldr	r3, [r0, #16]
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6103      	str	r3, [r0, #16]
}
 8002cfe:	4770      	bx	lr
 8002d00:	40010000 	.word	0x40010000

08002d04 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002d04:	b340      	cbz	r0, 8002d58 <HAL_TIM_Base_Init+0x54>
{
 8002d06:	b510      	push	{r4, lr}
 8002d08:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002d0a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002d0e:	b1f3      	cbz	r3, 8002d4e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002d10:	2302      	movs	r3, #2
 8002d12:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d16:	4621      	mov	r1, r4
 8002d18:	f851 0b04 	ldr.w	r0, [r1], #4
 8002d1c:	f7ff ff86 	bl	8002c2c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d26:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002d2a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002d2e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002d32:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d36:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d3e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002d42:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002d46:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002d4a:	2000      	movs	r0, #0
}
 8002d4c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002d4e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002d52:	f7fe fba1 	bl	8001498 <HAL_TIM_Base_MspInit>
 8002d56:	e7db      	b.n	8002d10 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002d58:	2001      	movs	r0, #1
}
 8002d5a:	4770      	bx	lr

08002d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d5c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d5e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d60:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d64:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d6e:	6082      	str	r2, [r0, #8]
}
 8002d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002d76:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d078      	beq.n	8002e70 <HAL_TIM_ConfigClockSource+0xfa>
{
 8002d7e:	b510      	push	{r4, lr}
 8002d80:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002d82:	2301      	movs	r3, #1
 8002d84:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002d8e:	6802      	ldr	r2, [r0, #0]
 8002d90:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002d9a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002d9c:	680b      	ldr	r3, [r1, #0]
 8002d9e:	2b60      	cmp	r3, #96	@ 0x60
 8002da0:	d04c      	beq.n	8002e3c <HAL_TIM_ConfigClockSource+0xc6>
 8002da2:	d829      	bhi.n	8002df8 <HAL_TIM_ConfigClockSource+0x82>
 8002da4:	2b40      	cmp	r3, #64	@ 0x40
 8002da6:	d054      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0xdc>
 8002da8:	d90c      	bls.n	8002dc4 <HAL_TIM_ConfigClockSource+0x4e>
 8002daa:	2b50      	cmp	r3, #80	@ 0x50
 8002dac:	d122      	bne.n	8002df4 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dae:	68ca      	ldr	r2, [r1, #12]
 8002db0:	6849      	ldr	r1, [r1, #4]
 8002db2:	6800      	ldr	r0, [r0, #0]
 8002db4:	f7ff fe13 	bl	80029de <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002db8:	2150      	movs	r1, #80	@ 0x50
 8002dba:	6820      	ldr	r0, [r4, #0]
 8002dbc:	f7ff fe36 	bl	8002a2c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002dc0:	2000      	movs	r0, #0
      break;
 8002dc2:	e005      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002dc4:	2b20      	cmp	r3, #32
 8002dc6:	d00d      	beq.n	8002de4 <HAL_TIM_ConfigClockSource+0x6e>
 8002dc8:	d909      	bls.n	8002dde <HAL_TIM_ConfigClockSource+0x68>
 8002dca:	2b30      	cmp	r3, #48	@ 0x30
 8002dcc:	d00a      	beq.n	8002de4 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002dce:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002ddc:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002dde:	b10b      	cbz	r3, 8002de4 <HAL_TIM_ConfigClockSource+0x6e>
 8002de0:	2b10      	cmp	r3, #16
 8002de2:	d105      	bne.n	8002df0 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002de4:	4619      	mov	r1, r3
 8002de6:	6820      	ldr	r0, [r4, #0]
 8002de8:	f7ff fe20 	bl	8002a2c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002dec:	2000      	movs	r0, #0
      break;
 8002dee:	e7ef      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002df0:	2001      	movs	r0, #1
 8002df2:	e7ed      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
 8002df4:	2001      	movs	r0, #1
 8002df6:	e7eb      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002df8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dfc:	d034      	beq.n	8002e68 <HAL_TIM_ConfigClockSource+0xf2>
 8002dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e02:	d10c      	bne.n	8002e1e <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002e04:	68cb      	ldr	r3, [r1, #12]
 8002e06:	684a      	ldr	r2, [r1, #4]
 8002e08:	6889      	ldr	r1, [r1, #8]
 8002e0a:	6800      	ldr	r0, [r0, #0]
 8002e0c:	f7ff ffa6 	bl	8002d5c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e10:	6822      	ldr	r2, [r4, #0]
 8002e12:	6893      	ldr	r3, [r2, #8]
 8002e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e18:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1a:	2000      	movs	r0, #0
      break;
 8002e1c:	e7d8      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002e1e:	2b70      	cmp	r3, #112	@ 0x70
 8002e20:	d124      	bne.n	8002e6c <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002e22:	68cb      	ldr	r3, [r1, #12]
 8002e24:	684a      	ldr	r2, [r1, #4]
 8002e26:	6889      	ldr	r1, [r1, #8]
 8002e28:	6800      	ldr	r0, [r0, #0]
 8002e2a:	f7ff ff97 	bl	8002d5c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e2e:	6822      	ldr	r2, [r4, #0]
 8002e30:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e32:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002e36:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e38:	2000      	movs	r0, #0
      break;
 8002e3a:	e7c9      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e3c:	68ca      	ldr	r2, [r1, #12]
 8002e3e:	6849      	ldr	r1, [r1, #4]
 8002e40:	6800      	ldr	r0, [r0, #0]
 8002e42:	f7ff fddf 	bl	8002a04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e46:	2160      	movs	r1, #96	@ 0x60
 8002e48:	6820      	ldr	r0, [r4, #0]
 8002e4a:	f7ff fdef 	bl	8002a2c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002e4e:	2000      	movs	r0, #0
      break;
 8002e50:	e7be      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e52:	68ca      	ldr	r2, [r1, #12]
 8002e54:	6849      	ldr	r1, [r1, #4]
 8002e56:	6800      	ldr	r0, [r0, #0]
 8002e58:	f7ff fdc1 	bl	80029de <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e5c:	2140      	movs	r1, #64	@ 0x40
 8002e5e:	6820      	ldr	r0, [r4, #0]
 8002e60:	f7ff fde4 	bl	8002a2c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2000      	movs	r0, #0
      break;
 8002e66:	e7b3      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002e68:	2000      	movs	r0, #0
 8002e6a:	e7b1      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	e7af      	b.n	8002dd0 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002e70:	2002      	movs	r0, #2
}
 8002e72:	4770      	bx	lr

08002e74 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e74:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002e78:	2a01      	cmp	r2, #1
 8002e7a:	d03d      	beq.n	8002ef8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002e7c:	b410      	push	{r4}
 8002e7e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002e80:	2201      	movs	r2, #1
 8002e82:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e86:	2202      	movs	r2, #2
 8002e88:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e8c:	6802      	ldr	r2, [r0, #0]
 8002e8e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e90:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e92:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e96:	6808      	ldr	r0, [r1, #0]
 8002e98:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e9c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4816      	ldr	r0, [pc, #88]	@ (8002efc <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002ea2:	4282      	cmp	r2, r0
 8002ea4:	d01a      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ea6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002eaa:	d017      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002eac:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002eb0:	4282      	cmp	r2, r0
 8002eb2:	d013      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002eb4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002eb8:	4282      	cmp	r2, r0
 8002eba:	d00f      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ebc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002ec0:	4282      	cmp	r2, r0
 8002ec2:	d00b      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ec4:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002ec8:	4282      	cmp	r2, r0
 8002eca:	d007      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ecc:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002ed0:	4282      	cmp	r2, r0
 8002ed2:	d003      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ed4:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002ed8:	4282      	cmp	r2, r0
 8002eda:	d104      	bne.n	8002ee6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002edc:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ee0:	6849      	ldr	r1, [r1, #4]
 8002ee2:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ee4:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002eec:	2000      	movs	r0, #0
 8002eee:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ef6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002ef8:	2002      	movs	r0, #2
}
 8002efa:	4770      	bx	lr
 8002efc:	40010000 	.word	0x40010000

08002f00 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f00:	4770      	bx	lr

08002f02 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f02:	4770      	bx	lr

08002f04 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002f04:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f06:	f102 030c 	add.w	r3, r2, #12
 8002f0a:	e853 3f00 	ldrex	r3, [r3]
 8002f0e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f12:	320c      	adds	r2, #12
 8002f14:	e842 3100 	strex	r1, r3, [r2]
 8002f18:	2900      	cmp	r1, #0
 8002f1a:	d1f3      	bne.n	8002f04 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f1c:	2320      	movs	r3, #32
 8002f1e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 8002f22:	4770      	bx	lr

08002f24 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f24:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f26:	f102 030c 	add.w	r3, r2, #12
 8002f2a:	e853 3f00 	ldrex	r3, [r3]
 8002f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f32:	320c      	adds	r2, #12
 8002f34:	e842 3100 	strex	r1, r3, [r2]
 8002f38:	2900      	cmp	r1, #0
 8002f3a:	d1f3      	bne.n	8002f24 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f3c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3e:	f102 0314 	add.w	r3, r2, #20
 8002f42:	e853 3f00 	ldrex	r3, [r3]
 8002f46:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4a:	3214      	adds	r2, #20
 8002f4c:	e842 3100 	strex	r1, r3, [r2]
 8002f50:	2900      	cmp	r1, #0
 8002f52:	d1f3      	bne.n	8002f3c <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f54:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d005      	beq.n	8002f66 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f5a:	2320      	movs	r3, #32
 8002f5c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f60:	2300      	movs	r3, #0
 8002f62:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002f64:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f66:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f68:	f102 030c 	add.w	r3, r2, #12
 8002f6c:	e853 3f00 	ldrex	r3, [r3]
 8002f70:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f74:	320c      	adds	r2, #12
 8002f76:	e842 3100 	strex	r1, r3, [r2]
 8002f7a:	2900      	cmp	r1, #0
 8002f7c:	d1f3      	bne.n	8002f66 <UART_EndRxTransfer+0x42>
 8002f7e:	e7ec      	b.n	8002f5a <UART_EndRxTransfer+0x36>

08002f80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f80:	b510      	push	{r4, lr}
 8002f82:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f84:	6802      	ldr	r2, [r0, #0]
 8002f86:	6913      	ldr	r3, [r2, #16]
 8002f88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f8c:	68c1      	ldr	r1, [r0, #12]
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f92:	6883      	ldr	r3, [r0, #8]
 8002f94:	6902      	ldr	r2, [r0, #16]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	6943      	ldr	r3, [r0, #20]
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	69c3      	ldr	r3, [r0, #28]
 8002f9e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002fa0:	6801      	ldr	r1, [r0, #0]
 8002fa2:	68cb      	ldr	r3, [r1, #12]
 8002fa4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002fa8:	f023 030c 	bic.w	r3, r3, #12
 8002fac:	4313      	orrs	r3, r2
 8002fae:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fb0:	6802      	ldr	r2, [r0, #0]
 8002fb2:	6953      	ldr	r3, [r2, #20]
 8002fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fb8:	6981      	ldr	r1, [r0, #24]
 8002fba:	430b      	orrs	r3, r1
 8002fbc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fbe:	6803      	ldr	r3, [r0, #0]
 8002fc0:	4a31      	ldr	r2, [pc, #196]	@ (8003088 <UART_SetConfig+0x108>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d006      	beq.n	8002fd4 <UART_SetConfig+0x54>
 8002fc6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d002      	beq.n	8002fd4 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fce:	f7ff fc49 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 8002fd2:	e001      	b.n	8002fd8 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fd4:	f7ff fc56 	bl	8002884 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fd8:	69e3      	ldr	r3, [r4, #28]
 8002fda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fde:	d029      	beq.n	8003034 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	1803      	adds	r3, r0, r0
 8002fe4:	4149      	adcs	r1, r1
 8002fe6:	181b      	adds	r3, r3, r0
 8002fe8:	f141 0100 	adc.w	r1, r1, #0
 8002fec:	00c9      	lsls	r1, r1, #3
 8002fee:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	1818      	adds	r0, r3, r0
 8002ff6:	6863      	ldr	r3, [r4, #4]
 8002ff8:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002ffc:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8003000:	f141 0100 	adc.w	r1, r1, #0
 8003004:	f7fd f954 	bl	80002b0 <__aeabi_uldivmod>
 8003008:	4a20      	ldr	r2, [pc, #128]	@ (800308c <UART_SetConfig+0x10c>)
 800300a:	fba2 3100 	umull	r3, r1, r2, r0
 800300e:	0949      	lsrs	r1, r1, #5
 8003010:	2364      	movs	r3, #100	@ 0x64
 8003012:	fb03 0311 	mls	r3, r3, r1, r0
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	3332      	adds	r3, #50	@ 0x32
 800301a:	fba2 2303 	umull	r2, r3, r2, r3
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003024:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003028:	f003 030f 	and.w	r3, r3, #15
 800302c:	6821      	ldr	r1, [r4, #0]
 800302e:	4413      	add	r3, r2
 8003030:	608b      	str	r3, [r1, #8]
  }
}
 8003032:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003034:	2300      	movs	r3, #0
 8003036:	1802      	adds	r2, r0, r0
 8003038:	eb43 0103 	adc.w	r1, r3, r3
 800303c:	1812      	adds	r2, r2, r0
 800303e:	f141 0100 	adc.w	r1, r1, #0
 8003042:	00c9      	lsls	r1, r1, #3
 8003044:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003048:	00d2      	lsls	r2, r2, #3
 800304a:	1810      	adds	r0, r2, r0
 800304c:	f141 0100 	adc.w	r1, r1, #0
 8003050:	6862      	ldr	r2, [r4, #4]
 8003052:	1892      	adds	r2, r2, r2
 8003054:	415b      	adcs	r3, r3
 8003056:	f7fd f92b 	bl	80002b0 <__aeabi_uldivmod>
 800305a:	4a0c      	ldr	r2, [pc, #48]	@ (800308c <UART_SetConfig+0x10c>)
 800305c:	fba2 3100 	umull	r3, r1, r2, r0
 8003060:	0949      	lsrs	r1, r1, #5
 8003062:	2364      	movs	r3, #100	@ 0x64
 8003064:	fb03 0311 	mls	r3, r3, r1, r0
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	3332      	adds	r3, #50	@ 0x32
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	095b      	lsrs	r3, r3, #5
 8003072:	005a      	lsls	r2, r3, #1
 8003074:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8003078:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	6821      	ldr	r1, [r4, #0]
 8003082:	4413      	add	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
 8003086:	e7d4      	b.n	8003032 <UART_SetConfig+0xb2>
 8003088:	40011000 	.word	0x40011000
 800308c:	51eb851f 	.word	0x51eb851f

08003090 <UART_WaitOnFlagUntilTimeout>:
{
 8003090:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003094:	b083      	sub	sp, #12
 8003096:	4605      	mov	r5, r0
 8003098:	460e      	mov	r6, r1
 800309a:	4617      	mov	r7, r2
 800309c:	4699      	mov	r9, r3
 800309e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a2:	682b      	ldr	r3, [r5, #0]
 80030a4:	681c      	ldr	r4, [r3, #0]
 80030a6:	ea36 0404 	bics.w	r4, r6, r4
 80030aa:	bf0c      	ite	eq
 80030ac:	2401      	moveq	r4, #1
 80030ae:	2400      	movne	r4, #0
 80030b0:	42bc      	cmp	r4, r7
 80030b2:	d128      	bne.n	8003106 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80030b4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80030b8:	d0f3      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ba:	f7fe fb53 	bl	8001764 <HAL_GetTick>
 80030be:	eba0 0009 	sub.w	r0, r0, r9
 80030c2:	4540      	cmp	r0, r8
 80030c4:	d823      	bhi.n	800310e <UART_WaitOnFlagUntilTimeout+0x7e>
 80030c6:	f1b8 0f00 	cmp.w	r8, #0
 80030ca:	d022      	beq.n	8003112 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80030cc:	682b      	ldr	r3, [r5, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	f012 0f04 	tst.w	r2, #4
 80030d4:	d0e5      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
 80030d6:	2e80      	cmp	r6, #128	@ 0x80
 80030d8:	d0e3      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
 80030da:	2e40      	cmp	r6, #64	@ 0x40
 80030dc:	d0e1      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	f012 0f08 	tst.w	r2, #8
 80030e4:	d0dd      	beq.n	80030a2 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 80030e6:	2400      	movs	r4, #0
 80030e8:	9401      	str	r4, [sp, #4]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	9201      	str	r2, [sp, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 80030f4:	4628      	mov	r0, r5
 80030f6:	f7ff ff15 	bl	8002f24 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80030fa:	2308      	movs	r3, #8
 80030fc:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 80030fe:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8003102:	2001      	movs	r0, #1
 8003104:	e000      	b.n	8003108 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8003106:	2000      	movs	r0, #0
}
 8003108:	b003      	add	sp, #12
 800310a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800310e:	2003      	movs	r0, #3
 8003110:	e7fa      	b.n	8003108 <UART_WaitOnFlagUntilTimeout+0x78>
 8003112:	2003      	movs	r0, #3
 8003114:	e7f8      	b.n	8003108 <UART_WaitOnFlagUntilTimeout+0x78>

08003116 <HAL_UART_Init>:
  if (huart == NULL)
 8003116:	b360      	cbz	r0, 8003172 <HAL_UART_Init+0x5c>
{
 8003118:	b510      	push	{r4, lr}
 800311a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800311c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003120:	b313      	cbz	r3, 8003168 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003122:	2324      	movs	r3, #36	@ 0x24
 8003124:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003128:	6822      	ldr	r2, [r4, #0]
 800312a:	68d3      	ldr	r3, [r2, #12]
 800312c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003130:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003132:	4620      	mov	r0, r4
 8003134:	f7ff ff24 	bl	8002f80 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003138:	6822      	ldr	r2, [r4, #0]
 800313a:	6913      	ldr	r3, [r2, #16]
 800313c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003140:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003142:	6822      	ldr	r2, [r4, #0]
 8003144:	6953      	ldr	r3, [r2, #20]
 8003146:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800314a:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800314c:	6822      	ldr	r2, [r4, #0]
 800314e:	68d3      	ldr	r3, [r2, #12]
 8003150:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003154:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003156:	2000      	movs	r0, #0
 8003158:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800315a:	2320      	movs	r3, #32
 800315c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003160:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003164:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003166:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003168:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800316c:	f7fe f9ac 	bl	80014c8 <HAL_UART_MspInit>
 8003170:	e7d7      	b.n	8003122 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003172:	2001      	movs	r0, #1
}
 8003174:	4770      	bx	lr

08003176 <HAL_UART_Transmit>:
{
 8003176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800317e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b20      	cmp	r3, #32
 8003186:	d156      	bne.n	8003236 <HAL_UART_Transmit+0xc0>
 8003188:	4604      	mov	r4, r0
 800318a:	460d      	mov	r5, r1
 800318c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800318e:	2900      	cmp	r1, #0
 8003190:	d055      	beq.n	800323e <HAL_UART_Transmit+0xc8>
 8003192:	b90a      	cbnz	r2, 8003198 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8003194:	2001      	movs	r0, #1
 8003196:	e04f      	b.n	8003238 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003198:	2300      	movs	r3, #0
 800319a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800319c:	2321      	movs	r3, #33	@ 0x21
 800319e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 80031a2:	f7fe fadf 	bl	8001764 <HAL_GetTick>
 80031a6:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80031a8:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031ac:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031b0:	68a3      	ldr	r3, [r4, #8]
 80031b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031b6:	d002      	beq.n	80031be <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80031b8:	f04f 0800 	mov.w	r8, #0
 80031bc:	e014      	b.n	80031e8 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031be:	6923      	ldr	r3, [r4, #16]
 80031c0:	b32b      	cbz	r3, 800320e <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 80031c2:	f04f 0800 	mov.w	r8, #0
 80031c6:	e00f      	b.n	80031e8 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 80031c8:	2320      	movs	r3, #32
 80031ca:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80031ce:	2003      	movs	r0, #3
 80031d0:	e032      	b.n	8003238 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031d2:	f838 3b02 	ldrh.w	r3, [r8], #2
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031dc:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80031de:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80031e0:	b292      	uxth	r2, r2
 80031e2:	3a01      	subs	r2, #1
 80031e4:	b292      	uxth	r2, r2
 80031e6:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031e8:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	b193      	cbz	r3, 8003214 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031ee:	9600      	str	r6, [sp, #0]
 80031f0:	463b      	mov	r3, r7
 80031f2:	2200      	movs	r2, #0
 80031f4:	2180      	movs	r1, #128	@ 0x80
 80031f6:	4620      	mov	r0, r4
 80031f8:	f7ff ff4a 	bl	8003090 <UART_WaitOnFlagUntilTimeout>
 80031fc:	2800      	cmp	r0, #0
 80031fe:	d1e3      	bne.n	80031c8 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8003200:	2d00      	cmp	r5, #0
 8003202:	d0e6      	beq.n	80031d2 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003204:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800320c:	e7e7      	b.n	80031de <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800320e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003210:	2500      	movs	r5, #0
 8003212:	e7e9      	b.n	80031e8 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003214:	9600      	str	r6, [sp, #0]
 8003216:	463b      	mov	r3, r7
 8003218:	2200      	movs	r2, #0
 800321a:	2140      	movs	r1, #64	@ 0x40
 800321c:	4620      	mov	r0, r4
 800321e:	f7ff ff37 	bl	8003090 <UART_WaitOnFlagUntilTimeout>
 8003222:	b918      	cbnz	r0, 800322c <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8003224:	2320      	movs	r3, #32
 8003226:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800322a:	e005      	b.n	8003238 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 800322c:	2320      	movs	r3, #32
 800322e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8003232:	2003      	movs	r0, #3
 8003234:	e000      	b.n	8003238 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8003236:	2002      	movs	r0, #2
}
 8003238:	b002      	add	sp, #8
 800323a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800323e:	2001      	movs	r0, #1
 8003240:	e7fa      	b.n	8003238 <HAL_UART_Transmit+0xc2>

08003242 <HAL_UART_RxCpltCallback>:
}
 8003242:	4770      	bx	lr

08003244 <HAL_UART_RxHalfCpltCallback>:
}
 8003244:	4770      	bx	lr

08003246 <HAL_UART_ErrorCallback>:
}
 8003246:	4770      	bx	lr

08003248 <UART_DMAError>:
{
 8003248:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800324a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003250:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b21      	cmp	r3, #33	@ 0x21
 8003258:	d010      	beq.n	800327c <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003262:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b22      	cmp	r3, #34	@ 0x22
 800326a:	d011      	beq.n	8003290 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800326c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800326e:	f043 0310 	orr.w	r3, r3, #16
 8003272:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 8003274:	4620      	mov	r0, r4
 8003276:	f7ff ffe6 	bl	8003246 <HAL_UART_ErrorCallback>
}
 800327a:	bd10      	pop	{r4, pc}
 800327c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003280:	2a00      	cmp	r2, #0
 8003282:	d0ea      	beq.n	800325a <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8003284:	2300      	movs	r3, #0
 8003286:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003288:	4620      	mov	r0, r4
 800328a:	f7ff fe3b 	bl	8002f04 <UART_EndTxTransfer>
 800328e:	e7e4      	b.n	800325a <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003290:	2a00      	cmp	r2, #0
 8003292:	d0eb      	beq.n	800326c <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8003294:	2300      	movs	r3, #0
 8003296:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003298:	4620      	mov	r0, r4
 800329a:	f7ff fe43 	bl	8002f24 <UART_EndRxTransfer>
 800329e:	e7e5      	b.n	800326c <UART_DMAError+0x24>

080032a0 <HAL_UARTEx_RxEventCallback>:
}
 80032a0:	4770      	bx	lr

080032a2 <UART_DMARxHalfCplt>:
{
 80032a2:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032a4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80032a6:	2301      	movs	r3, #1
 80032a8:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032aa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d002      	beq.n	80032b6 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80032b0:	f7ff ffc8 	bl	8003244 <HAL_UART_RxHalfCpltCallback>
}
 80032b4:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80032b6:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80032b8:	0849      	lsrs	r1, r1, #1
 80032ba:	f7ff fff1 	bl	80032a0 <HAL_UARTEx_RxEventCallback>
 80032be:	e7f9      	b.n	80032b4 <UART_DMARxHalfCplt+0x12>

080032c0 <UART_DMAReceiveCplt>:
{
 80032c0:	b508      	push	{r3, lr}
 80032c2:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032c4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80032ce:	d12b      	bne.n	8003328 <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80032d4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d6:	f102 030c 	add.w	r3, r2, #12
 80032da:	e853 3f00 	ldrex	r3, [r3]
 80032de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e2:	320c      	adds	r2, #12
 80032e4:	e842 3100 	strex	r1, r3, [r2]
 80032e8:	2900      	cmp	r1, #0
 80032ea:	d1f3      	bne.n	80032d4 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ee:	f102 0314 	add.w	r3, r2, #20
 80032f2:	e853 3f00 	ldrex	r3, [r3]
 80032f6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032fa:	3214      	adds	r2, #20
 80032fc:	e842 3100 	strex	r1, r3, [r2]
 8003300:	2900      	cmp	r1, #0
 8003302:	d1f3      	bne.n	80032ec <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003304:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003306:	f102 0314 	add.w	r3, r2, #20
 800330a:	e853 3f00 	ldrex	r3, [r3]
 800330e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003312:	3214      	adds	r2, #20
 8003314:	e842 3100 	strex	r1, r3, [r2]
 8003318:	2900      	cmp	r1, #0
 800331a:	d1f3      	bne.n	8003304 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800331c:	2320      	movs	r3, #32
 800331e:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003322:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003324:	2b01      	cmp	r3, #1
 8003326:	d007      	beq.n	8003338 <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003328:	2300      	movs	r3, #0
 800332a:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800332c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800332e:	2b01      	cmp	r3, #1
 8003330:	d00f      	beq.n	8003352 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8003332:	f7ff ff86 	bl	8003242 <HAL_UART_RxCpltCallback>
}
 8003336:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003338:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333a:	f102 030c 	add.w	r3, r2, #12
 800333e:	e853 3f00 	ldrex	r3, [r3]
 8003342:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003346:	320c      	adds	r2, #12
 8003348:	e842 3100 	strex	r1, r3, [r2]
 800334c:	2900      	cmp	r1, #0
 800334e:	d1f3      	bne.n	8003338 <UART_DMAReceiveCplt+0x78>
 8003350:	e7ea      	b.n	8003328 <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003352:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8003354:	f7ff ffa4 	bl	80032a0 <HAL_UARTEx_RxEventCallback>
 8003358:	e7ed      	b.n	8003336 <UART_DMAReceiveCplt+0x76>
	...

0800335c <UART_Start_Receive_DMA>:
{
 800335c:	b530      	push	{r4, r5, lr}
 800335e:	b083      	sub	sp, #12
 8003360:	4604      	mov	r4, r0
 8003362:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8003364:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003366:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003368:	2500      	movs	r5, #0
 800336a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800336c:	2222      	movs	r2, #34	@ 0x22
 800336e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003372:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003374:	481f      	ldr	r0, [pc, #124]	@ (80033f4 <UART_Start_Receive_DMA+0x98>)
 8003376:	63d0      	str	r0, [r2, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003378:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800337a:	481f      	ldr	r0, [pc, #124]	@ (80033f8 <UART_Start_Receive_DMA+0x9c>)
 800337c:	6410      	str	r0, [r2, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800337e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003380:	481e      	ldr	r0, [pc, #120]	@ (80033fc <UART_Start_Receive_DMA+0xa0>)
 8003382:	64d0      	str	r0, [r2, #76]	@ 0x4c
  huart->hdmarx->XferAbortCallback = NULL;
 8003384:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003386:	6515      	str	r5, [r2, #80]	@ 0x50
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003388:	6820      	ldr	r0, [r4, #0]
 800338a:	460a      	mov	r2, r1
 800338c:	1d01      	adds	r1, r0, #4
 800338e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003390:	f7fe fe02 	bl	8001f98 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003394:	9501      	str	r5, [sp, #4]
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	9201      	str	r2, [sp, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	9301      	str	r3, [sp, #4]
 80033a0:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80033a2:	6923      	ldr	r3, [r4, #16]
 80033a4:	b15b      	cbz	r3, 80033be <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033a6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a8:	f102 030c 	add.w	r3, r2, #12
 80033ac:	e853 3f00 	ldrex	r3, [r3]
 80033b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b4:	320c      	adds	r2, #12
 80033b6:	e842 3100 	strex	r1, r3, [r2]
 80033ba:	2900      	cmp	r1, #0
 80033bc:	d1f3      	bne.n	80033a6 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c0:	f102 0314 	add.w	r3, r2, #20
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033cc:	3214      	adds	r2, #20
 80033ce:	e842 3100 	strex	r1, r3, [r2]
 80033d2:	2900      	cmp	r1, #0
 80033d4:	d1f3      	bne.n	80033be <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033d6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	f102 0314 	add.w	r3, r2, #20
 80033dc:	e853 3f00 	ldrex	r3, [r3]
 80033e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	3214      	adds	r2, #20
 80033e6:	e842 3100 	strex	r1, r3, [r2]
 80033ea:	2900      	cmp	r1, #0
 80033ec:	d1f3      	bne.n	80033d6 <UART_Start_Receive_DMA+0x7a>
}
 80033ee:	2000      	movs	r0, #0
 80033f0:	b003      	add	sp, #12
 80033f2:	bd30      	pop	{r4, r5, pc}
 80033f4:	080032c1 	.word	0x080032c1
 80033f8:	080032a3 	.word	0x080032a3
 80033fc:	08003249 	.word	0x08003249

08003400 <HAL_UART_Receive_DMA>:
{
 8003400:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003402:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b20      	cmp	r3, #32
 800340a:	d108      	bne.n	800341e <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800340c:	b149      	cbz	r1, 8003422 <HAL_UART_Receive_DMA+0x22>
 800340e:	b90a      	cbnz	r2, 8003414 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 8003410:	2001      	movs	r0, #1
}
 8003412:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003414:	2300      	movs	r3, #0
 8003416:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003418:	f7ff ffa0 	bl	800335c <UART_Start_Receive_DMA>
 800341c:	e7f9      	b.n	8003412 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 800341e:	2002      	movs	r0, #2
 8003420:	e7f7      	b.n	8003412 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 8003422:	2001      	movs	r0, #1
 8003424:	e7f5      	b.n	8003412 <HAL_UART_Receive_DMA+0x12>

08003426 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8003426:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8003428:	680b      	ldr	r3, [r1, #0]
 800342a:	b9db      	cbnz	r3, 8003464 <FMC_SDRAM_Init+0x3e>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800342c:	6802      	ldr	r2, [r0, #0]
 800342e:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 8003432:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8003436:	684b      	ldr	r3, [r1, #4]
 8003438:	688c      	ldr	r4, [r1, #8]
 800343a:	4323      	orrs	r3, r4
 800343c:	68cc      	ldr	r4, [r1, #12]
 800343e:	4323      	orrs	r3, r4
 8003440:	690c      	ldr	r4, [r1, #16]
 8003442:	4323      	orrs	r3, r4
 8003444:	694c      	ldr	r4, [r1, #20]
 8003446:	4323      	orrs	r3, r4
 8003448:	698c      	ldr	r4, [r1, #24]
 800344a:	4323      	orrs	r3, r4
 800344c:	69cc      	ldr	r4, [r1, #28]
 800344e:	4323      	orrs	r3, r4
 8003450:	6a0c      	ldr	r4, [r1, #32]
 8003452:	4323      	orrs	r3, r4
 8003454:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8003456:	430b      	orrs	r3, r1
 8003458:	431a      	orrs	r2, r3
 800345a:	6002      	str	r2, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 800345c:	2000      	movs	r0, #0
 800345e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003462:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8003464:	6803      	ldr	r3, [r0, #0]
 8003466:	f423 43f8 	bic.w	r3, r3, #31744	@ 0x7c00
 800346a:	69ca      	ldr	r2, [r1, #28]
 800346c:	6a0c      	ldr	r4, [r1, #32]
 800346e:	4322      	orrs	r2, r4
 8003470:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8003472:	4322      	orrs	r2, r4
 8003474:	4313      	orrs	r3, r2
 8003476:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8003478:	6842      	ldr	r2, [r0, #4]
 800347a:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 800347e:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8003482:	684b      	ldr	r3, [r1, #4]
 8003484:	688c      	ldr	r4, [r1, #8]
 8003486:	4323      	orrs	r3, r4
 8003488:	68cc      	ldr	r4, [r1, #12]
 800348a:	4323      	orrs	r3, r4
 800348c:	690c      	ldr	r4, [r1, #16]
 800348e:	4323      	orrs	r3, r4
 8003490:	694c      	ldr	r4, [r1, #20]
 8003492:	4323      	orrs	r3, r4
 8003494:	6989      	ldr	r1, [r1, #24]
 8003496:	430b      	orrs	r3, r1
 8003498:	431a      	orrs	r2, r3
 800349a:	6042      	str	r2, [r0, #4]
 800349c:	e7de      	b.n	800345c <FMC_SDRAM_Init+0x36>

0800349e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800349e:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80034a0:	bb3a      	cbnz	r2, 80034f2 <FMC_SDRAM_Timing_Init+0x54>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80034a2:	6882      	ldr	r2, [r0, #8]
 80034a4:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 80034a8:	680b      	ldr	r3, [r1, #0]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	684c      	ldr	r4, [r1, #4]
 80034ae:	f104 3cff 	add.w	ip, r4, #4294967295
 80034b2:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80034b6:	688c      	ldr	r4, [r1, #8]
 80034b8:	f104 3cff 	add.w	ip, r4, #4294967295
 80034bc:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80034c0:	68cc      	ldr	r4, [r1, #12]
 80034c2:	f104 3cff 	add.w	ip, r4, #4294967295
 80034c6:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 80034ca:	690c      	ldr	r4, [r1, #16]
 80034cc:	f104 3cff 	add.w	ip, r4, #4294967295
 80034d0:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80034d4:	694c      	ldr	r4, [r1, #20]
 80034d6:	f104 3cff 	add.w	ip, r4, #4294967295
 80034da:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 80034de:	6989      	ldr	r1, [r1, #24]
 80034e0:	3901      	subs	r1, #1
 80034e2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80034e6:	4313      	orrs	r3, r2
 80034e8:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
}
 80034ea:	2000      	movs	r0, #0
 80034ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034f0:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80034f2:	6883      	ldr	r3, [r0, #8]
 80034f4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80034f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80034fc:	68ca      	ldr	r2, [r1, #12]
 80034fe:	f102 3cff 	add.w	ip, r2, #4294967295
 8003502:	694a      	ldr	r2, [r1, #20]
 8003504:	3a01      	subs	r2, #1
 8003506:	0512      	lsls	r2, r2, #20
 8003508:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 800350c:	4313      	orrs	r3, r2
 800350e:	6083      	str	r3, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8003510:	68c2      	ldr	r2, [r0, #12]
 8003512:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 8003516:	680b      	ldr	r3, [r1, #0]
 8003518:	3b01      	subs	r3, #1
 800351a:	684c      	ldr	r4, [r1, #4]
 800351c:	f104 3cff 	add.w	ip, r4, #4294967295
 8003520:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8003524:	688c      	ldr	r4, [r1, #8]
 8003526:	f104 3cff 	add.w	ip, r4, #4294967295
 800352a:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800352e:	690c      	ldr	r4, [r1, #16]
 8003530:	f104 3cff 	add.w	ip, r4, #4294967295
 8003534:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8003538:	6989      	ldr	r1, [r1, #24]
 800353a:	3901      	subs	r1, #1
 800353c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003540:	4313      	orrs	r3, r2
 8003542:	60c3      	str	r3, [r0, #12]
 8003544:	e7d1      	b.n	80034ea <FMC_SDRAM_Timing_Init+0x4c>
	...

08003548 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003548:	4b01      	ldr	r3, [pc, #4]	@ (8003550 <LL_SetSystemCoreClock+0x8>)
 800354a:	6018      	str	r0, [r3, #0]
}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	20000000 	.word	0x20000000

08003554 <_vsniprintf_r>:
 8003554:	b530      	push	{r4, r5, lr}
 8003556:	4614      	mov	r4, r2
 8003558:	2c00      	cmp	r4, #0
 800355a:	b09b      	sub	sp, #108	@ 0x6c
 800355c:	4605      	mov	r5, r0
 800355e:	461a      	mov	r2, r3
 8003560:	da05      	bge.n	800356e <_vsniprintf_r+0x1a>
 8003562:	238b      	movs	r3, #139	@ 0x8b
 8003564:	6003      	str	r3, [r0, #0]
 8003566:	f04f 30ff 	mov.w	r0, #4294967295
 800356a:	b01b      	add	sp, #108	@ 0x6c
 800356c:	bd30      	pop	{r4, r5, pc}
 800356e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003572:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003576:	bf14      	ite	ne
 8003578:	f104 33ff 	addne.w	r3, r4, #4294967295
 800357c:	4623      	moveq	r3, r4
 800357e:	9302      	str	r3, [sp, #8]
 8003580:	9305      	str	r3, [sp, #20]
 8003582:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003586:	9100      	str	r1, [sp, #0]
 8003588:	9104      	str	r1, [sp, #16]
 800358a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800358e:	4669      	mov	r1, sp
 8003590:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003592:	f000 f9df 	bl	8003954 <_svfiprintf_r>
 8003596:	1c43      	adds	r3, r0, #1
 8003598:	bfbc      	itt	lt
 800359a:	238b      	movlt	r3, #139	@ 0x8b
 800359c:	602b      	strlt	r3, [r5, #0]
 800359e:	2c00      	cmp	r4, #0
 80035a0:	d0e3      	beq.n	800356a <_vsniprintf_r+0x16>
 80035a2:	9b00      	ldr	r3, [sp, #0]
 80035a4:	2200      	movs	r2, #0
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e7df      	b.n	800356a <_vsniprintf_r+0x16>
	...

080035ac <vsniprintf>:
 80035ac:	b507      	push	{r0, r1, r2, lr}
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	460a      	mov	r2, r1
 80035b4:	4601      	mov	r1, r0
 80035b6:	4803      	ldr	r0, [pc, #12]	@ (80035c4 <vsniprintf+0x18>)
 80035b8:	6800      	ldr	r0, [r0, #0]
 80035ba:	f7ff ffcb 	bl	8003554 <_vsniprintf_r>
 80035be:	b003      	add	sp, #12
 80035c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80035c4:	2000000c 	.word	0x2000000c

080035c8 <memset>:
 80035c8:	4402      	add	r2, r0
 80035ca:	4603      	mov	r3, r0
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d100      	bne.n	80035d2 <memset+0xa>
 80035d0:	4770      	bx	lr
 80035d2:	f803 1b01 	strb.w	r1, [r3], #1
 80035d6:	e7f9      	b.n	80035cc <memset+0x4>

080035d8 <strncpy>:
 80035d8:	b510      	push	{r4, lr}
 80035da:	3901      	subs	r1, #1
 80035dc:	4603      	mov	r3, r0
 80035de:	b132      	cbz	r2, 80035ee <strncpy+0x16>
 80035e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80035e4:	f803 4b01 	strb.w	r4, [r3], #1
 80035e8:	3a01      	subs	r2, #1
 80035ea:	2c00      	cmp	r4, #0
 80035ec:	d1f7      	bne.n	80035de <strncpy+0x6>
 80035ee:	441a      	add	r2, r3
 80035f0:	2100      	movs	r1, #0
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d100      	bne.n	80035f8 <strncpy+0x20>
 80035f6:	bd10      	pop	{r4, pc}
 80035f8:	f803 1b01 	strb.w	r1, [r3], #1
 80035fc:	e7f9      	b.n	80035f2 <strncpy+0x1a>

080035fe <__strtok_r>:
 80035fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003600:	4604      	mov	r4, r0
 8003602:	b908      	cbnz	r0, 8003608 <__strtok_r+0xa>
 8003604:	6814      	ldr	r4, [r2, #0]
 8003606:	b144      	cbz	r4, 800361a <__strtok_r+0x1c>
 8003608:	4620      	mov	r0, r4
 800360a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800360e:	460f      	mov	r7, r1
 8003610:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003614:	b91e      	cbnz	r6, 800361e <__strtok_r+0x20>
 8003616:	b965      	cbnz	r5, 8003632 <__strtok_r+0x34>
 8003618:	6015      	str	r5, [r2, #0]
 800361a:	2000      	movs	r0, #0
 800361c:	e005      	b.n	800362a <__strtok_r+0x2c>
 800361e:	42b5      	cmp	r5, r6
 8003620:	d1f6      	bne.n	8003610 <__strtok_r+0x12>
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <__strtok_r+0xa>
 8003626:	6014      	str	r4, [r2, #0]
 8003628:	7003      	strb	r3, [r0, #0]
 800362a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800362c:	461c      	mov	r4, r3
 800362e:	e00c      	b.n	800364a <__strtok_r+0x4c>
 8003630:	b915      	cbnz	r5, 8003638 <__strtok_r+0x3a>
 8003632:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003636:	460e      	mov	r6, r1
 8003638:	f816 5b01 	ldrb.w	r5, [r6], #1
 800363c:	42ab      	cmp	r3, r5
 800363e:	d1f7      	bne.n	8003630 <__strtok_r+0x32>
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0f3      	beq.n	800362c <__strtok_r+0x2e>
 8003644:	2300      	movs	r3, #0
 8003646:	f804 3c01 	strb.w	r3, [r4, #-1]
 800364a:	6014      	str	r4, [r2, #0]
 800364c:	e7ed      	b.n	800362a <__strtok_r+0x2c>

0800364e <strtok_r>:
 800364e:	2301      	movs	r3, #1
 8003650:	f7ff bfd5 	b.w	80035fe <__strtok_r>

08003654 <__errno>:
 8003654:	4b01      	ldr	r3, [pc, #4]	@ (800365c <__errno+0x8>)
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	2000000c 	.word	0x2000000c

08003660 <__libc_init_array>:
 8003660:	b570      	push	{r4, r5, r6, lr}
 8003662:	4d0d      	ldr	r5, [pc, #52]	@ (8003698 <__libc_init_array+0x38>)
 8003664:	4c0d      	ldr	r4, [pc, #52]	@ (800369c <__libc_init_array+0x3c>)
 8003666:	1b64      	subs	r4, r4, r5
 8003668:	10a4      	asrs	r4, r4, #2
 800366a:	2600      	movs	r6, #0
 800366c:	42a6      	cmp	r6, r4
 800366e:	d109      	bne.n	8003684 <__libc_init_array+0x24>
 8003670:	4d0b      	ldr	r5, [pc, #44]	@ (80036a0 <__libc_init_array+0x40>)
 8003672:	4c0c      	ldr	r4, [pc, #48]	@ (80036a4 <__libc_init_array+0x44>)
 8003674:	f000 fc66 	bl	8003f44 <_init>
 8003678:	1b64      	subs	r4, r4, r5
 800367a:	10a4      	asrs	r4, r4, #2
 800367c:	2600      	movs	r6, #0
 800367e:	42a6      	cmp	r6, r4
 8003680:	d105      	bne.n	800368e <__libc_init_array+0x2e>
 8003682:	bd70      	pop	{r4, r5, r6, pc}
 8003684:	f855 3b04 	ldr.w	r3, [r5], #4
 8003688:	4798      	blx	r3
 800368a:	3601      	adds	r6, #1
 800368c:	e7ee      	b.n	800366c <__libc_init_array+0xc>
 800368e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003692:	4798      	blx	r3
 8003694:	3601      	adds	r6, #1
 8003696:	e7f2      	b.n	800367e <__libc_init_array+0x1e>
 8003698:	0800400c 	.word	0x0800400c
 800369c:	0800400c 	.word	0x0800400c
 80036a0:	0800400c 	.word	0x0800400c
 80036a4:	08004010 	.word	0x08004010

080036a8 <__retarget_lock_acquire_recursive>:
 80036a8:	4770      	bx	lr

080036aa <__retarget_lock_release_recursive>:
 80036aa:	4770      	bx	lr

080036ac <_free_r>:
 80036ac:	b538      	push	{r3, r4, r5, lr}
 80036ae:	4605      	mov	r5, r0
 80036b0:	2900      	cmp	r1, #0
 80036b2:	d041      	beq.n	8003738 <_free_r+0x8c>
 80036b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036b8:	1f0c      	subs	r4, r1, #4
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	bfb8      	it	lt
 80036be:	18e4      	addlt	r4, r4, r3
 80036c0:	f000 f8e0 	bl	8003884 <__malloc_lock>
 80036c4:	4a1d      	ldr	r2, [pc, #116]	@ (800373c <_free_r+0x90>)
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	b933      	cbnz	r3, 80036d8 <_free_r+0x2c>
 80036ca:	6063      	str	r3, [r4, #4]
 80036cc:	6014      	str	r4, [r2, #0]
 80036ce:	4628      	mov	r0, r5
 80036d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036d4:	f000 b8dc 	b.w	8003890 <__malloc_unlock>
 80036d8:	42a3      	cmp	r3, r4
 80036da:	d908      	bls.n	80036ee <_free_r+0x42>
 80036dc:	6820      	ldr	r0, [r4, #0]
 80036de:	1821      	adds	r1, r4, r0
 80036e0:	428b      	cmp	r3, r1
 80036e2:	bf01      	itttt	eq
 80036e4:	6819      	ldreq	r1, [r3, #0]
 80036e6:	685b      	ldreq	r3, [r3, #4]
 80036e8:	1809      	addeq	r1, r1, r0
 80036ea:	6021      	streq	r1, [r4, #0]
 80036ec:	e7ed      	b.n	80036ca <_free_r+0x1e>
 80036ee:	461a      	mov	r2, r3
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	b10b      	cbz	r3, 80036f8 <_free_r+0x4c>
 80036f4:	42a3      	cmp	r3, r4
 80036f6:	d9fa      	bls.n	80036ee <_free_r+0x42>
 80036f8:	6811      	ldr	r1, [r2, #0]
 80036fa:	1850      	adds	r0, r2, r1
 80036fc:	42a0      	cmp	r0, r4
 80036fe:	d10b      	bne.n	8003718 <_free_r+0x6c>
 8003700:	6820      	ldr	r0, [r4, #0]
 8003702:	4401      	add	r1, r0
 8003704:	1850      	adds	r0, r2, r1
 8003706:	4283      	cmp	r3, r0
 8003708:	6011      	str	r1, [r2, #0]
 800370a:	d1e0      	bne.n	80036ce <_free_r+0x22>
 800370c:	6818      	ldr	r0, [r3, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	6053      	str	r3, [r2, #4]
 8003712:	4408      	add	r0, r1
 8003714:	6010      	str	r0, [r2, #0]
 8003716:	e7da      	b.n	80036ce <_free_r+0x22>
 8003718:	d902      	bls.n	8003720 <_free_r+0x74>
 800371a:	230c      	movs	r3, #12
 800371c:	602b      	str	r3, [r5, #0]
 800371e:	e7d6      	b.n	80036ce <_free_r+0x22>
 8003720:	6820      	ldr	r0, [r4, #0]
 8003722:	1821      	adds	r1, r4, r0
 8003724:	428b      	cmp	r3, r1
 8003726:	bf04      	itt	eq
 8003728:	6819      	ldreq	r1, [r3, #0]
 800372a:	685b      	ldreq	r3, [r3, #4]
 800372c:	6063      	str	r3, [r4, #4]
 800372e:	bf04      	itt	eq
 8003730:	1809      	addeq	r1, r1, r0
 8003732:	6021      	streq	r1, [r4, #0]
 8003734:	6054      	str	r4, [r2, #4]
 8003736:	e7ca      	b.n	80036ce <_free_r+0x22>
 8003738:	bd38      	pop	{r3, r4, r5, pc}
 800373a:	bf00      	nop
 800373c:	2000074c 	.word	0x2000074c

08003740 <sbrk_aligned>:
 8003740:	b570      	push	{r4, r5, r6, lr}
 8003742:	4e0f      	ldr	r6, [pc, #60]	@ (8003780 <sbrk_aligned+0x40>)
 8003744:	460c      	mov	r4, r1
 8003746:	6831      	ldr	r1, [r6, #0]
 8003748:	4605      	mov	r5, r0
 800374a:	b911      	cbnz	r1, 8003752 <sbrk_aligned+0x12>
 800374c:	f000 fba6 	bl	8003e9c <_sbrk_r>
 8003750:	6030      	str	r0, [r6, #0]
 8003752:	4621      	mov	r1, r4
 8003754:	4628      	mov	r0, r5
 8003756:	f000 fba1 	bl	8003e9c <_sbrk_r>
 800375a:	1c43      	adds	r3, r0, #1
 800375c:	d103      	bne.n	8003766 <sbrk_aligned+0x26>
 800375e:	f04f 34ff 	mov.w	r4, #4294967295
 8003762:	4620      	mov	r0, r4
 8003764:	bd70      	pop	{r4, r5, r6, pc}
 8003766:	1cc4      	adds	r4, r0, #3
 8003768:	f024 0403 	bic.w	r4, r4, #3
 800376c:	42a0      	cmp	r0, r4
 800376e:	d0f8      	beq.n	8003762 <sbrk_aligned+0x22>
 8003770:	1a21      	subs	r1, r4, r0
 8003772:	4628      	mov	r0, r5
 8003774:	f000 fb92 	bl	8003e9c <_sbrk_r>
 8003778:	3001      	adds	r0, #1
 800377a:	d1f2      	bne.n	8003762 <sbrk_aligned+0x22>
 800377c:	e7ef      	b.n	800375e <sbrk_aligned+0x1e>
 800377e:	bf00      	nop
 8003780:	20000748 	.word	0x20000748

08003784 <_malloc_r>:
 8003784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003788:	1ccd      	adds	r5, r1, #3
 800378a:	f025 0503 	bic.w	r5, r5, #3
 800378e:	3508      	adds	r5, #8
 8003790:	2d0c      	cmp	r5, #12
 8003792:	bf38      	it	cc
 8003794:	250c      	movcc	r5, #12
 8003796:	2d00      	cmp	r5, #0
 8003798:	4606      	mov	r6, r0
 800379a:	db01      	blt.n	80037a0 <_malloc_r+0x1c>
 800379c:	42a9      	cmp	r1, r5
 800379e:	d904      	bls.n	80037aa <_malloc_r+0x26>
 80037a0:	230c      	movs	r3, #12
 80037a2:	6033      	str	r3, [r6, #0]
 80037a4:	2000      	movs	r0, #0
 80037a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003880 <_malloc_r+0xfc>
 80037ae:	f000 f869 	bl	8003884 <__malloc_lock>
 80037b2:	f8d8 3000 	ldr.w	r3, [r8]
 80037b6:	461c      	mov	r4, r3
 80037b8:	bb44      	cbnz	r4, 800380c <_malloc_r+0x88>
 80037ba:	4629      	mov	r1, r5
 80037bc:	4630      	mov	r0, r6
 80037be:	f7ff ffbf 	bl	8003740 <sbrk_aligned>
 80037c2:	1c43      	adds	r3, r0, #1
 80037c4:	4604      	mov	r4, r0
 80037c6:	d158      	bne.n	800387a <_malloc_r+0xf6>
 80037c8:	f8d8 4000 	ldr.w	r4, [r8]
 80037cc:	4627      	mov	r7, r4
 80037ce:	2f00      	cmp	r7, #0
 80037d0:	d143      	bne.n	800385a <_malloc_r+0xd6>
 80037d2:	2c00      	cmp	r4, #0
 80037d4:	d04b      	beq.n	800386e <_malloc_r+0xea>
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	4639      	mov	r1, r7
 80037da:	4630      	mov	r0, r6
 80037dc:	eb04 0903 	add.w	r9, r4, r3
 80037e0:	f000 fb5c 	bl	8003e9c <_sbrk_r>
 80037e4:	4581      	cmp	r9, r0
 80037e6:	d142      	bne.n	800386e <_malloc_r+0xea>
 80037e8:	6821      	ldr	r1, [r4, #0]
 80037ea:	1a6d      	subs	r5, r5, r1
 80037ec:	4629      	mov	r1, r5
 80037ee:	4630      	mov	r0, r6
 80037f0:	f7ff ffa6 	bl	8003740 <sbrk_aligned>
 80037f4:	3001      	adds	r0, #1
 80037f6:	d03a      	beq.n	800386e <_malloc_r+0xea>
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	442b      	add	r3, r5
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	f8d8 3000 	ldr.w	r3, [r8]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	bb62      	cbnz	r2, 8003860 <_malloc_r+0xdc>
 8003806:	f8c8 7000 	str.w	r7, [r8]
 800380a:	e00f      	b.n	800382c <_malloc_r+0xa8>
 800380c:	6822      	ldr	r2, [r4, #0]
 800380e:	1b52      	subs	r2, r2, r5
 8003810:	d420      	bmi.n	8003854 <_malloc_r+0xd0>
 8003812:	2a0b      	cmp	r2, #11
 8003814:	d917      	bls.n	8003846 <_malloc_r+0xc2>
 8003816:	1961      	adds	r1, r4, r5
 8003818:	42a3      	cmp	r3, r4
 800381a:	6025      	str	r5, [r4, #0]
 800381c:	bf18      	it	ne
 800381e:	6059      	strne	r1, [r3, #4]
 8003820:	6863      	ldr	r3, [r4, #4]
 8003822:	bf08      	it	eq
 8003824:	f8c8 1000 	streq.w	r1, [r8]
 8003828:	5162      	str	r2, [r4, r5]
 800382a:	604b      	str	r3, [r1, #4]
 800382c:	4630      	mov	r0, r6
 800382e:	f000 f82f 	bl	8003890 <__malloc_unlock>
 8003832:	f104 000b 	add.w	r0, r4, #11
 8003836:	1d23      	adds	r3, r4, #4
 8003838:	f020 0007 	bic.w	r0, r0, #7
 800383c:	1ac2      	subs	r2, r0, r3
 800383e:	bf1c      	itt	ne
 8003840:	1a1b      	subne	r3, r3, r0
 8003842:	50a3      	strne	r3, [r4, r2]
 8003844:	e7af      	b.n	80037a6 <_malloc_r+0x22>
 8003846:	6862      	ldr	r2, [r4, #4]
 8003848:	42a3      	cmp	r3, r4
 800384a:	bf0c      	ite	eq
 800384c:	f8c8 2000 	streq.w	r2, [r8]
 8003850:	605a      	strne	r2, [r3, #4]
 8003852:	e7eb      	b.n	800382c <_malloc_r+0xa8>
 8003854:	4623      	mov	r3, r4
 8003856:	6864      	ldr	r4, [r4, #4]
 8003858:	e7ae      	b.n	80037b8 <_malloc_r+0x34>
 800385a:	463c      	mov	r4, r7
 800385c:	687f      	ldr	r7, [r7, #4]
 800385e:	e7b6      	b.n	80037ce <_malloc_r+0x4a>
 8003860:	461a      	mov	r2, r3
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	42a3      	cmp	r3, r4
 8003866:	d1fb      	bne.n	8003860 <_malloc_r+0xdc>
 8003868:	2300      	movs	r3, #0
 800386a:	6053      	str	r3, [r2, #4]
 800386c:	e7de      	b.n	800382c <_malloc_r+0xa8>
 800386e:	230c      	movs	r3, #12
 8003870:	6033      	str	r3, [r6, #0]
 8003872:	4630      	mov	r0, r6
 8003874:	f000 f80c 	bl	8003890 <__malloc_unlock>
 8003878:	e794      	b.n	80037a4 <_malloc_r+0x20>
 800387a:	6005      	str	r5, [r0, #0]
 800387c:	e7d6      	b.n	800382c <_malloc_r+0xa8>
 800387e:	bf00      	nop
 8003880:	2000074c 	.word	0x2000074c

08003884 <__malloc_lock>:
 8003884:	4801      	ldr	r0, [pc, #4]	@ (800388c <__malloc_lock+0x8>)
 8003886:	f7ff bf0f 	b.w	80036a8 <__retarget_lock_acquire_recursive>
 800388a:	bf00      	nop
 800388c:	20000744 	.word	0x20000744

08003890 <__malloc_unlock>:
 8003890:	4801      	ldr	r0, [pc, #4]	@ (8003898 <__malloc_unlock+0x8>)
 8003892:	f7ff bf0a 	b.w	80036aa <__retarget_lock_release_recursive>
 8003896:	bf00      	nop
 8003898:	20000744 	.word	0x20000744

0800389c <__ssputs_r>:
 800389c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038a0:	688e      	ldr	r6, [r1, #8]
 80038a2:	461f      	mov	r7, r3
 80038a4:	42be      	cmp	r6, r7
 80038a6:	680b      	ldr	r3, [r1, #0]
 80038a8:	4682      	mov	sl, r0
 80038aa:	460c      	mov	r4, r1
 80038ac:	4690      	mov	r8, r2
 80038ae:	d82d      	bhi.n	800390c <__ssputs_r+0x70>
 80038b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80038b8:	d026      	beq.n	8003908 <__ssputs_r+0x6c>
 80038ba:	6965      	ldr	r5, [r4, #20]
 80038bc:	6909      	ldr	r1, [r1, #16]
 80038be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038c2:	eba3 0901 	sub.w	r9, r3, r1
 80038c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038ca:	1c7b      	adds	r3, r7, #1
 80038cc:	444b      	add	r3, r9
 80038ce:	106d      	asrs	r5, r5, #1
 80038d0:	429d      	cmp	r5, r3
 80038d2:	bf38      	it	cc
 80038d4:	461d      	movcc	r5, r3
 80038d6:	0553      	lsls	r3, r2, #21
 80038d8:	d527      	bpl.n	800392a <__ssputs_r+0x8e>
 80038da:	4629      	mov	r1, r5
 80038dc:	f7ff ff52 	bl	8003784 <_malloc_r>
 80038e0:	4606      	mov	r6, r0
 80038e2:	b360      	cbz	r0, 800393e <__ssputs_r+0xa2>
 80038e4:	6921      	ldr	r1, [r4, #16]
 80038e6:	464a      	mov	r2, r9
 80038e8:	f000 fae8 	bl	8003ebc <memcpy>
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80038f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038f6:	81a3      	strh	r3, [r4, #12]
 80038f8:	6126      	str	r6, [r4, #16]
 80038fa:	6165      	str	r5, [r4, #20]
 80038fc:	444e      	add	r6, r9
 80038fe:	eba5 0509 	sub.w	r5, r5, r9
 8003902:	6026      	str	r6, [r4, #0]
 8003904:	60a5      	str	r5, [r4, #8]
 8003906:	463e      	mov	r6, r7
 8003908:	42be      	cmp	r6, r7
 800390a:	d900      	bls.n	800390e <__ssputs_r+0x72>
 800390c:	463e      	mov	r6, r7
 800390e:	6820      	ldr	r0, [r4, #0]
 8003910:	4632      	mov	r2, r6
 8003912:	4641      	mov	r1, r8
 8003914:	f000 faa8 	bl	8003e68 <memmove>
 8003918:	68a3      	ldr	r3, [r4, #8]
 800391a:	1b9b      	subs	r3, r3, r6
 800391c:	60a3      	str	r3, [r4, #8]
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	4433      	add	r3, r6
 8003922:	6023      	str	r3, [r4, #0]
 8003924:	2000      	movs	r0, #0
 8003926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800392a:	462a      	mov	r2, r5
 800392c:	f000 fad4 	bl	8003ed8 <_realloc_r>
 8003930:	4606      	mov	r6, r0
 8003932:	2800      	cmp	r0, #0
 8003934:	d1e0      	bne.n	80038f8 <__ssputs_r+0x5c>
 8003936:	6921      	ldr	r1, [r4, #16]
 8003938:	4650      	mov	r0, sl
 800393a:	f7ff feb7 	bl	80036ac <_free_r>
 800393e:	230c      	movs	r3, #12
 8003940:	f8ca 3000 	str.w	r3, [sl]
 8003944:	89a3      	ldrh	r3, [r4, #12]
 8003946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800394a:	81a3      	strh	r3, [r4, #12]
 800394c:	f04f 30ff 	mov.w	r0, #4294967295
 8003950:	e7e9      	b.n	8003926 <__ssputs_r+0x8a>
	...

08003954 <_svfiprintf_r>:
 8003954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003958:	4698      	mov	r8, r3
 800395a:	898b      	ldrh	r3, [r1, #12]
 800395c:	061b      	lsls	r3, r3, #24
 800395e:	b09d      	sub	sp, #116	@ 0x74
 8003960:	4607      	mov	r7, r0
 8003962:	460d      	mov	r5, r1
 8003964:	4614      	mov	r4, r2
 8003966:	d510      	bpl.n	800398a <_svfiprintf_r+0x36>
 8003968:	690b      	ldr	r3, [r1, #16]
 800396a:	b973      	cbnz	r3, 800398a <_svfiprintf_r+0x36>
 800396c:	2140      	movs	r1, #64	@ 0x40
 800396e:	f7ff ff09 	bl	8003784 <_malloc_r>
 8003972:	6028      	str	r0, [r5, #0]
 8003974:	6128      	str	r0, [r5, #16]
 8003976:	b930      	cbnz	r0, 8003986 <_svfiprintf_r+0x32>
 8003978:	230c      	movs	r3, #12
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	b01d      	add	sp, #116	@ 0x74
 8003982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003986:	2340      	movs	r3, #64	@ 0x40
 8003988:	616b      	str	r3, [r5, #20]
 800398a:	2300      	movs	r3, #0
 800398c:	9309      	str	r3, [sp, #36]	@ 0x24
 800398e:	2320      	movs	r3, #32
 8003990:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003994:	f8cd 800c 	str.w	r8, [sp, #12]
 8003998:	2330      	movs	r3, #48	@ 0x30
 800399a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003b38 <_svfiprintf_r+0x1e4>
 800399e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039a2:	f04f 0901 	mov.w	r9, #1
 80039a6:	4623      	mov	r3, r4
 80039a8:	469a      	mov	sl, r3
 80039aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039ae:	b10a      	cbz	r2, 80039b4 <_svfiprintf_r+0x60>
 80039b0:	2a25      	cmp	r2, #37	@ 0x25
 80039b2:	d1f9      	bne.n	80039a8 <_svfiprintf_r+0x54>
 80039b4:	ebba 0b04 	subs.w	fp, sl, r4
 80039b8:	d00b      	beq.n	80039d2 <_svfiprintf_r+0x7e>
 80039ba:	465b      	mov	r3, fp
 80039bc:	4622      	mov	r2, r4
 80039be:	4629      	mov	r1, r5
 80039c0:	4638      	mov	r0, r7
 80039c2:	f7ff ff6b 	bl	800389c <__ssputs_r>
 80039c6:	3001      	adds	r0, #1
 80039c8:	f000 80a7 	beq.w	8003b1a <_svfiprintf_r+0x1c6>
 80039cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039ce:	445a      	add	r2, fp
 80039d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80039d2:	f89a 3000 	ldrb.w	r3, [sl]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 809f 	beq.w	8003b1a <_svfiprintf_r+0x1c6>
 80039dc:	2300      	movs	r3, #0
 80039de:	f04f 32ff 	mov.w	r2, #4294967295
 80039e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039e6:	f10a 0a01 	add.w	sl, sl, #1
 80039ea:	9304      	str	r3, [sp, #16]
 80039ec:	9307      	str	r3, [sp, #28]
 80039ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80039f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80039f4:	4654      	mov	r4, sl
 80039f6:	2205      	movs	r2, #5
 80039f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039fc:	484e      	ldr	r0, [pc, #312]	@ (8003b38 <_svfiprintf_r+0x1e4>)
 80039fe:	f7fc fc07 	bl	8000210 <memchr>
 8003a02:	9a04      	ldr	r2, [sp, #16]
 8003a04:	b9d8      	cbnz	r0, 8003a3e <_svfiprintf_r+0xea>
 8003a06:	06d0      	lsls	r0, r2, #27
 8003a08:	bf44      	itt	mi
 8003a0a:	2320      	movmi	r3, #32
 8003a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a10:	0711      	lsls	r1, r2, #28
 8003a12:	bf44      	itt	mi
 8003a14:	232b      	movmi	r3, #43	@ 0x2b
 8003a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8003a1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a20:	d015      	beq.n	8003a4e <_svfiprintf_r+0xfa>
 8003a22:	9a07      	ldr	r2, [sp, #28]
 8003a24:	4654      	mov	r4, sl
 8003a26:	2000      	movs	r0, #0
 8003a28:	f04f 0c0a 	mov.w	ip, #10
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a32:	3b30      	subs	r3, #48	@ 0x30
 8003a34:	2b09      	cmp	r3, #9
 8003a36:	d94b      	bls.n	8003ad0 <_svfiprintf_r+0x17c>
 8003a38:	b1b0      	cbz	r0, 8003a68 <_svfiprintf_r+0x114>
 8003a3a:	9207      	str	r2, [sp, #28]
 8003a3c:	e014      	b.n	8003a68 <_svfiprintf_r+0x114>
 8003a3e:	eba0 0308 	sub.w	r3, r0, r8
 8003a42:	fa09 f303 	lsl.w	r3, r9, r3
 8003a46:	4313      	orrs	r3, r2
 8003a48:	9304      	str	r3, [sp, #16]
 8003a4a:	46a2      	mov	sl, r4
 8003a4c:	e7d2      	b.n	80039f4 <_svfiprintf_r+0xa0>
 8003a4e:	9b03      	ldr	r3, [sp, #12]
 8003a50:	1d19      	adds	r1, r3, #4
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	9103      	str	r1, [sp, #12]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	bfbb      	ittet	lt
 8003a5a:	425b      	neglt	r3, r3
 8003a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8003a60:	9307      	strge	r3, [sp, #28]
 8003a62:	9307      	strlt	r3, [sp, #28]
 8003a64:	bfb8      	it	lt
 8003a66:	9204      	strlt	r2, [sp, #16]
 8003a68:	7823      	ldrb	r3, [r4, #0]
 8003a6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a6c:	d10a      	bne.n	8003a84 <_svfiprintf_r+0x130>
 8003a6e:	7863      	ldrb	r3, [r4, #1]
 8003a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a72:	d132      	bne.n	8003ada <_svfiprintf_r+0x186>
 8003a74:	9b03      	ldr	r3, [sp, #12]
 8003a76:	1d1a      	adds	r2, r3, #4
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	9203      	str	r2, [sp, #12]
 8003a7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a80:	3402      	adds	r4, #2
 8003a82:	9305      	str	r3, [sp, #20]
 8003a84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003b48 <_svfiprintf_r+0x1f4>
 8003a88:	7821      	ldrb	r1, [r4, #0]
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	4650      	mov	r0, sl
 8003a8e:	f7fc fbbf 	bl	8000210 <memchr>
 8003a92:	b138      	cbz	r0, 8003aa4 <_svfiprintf_r+0x150>
 8003a94:	9b04      	ldr	r3, [sp, #16]
 8003a96:	eba0 000a 	sub.w	r0, r0, sl
 8003a9a:	2240      	movs	r2, #64	@ 0x40
 8003a9c:	4082      	lsls	r2, r0
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	3401      	adds	r4, #1
 8003aa2:	9304      	str	r3, [sp, #16]
 8003aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aa8:	4824      	ldr	r0, [pc, #144]	@ (8003b3c <_svfiprintf_r+0x1e8>)
 8003aaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003aae:	2206      	movs	r2, #6
 8003ab0:	f7fc fbae 	bl	8000210 <memchr>
 8003ab4:	2800      	cmp	r0, #0
 8003ab6:	d036      	beq.n	8003b26 <_svfiprintf_r+0x1d2>
 8003ab8:	4b21      	ldr	r3, [pc, #132]	@ (8003b40 <_svfiprintf_r+0x1ec>)
 8003aba:	bb1b      	cbnz	r3, 8003b04 <_svfiprintf_r+0x1b0>
 8003abc:	9b03      	ldr	r3, [sp, #12]
 8003abe:	3307      	adds	r3, #7
 8003ac0:	f023 0307 	bic.w	r3, r3, #7
 8003ac4:	3308      	adds	r3, #8
 8003ac6:	9303      	str	r3, [sp, #12]
 8003ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003aca:	4433      	add	r3, r6
 8003acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ace:	e76a      	b.n	80039a6 <_svfiprintf_r+0x52>
 8003ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	2001      	movs	r0, #1
 8003ad8:	e7a8      	b.n	8003a2c <_svfiprintf_r+0xd8>
 8003ada:	2300      	movs	r3, #0
 8003adc:	3401      	adds	r4, #1
 8003ade:	9305      	str	r3, [sp, #20]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	f04f 0c0a 	mov.w	ip, #10
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003aec:	3a30      	subs	r2, #48	@ 0x30
 8003aee:	2a09      	cmp	r2, #9
 8003af0:	d903      	bls.n	8003afa <_svfiprintf_r+0x1a6>
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0c6      	beq.n	8003a84 <_svfiprintf_r+0x130>
 8003af6:	9105      	str	r1, [sp, #20]
 8003af8:	e7c4      	b.n	8003a84 <_svfiprintf_r+0x130>
 8003afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8003afe:	4604      	mov	r4, r0
 8003b00:	2301      	movs	r3, #1
 8003b02:	e7f0      	b.n	8003ae6 <_svfiprintf_r+0x192>
 8003b04:	ab03      	add	r3, sp, #12
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	462a      	mov	r2, r5
 8003b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b44 <_svfiprintf_r+0x1f0>)
 8003b0c:	a904      	add	r1, sp, #16
 8003b0e:	4638      	mov	r0, r7
 8003b10:	f3af 8000 	nop.w
 8003b14:	1c42      	adds	r2, r0, #1
 8003b16:	4606      	mov	r6, r0
 8003b18:	d1d6      	bne.n	8003ac8 <_svfiprintf_r+0x174>
 8003b1a:	89ab      	ldrh	r3, [r5, #12]
 8003b1c:	065b      	lsls	r3, r3, #25
 8003b1e:	f53f af2d 	bmi.w	800397c <_svfiprintf_r+0x28>
 8003b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b24:	e72c      	b.n	8003980 <_svfiprintf_r+0x2c>
 8003b26:	ab03      	add	r3, sp, #12
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	462a      	mov	r2, r5
 8003b2c:	4b05      	ldr	r3, [pc, #20]	@ (8003b44 <_svfiprintf_r+0x1f0>)
 8003b2e:	a904      	add	r1, sp, #16
 8003b30:	4638      	mov	r0, r7
 8003b32:	f000 f879 	bl	8003c28 <_printf_i>
 8003b36:	e7ed      	b.n	8003b14 <_svfiprintf_r+0x1c0>
 8003b38:	08003fd0 	.word	0x08003fd0
 8003b3c:	08003fda 	.word	0x08003fda
 8003b40:	00000000 	.word	0x00000000
 8003b44:	0800389d 	.word	0x0800389d
 8003b48:	08003fd6 	.word	0x08003fd6

08003b4c <_printf_common>:
 8003b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b50:	4616      	mov	r6, r2
 8003b52:	4698      	mov	r8, r3
 8003b54:	688a      	ldr	r2, [r1, #8]
 8003b56:	690b      	ldr	r3, [r1, #16]
 8003b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	bfb8      	it	lt
 8003b60:	4613      	movlt	r3, r2
 8003b62:	6033      	str	r3, [r6, #0]
 8003b64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b68:	4607      	mov	r7, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	b10a      	cbz	r2, 8003b72 <_printf_common+0x26>
 8003b6e:	3301      	adds	r3, #1
 8003b70:	6033      	str	r3, [r6, #0]
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	0699      	lsls	r1, r3, #26
 8003b76:	bf42      	ittt	mi
 8003b78:	6833      	ldrmi	r3, [r6, #0]
 8003b7a:	3302      	addmi	r3, #2
 8003b7c:	6033      	strmi	r3, [r6, #0]
 8003b7e:	6825      	ldr	r5, [r4, #0]
 8003b80:	f015 0506 	ands.w	r5, r5, #6
 8003b84:	d106      	bne.n	8003b94 <_printf_common+0x48>
 8003b86:	f104 0a19 	add.w	sl, r4, #25
 8003b8a:	68e3      	ldr	r3, [r4, #12]
 8003b8c:	6832      	ldr	r2, [r6, #0]
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	42ab      	cmp	r3, r5
 8003b92:	dc26      	bgt.n	8003be2 <_printf_common+0x96>
 8003b94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b98:	6822      	ldr	r2, [r4, #0]
 8003b9a:	3b00      	subs	r3, #0
 8003b9c:	bf18      	it	ne
 8003b9e:	2301      	movne	r3, #1
 8003ba0:	0692      	lsls	r2, r2, #26
 8003ba2:	d42b      	bmi.n	8003bfc <_printf_common+0xb0>
 8003ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ba8:	4641      	mov	r1, r8
 8003baa:	4638      	mov	r0, r7
 8003bac:	47c8      	blx	r9
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d01e      	beq.n	8003bf0 <_printf_common+0xa4>
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	6922      	ldr	r2, [r4, #16]
 8003bb6:	f003 0306 	and.w	r3, r3, #6
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	bf02      	ittt	eq
 8003bbe:	68e5      	ldreq	r5, [r4, #12]
 8003bc0:	6833      	ldreq	r3, [r6, #0]
 8003bc2:	1aed      	subeq	r5, r5, r3
 8003bc4:	68a3      	ldr	r3, [r4, #8]
 8003bc6:	bf0c      	ite	eq
 8003bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bcc:	2500      	movne	r5, #0
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	bfc4      	itt	gt
 8003bd2:	1a9b      	subgt	r3, r3, r2
 8003bd4:	18ed      	addgt	r5, r5, r3
 8003bd6:	2600      	movs	r6, #0
 8003bd8:	341a      	adds	r4, #26
 8003bda:	42b5      	cmp	r5, r6
 8003bdc:	d11a      	bne.n	8003c14 <_printf_common+0xc8>
 8003bde:	2000      	movs	r0, #0
 8003be0:	e008      	b.n	8003bf4 <_printf_common+0xa8>
 8003be2:	2301      	movs	r3, #1
 8003be4:	4652      	mov	r2, sl
 8003be6:	4641      	mov	r1, r8
 8003be8:	4638      	mov	r0, r7
 8003bea:	47c8      	blx	r9
 8003bec:	3001      	adds	r0, #1
 8003bee:	d103      	bne.n	8003bf8 <_printf_common+0xac>
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf8:	3501      	adds	r5, #1
 8003bfa:	e7c6      	b.n	8003b8a <_printf_common+0x3e>
 8003bfc:	18e1      	adds	r1, r4, r3
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	2030      	movs	r0, #48	@ 0x30
 8003c02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c06:	4422      	add	r2, r4
 8003c08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c10:	3302      	adds	r3, #2
 8003c12:	e7c7      	b.n	8003ba4 <_printf_common+0x58>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4622      	mov	r2, r4
 8003c18:	4641      	mov	r1, r8
 8003c1a:	4638      	mov	r0, r7
 8003c1c:	47c8      	blx	r9
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d0e6      	beq.n	8003bf0 <_printf_common+0xa4>
 8003c22:	3601      	adds	r6, #1
 8003c24:	e7d9      	b.n	8003bda <_printf_common+0x8e>
	...

08003c28 <_printf_i>:
 8003c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c2c:	7e0f      	ldrb	r7, [r1, #24]
 8003c2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c30:	2f78      	cmp	r7, #120	@ 0x78
 8003c32:	4691      	mov	r9, r2
 8003c34:	4680      	mov	r8, r0
 8003c36:	460c      	mov	r4, r1
 8003c38:	469a      	mov	sl, r3
 8003c3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c3e:	d807      	bhi.n	8003c50 <_printf_i+0x28>
 8003c40:	2f62      	cmp	r7, #98	@ 0x62
 8003c42:	d80a      	bhi.n	8003c5a <_printf_i+0x32>
 8003c44:	2f00      	cmp	r7, #0
 8003c46:	f000 80d2 	beq.w	8003dee <_printf_i+0x1c6>
 8003c4a:	2f58      	cmp	r7, #88	@ 0x58
 8003c4c:	f000 80b9 	beq.w	8003dc2 <_printf_i+0x19a>
 8003c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c58:	e03a      	b.n	8003cd0 <_printf_i+0xa8>
 8003c5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c5e:	2b15      	cmp	r3, #21
 8003c60:	d8f6      	bhi.n	8003c50 <_printf_i+0x28>
 8003c62:	a101      	add	r1, pc, #4	@ (adr r1, 8003c68 <_printf_i+0x40>)
 8003c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c68:	08003cc1 	.word	0x08003cc1
 8003c6c:	08003cd5 	.word	0x08003cd5
 8003c70:	08003c51 	.word	0x08003c51
 8003c74:	08003c51 	.word	0x08003c51
 8003c78:	08003c51 	.word	0x08003c51
 8003c7c:	08003c51 	.word	0x08003c51
 8003c80:	08003cd5 	.word	0x08003cd5
 8003c84:	08003c51 	.word	0x08003c51
 8003c88:	08003c51 	.word	0x08003c51
 8003c8c:	08003c51 	.word	0x08003c51
 8003c90:	08003c51 	.word	0x08003c51
 8003c94:	08003dd5 	.word	0x08003dd5
 8003c98:	08003cff 	.word	0x08003cff
 8003c9c:	08003d8f 	.word	0x08003d8f
 8003ca0:	08003c51 	.word	0x08003c51
 8003ca4:	08003c51 	.word	0x08003c51
 8003ca8:	08003df7 	.word	0x08003df7
 8003cac:	08003c51 	.word	0x08003c51
 8003cb0:	08003cff 	.word	0x08003cff
 8003cb4:	08003c51 	.word	0x08003c51
 8003cb8:	08003c51 	.word	0x08003c51
 8003cbc:	08003d97 	.word	0x08003d97
 8003cc0:	6833      	ldr	r3, [r6, #0]
 8003cc2:	1d1a      	adds	r2, r3, #4
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6032      	str	r2, [r6, #0]
 8003cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e09d      	b.n	8003e10 <_printf_i+0x1e8>
 8003cd4:	6833      	ldr	r3, [r6, #0]
 8003cd6:	6820      	ldr	r0, [r4, #0]
 8003cd8:	1d19      	adds	r1, r3, #4
 8003cda:	6031      	str	r1, [r6, #0]
 8003cdc:	0606      	lsls	r6, r0, #24
 8003cde:	d501      	bpl.n	8003ce4 <_printf_i+0xbc>
 8003ce0:	681d      	ldr	r5, [r3, #0]
 8003ce2:	e003      	b.n	8003cec <_printf_i+0xc4>
 8003ce4:	0645      	lsls	r5, r0, #25
 8003ce6:	d5fb      	bpl.n	8003ce0 <_printf_i+0xb8>
 8003ce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cec:	2d00      	cmp	r5, #0
 8003cee:	da03      	bge.n	8003cf8 <_printf_i+0xd0>
 8003cf0:	232d      	movs	r3, #45	@ 0x2d
 8003cf2:	426d      	negs	r5, r5
 8003cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cf8:	4859      	ldr	r0, [pc, #356]	@ (8003e60 <_printf_i+0x238>)
 8003cfa:	230a      	movs	r3, #10
 8003cfc:	e011      	b.n	8003d22 <_printf_i+0xfa>
 8003cfe:	6821      	ldr	r1, [r4, #0]
 8003d00:	6833      	ldr	r3, [r6, #0]
 8003d02:	0608      	lsls	r0, r1, #24
 8003d04:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d08:	d402      	bmi.n	8003d10 <_printf_i+0xe8>
 8003d0a:	0649      	lsls	r1, r1, #25
 8003d0c:	bf48      	it	mi
 8003d0e:	b2ad      	uxthmi	r5, r5
 8003d10:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d12:	4853      	ldr	r0, [pc, #332]	@ (8003e60 <_printf_i+0x238>)
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	bf14      	ite	ne
 8003d18:	230a      	movne	r3, #10
 8003d1a:	2308      	moveq	r3, #8
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d22:	6866      	ldr	r6, [r4, #4]
 8003d24:	60a6      	str	r6, [r4, #8]
 8003d26:	2e00      	cmp	r6, #0
 8003d28:	bfa2      	ittt	ge
 8003d2a:	6821      	ldrge	r1, [r4, #0]
 8003d2c:	f021 0104 	bicge.w	r1, r1, #4
 8003d30:	6021      	strge	r1, [r4, #0]
 8003d32:	b90d      	cbnz	r5, 8003d38 <_printf_i+0x110>
 8003d34:	2e00      	cmp	r6, #0
 8003d36:	d04b      	beq.n	8003dd0 <_printf_i+0x1a8>
 8003d38:	4616      	mov	r6, r2
 8003d3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d3e:	fb03 5711 	mls	r7, r3, r1, r5
 8003d42:	5dc7      	ldrb	r7, [r0, r7]
 8003d44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d48:	462f      	mov	r7, r5
 8003d4a:	42bb      	cmp	r3, r7
 8003d4c:	460d      	mov	r5, r1
 8003d4e:	d9f4      	bls.n	8003d3a <_printf_i+0x112>
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d10b      	bne.n	8003d6c <_printf_i+0x144>
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	07df      	lsls	r7, r3, #31
 8003d58:	d508      	bpl.n	8003d6c <_printf_i+0x144>
 8003d5a:	6923      	ldr	r3, [r4, #16]
 8003d5c:	6861      	ldr	r1, [r4, #4]
 8003d5e:	4299      	cmp	r1, r3
 8003d60:	bfde      	ittt	le
 8003d62:	2330      	movle	r3, #48	@ 0x30
 8003d64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d6c:	1b92      	subs	r2, r2, r6
 8003d6e:	6122      	str	r2, [r4, #16]
 8003d70:	f8cd a000 	str.w	sl, [sp]
 8003d74:	464b      	mov	r3, r9
 8003d76:	aa03      	add	r2, sp, #12
 8003d78:	4621      	mov	r1, r4
 8003d7a:	4640      	mov	r0, r8
 8003d7c:	f7ff fee6 	bl	8003b4c <_printf_common>
 8003d80:	3001      	adds	r0, #1
 8003d82:	d14a      	bne.n	8003e1a <_printf_i+0x1f2>
 8003d84:	f04f 30ff 	mov.w	r0, #4294967295
 8003d88:	b004      	add	sp, #16
 8003d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d8e:	6823      	ldr	r3, [r4, #0]
 8003d90:	f043 0320 	orr.w	r3, r3, #32
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	4833      	ldr	r0, [pc, #204]	@ (8003e64 <_printf_i+0x23c>)
 8003d98:	2778      	movs	r7, #120	@ 0x78
 8003d9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	6831      	ldr	r1, [r6, #0]
 8003da2:	061f      	lsls	r7, r3, #24
 8003da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8003da8:	d402      	bmi.n	8003db0 <_printf_i+0x188>
 8003daa:	065f      	lsls	r7, r3, #25
 8003dac:	bf48      	it	mi
 8003dae:	b2ad      	uxthmi	r5, r5
 8003db0:	6031      	str	r1, [r6, #0]
 8003db2:	07d9      	lsls	r1, r3, #31
 8003db4:	bf44      	itt	mi
 8003db6:	f043 0320 	orrmi.w	r3, r3, #32
 8003dba:	6023      	strmi	r3, [r4, #0]
 8003dbc:	b11d      	cbz	r5, 8003dc6 <_printf_i+0x19e>
 8003dbe:	2310      	movs	r3, #16
 8003dc0:	e7ac      	b.n	8003d1c <_printf_i+0xf4>
 8003dc2:	4827      	ldr	r0, [pc, #156]	@ (8003e60 <_printf_i+0x238>)
 8003dc4:	e7e9      	b.n	8003d9a <_printf_i+0x172>
 8003dc6:	6823      	ldr	r3, [r4, #0]
 8003dc8:	f023 0320 	bic.w	r3, r3, #32
 8003dcc:	6023      	str	r3, [r4, #0]
 8003dce:	e7f6      	b.n	8003dbe <_printf_i+0x196>
 8003dd0:	4616      	mov	r6, r2
 8003dd2:	e7bd      	b.n	8003d50 <_printf_i+0x128>
 8003dd4:	6833      	ldr	r3, [r6, #0]
 8003dd6:	6825      	ldr	r5, [r4, #0]
 8003dd8:	6961      	ldr	r1, [r4, #20]
 8003dda:	1d18      	adds	r0, r3, #4
 8003ddc:	6030      	str	r0, [r6, #0]
 8003dde:	062e      	lsls	r6, r5, #24
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	d501      	bpl.n	8003de8 <_printf_i+0x1c0>
 8003de4:	6019      	str	r1, [r3, #0]
 8003de6:	e002      	b.n	8003dee <_printf_i+0x1c6>
 8003de8:	0668      	lsls	r0, r5, #25
 8003dea:	d5fb      	bpl.n	8003de4 <_printf_i+0x1bc>
 8003dec:	8019      	strh	r1, [r3, #0]
 8003dee:	2300      	movs	r3, #0
 8003df0:	6123      	str	r3, [r4, #16]
 8003df2:	4616      	mov	r6, r2
 8003df4:	e7bc      	b.n	8003d70 <_printf_i+0x148>
 8003df6:	6833      	ldr	r3, [r6, #0]
 8003df8:	1d1a      	adds	r2, r3, #4
 8003dfa:	6032      	str	r2, [r6, #0]
 8003dfc:	681e      	ldr	r6, [r3, #0]
 8003dfe:	6862      	ldr	r2, [r4, #4]
 8003e00:	2100      	movs	r1, #0
 8003e02:	4630      	mov	r0, r6
 8003e04:	f7fc fa04 	bl	8000210 <memchr>
 8003e08:	b108      	cbz	r0, 8003e0e <_printf_i+0x1e6>
 8003e0a:	1b80      	subs	r0, r0, r6
 8003e0c:	6060      	str	r0, [r4, #4]
 8003e0e:	6863      	ldr	r3, [r4, #4]
 8003e10:	6123      	str	r3, [r4, #16]
 8003e12:	2300      	movs	r3, #0
 8003e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e18:	e7aa      	b.n	8003d70 <_printf_i+0x148>
 8003e1a:	6923      	ldr	r3, [r4, #16]
 8003e1c:	4632      	mov	r2, r6
 8003e1e:	4649      	mov	r1, r9
 8003e20:	4640      	mov	r0, r8
 8003e22:	47d0      	blx	sl
 8003e24:	3001      	adds	r0, #1
 8003e26:	d0ad      	beq.n	8003d84 <_printf_i+0x15c>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	079b      	lsls	r3, r3, #30
 8003e2c:	d413      	bmi.n	8003e56 <_printf_i+0x22e>
 8003e2e:	68e0      	ldr	r0, [r4, #12]
 8003e30:	9b03      	ldr	r3, [sp, #12]
 8003e32:	4298      	cmp	r0, r3
 8003e34:	bfb8      	it	lt
 8003e36:	4618      	movlt	r0, r3
 8003e38:	e7a6      	b.n	8003d88 <_printf_i+0x160>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	4632      	mov	r2, r6
 8003e3e:	4649      	mov	r1, r9
 8003e40:	4640      	mov	r0, r8
 8003e42:	47d0      	blx	sl
 8003e44:	3001      	adds	r0, #1
 8003e46:	d09d      	beq.n	8003d84 <_printf_i+0x15c>
 8003e48:	3501      	adds	r5, #1
 8003e4a:	68e3      	ldr	r3, [r4, #12]
 8003e4c:	9903      	ldr	r1, [sp, #12]
 8003e4e:	1a5b      	subs	r3, r3, r1
 8003e50:	42ab      	cmp	r3, r5
 8003e52:	dcf2      	bgt.n	8003e3a <_printf_i+0x212>
 8003e54:	e7eb      	b.n	8003e2e <_printf_i+0x206>
 8003e56:	2500      	movs	r5, #0
 8003e58:	f104 0619 	add.w	r6, r4, #25
 8003e5c:	e7f5      	b.n	8003e4a <_printf_i+0x222>
 8003e5e:	bf00      	nop
 8003e60:	08003fe1 	.word	0x08003fe1
 8003e64:	08003ff2 	.word	0x08003ff2

08003e68 <memmove>:
 8003e68:	4288      	cmp	r0, r1
 8003e6a:	b510      	push	{r4, lr}
 8003e6c:	eb01 0402 	add.w	r4, r1, r2
 8003e70:	d902      	bls.n	8003e78 <memmove+0x10>
 8003e72:	4284      	cmp	r4, r0
 8003e74:	4623      	mov	r3, r4
 8003e76:	d807      	bhi.n	8003e88 <memmove+0x20>
 8003e78:	1e43      	subs	r3, r0, #1
 8003e7a:	42a1      	cmp	r1, r4
 8003e7c:	d008      	beq.n	8003e90 <memmove+0x28>
 8003e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e86:	e7f8      	b.n	8003e7a <memmove+0x12>
 8003e88:	4402      	add	r2, r0
 8003e8a:	4601      	mov	r1, r0
 8003e8c:	428a      	cmp	r2, r1
 8003e8e:	d100      	bne.n	8003e92 <memmove+0x2a>
 8003e90:	bd10      	pop	{r4, pc}
 8003e92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e9a:	e7f7      	b.n	8003e8c <memmove+0x24>

08003e9c <_sbrk_r>:
 8003e9c:	b538      	push	{r3, r4, r5, lr}
 8003e9e:	4d06      	ldr	r5, [pc, #24]	@ (8003eb8 <_sbrk_r+0x1c>)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	4608      	mov	r0, r1
 8003ea6:	602b      	str	r3, [r5, #0]
 8003ea8:	f7fd fbde 	bl	8001668 <_sbrk>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d102      	bne.n	8003eb6 <_sbrk_r+0x1a>
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	b103      	cbz	r3, 8003eb6 <_sbrk_r+0x1a>
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	20000740 	.word	0x20000740

08003ebc <memcpy>:
 8003ebc:	440a      	add	r2, r1
 8003ebe:	4291      	cmp	r1, r2
 8003ec0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ec4:	d100      	bne.n	8003ec8 <memcpy+0xc>
 8003ec6:	4770      	bx	lr
 8003ec8:	b510      	push	{r4, lr}
 8003eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ece:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ed2:	4291      	cmp	r1, r2
 8003ed4:	d1f9      	bne.n	8003eca <memcpy+0xe>
 8003ed6:	bd10      	pop	{r4, pc}

08003ed8 <_realloc_r>:
 8003ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003edc:	4680      	mov	r8, r0
 8003ede:	4615      	mov	r5, r2
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	b921      	cbnz	r1, 8003eee <_realloc_r+0x16>
 8003ee4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ee8:	4611      	mov	r1, r2
 8003eea:	f7ff bc4b 	b.w	8003784 <_malloc_r>
 8003eee:	b92a      	cbnz	r2, 8003efc <_realloc_r+0x24>
 8003ef0:	f7ff fbdc 	bl	80036ac <_free_r>
 8003ef4:	2400      	movs	r4, #0
 8003ef6:	4620      	mov	r0, r4
 8003ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003efc:	f000 f81a 	bl	8003f34 <_malloc_usable_size_r>
 8003f00:	4285      	cmp	r5, r0
 8003f02:	4606      	mov	r6, r0
 8003f04:	d802      	bhi.n	8003f0c <_realloc_r+0x34>
 8003f06:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003f0a:	d8f4      	bhi.n	8003ef6 <_realloc_r+0x1e>
 8003f0c:	4629      	mov	r1, r5
 8003f0e:	4640      	mov	r0, r8
 8003f10:	f7ff fc38 	bl	8003784 <_malloc_r>
 8003f14:	4607      	mov	r7, r0
 8003f16:	2800      	cmp	r0, #0
 8003f18:	d0ec      	beq.n	8003ef4 <_realloc_r+0x1c>
 8003f1a:	42b5      	cmp	r5, r6
 8003f1c:	462a      	mov	r2, r5
 8003f1e:	4621      	mov	r1, r4
 8003f20:	bf28      	it	cs
 8003f22:	4632      	movcs	r2, r6
 8003f24:	f7ff ffca 	bl	8003ebc <memcpy>
 8003f28:	4621      	mov	r1, r4
 8003f2a:	4640      	mov	r0, r8
 8003f2c:	f7ff fbbe 	bl	80036ac <_free_r>
 8003f30:	463c      	mov	r4, r7
 8003f32:	e7e0      	b.n	8003ef6 <_realloc_r+0x1e>

08003f34 <_malloc_usable_size_r>:
 8003f34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f38:	1f18      	subs	r0, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bfbc      	itt	lt
 8003f3e:	580b      	ldrlt	r3, [r1, r0]
 8003f40:	18c0      	addlt	r0, r0, r3
 8003f42:	4770      	bx	lr

08003f44 <_init>:
 8003f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f46:	bf00      	nop
 8003f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f4a:	bc08      	pop	{r3}
 8003f4c:	469e      	mov	lr, r3
 8003f4e:	4770      	bx	lr

08003f50 <_fini>:
 8003f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f52:	bf00      	nop
 8003f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f56:	bc08      	pop	{r3}
 8003f58:	469e      	mov	lr, r3
 8003f5a:	4770      	bx	lr
