#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 22 12:07:51 2023
# Process ID: 32576
# Current directory: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_dlmb_v10_0_synth_1
# Command line: vivado.exe -log microblaze_top_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_top_dlmb_v10_0.tcl
# Log file: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_dlmb_v10_0_synth_1/microblaze_top_dlmb_v10_0.vds
# Journal file: D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_dlmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_top_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/.Xilinx/Coregen/CoreLicenses/PmodSD-19.1-A7100.xpr/PmodSD-19.1-A7100/PmodSD-19.1-A7100.ipdefs/GitHubMaterial_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP microblaze_top_dlmb_v10_0, cache-ID = bd3b7c6646d73b34.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 12:08:00 2023...
