

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Sun Jun 23 03:41:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8004|     8004|  40.020 us|  40.020 us|  8005|  8005|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     8002|     8002|        11|          8|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:12]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %w"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hist"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 0, i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln14 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 26 'add' 'add_ln14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.body.split, void %for.end" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 27 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i10 %i_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 28 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i64 %w, i64 0, i64 %zext_ln14" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 29 'getelementptr' 'w_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%w_load = load i10 %w_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 30 'load' 'w_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 %add_ln14, i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 32 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%w_load = load i10 %w_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 33 'load' 'w_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp = bitcast i64 %w_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 34 'bitcast' 'temp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %w_load, i32 52, i32 62" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %w_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 36 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 37 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.31ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 38 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 39 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 40 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 42 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 43 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 44 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 45 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void %for.inc, void %if.then" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 46 'br' 'br_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i32 %f, i64 0, i64 %zext_ln14" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 47 'getelementptr' 'f_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.29ns)   --->   "%f_load = load i10 %f_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 48 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:25]   --->   Operation 63 'ret' 'ret_ln25' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 49 [1/2] (1.29ns)   --->   "%f_load = load i10 %f_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 49 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %f_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 50 'zext' 'zext_ln17' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 51 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.29ns)   --->   "%hist_load = load i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 52 'load' 'hist_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 53 [1/2] (1.29ns)   --->   "%hist_load = load i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 53 'load' 'hist_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%x = bitcast i64 %hist_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 54 'bitcast' 'x' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_6 : Operation 55 [5/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 55 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 56 [4/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 56 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 57 [3/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 57 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 58 [2/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 58 'dadd' 'add_i' <Predicate = (and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 59 [1/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 59 'dadd' 'add_i' <Predicate = (and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %add_i" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 60 'bitcast' 'bitcast_ln16' <Predicate = (and_ln16)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln16 = store i64 %bitcast_ln16, i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 61 'store' 'store_ln16' <Predicate = (and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = (and_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.853ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14) of constant 0 on local variable 'i', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14 [12]  (0.460 ns)
	'load' operation 10 bit ('i', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14) on local variable 'i', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14) [16]  (0.933 ns)
	'store' operation 0 bit ('store_ln14', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14) of variable 'add_ln14', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14 on local variable 'i', HLS-benchmarks/DSS/histogram/src/histogram.cpp:14 [47]  (0.460 ns)

 <State 2>: 3.354ns
The critical path consists of the following:
	'load' operation 64 bit ('w_load', HLS-benchmarks/DSS/histogram/src/histogram.cpp:15) on array 'w' [25]  (1.297 ns)
	'dcmp' operation 1 bit ('tmp_1', HLS-benchmarks/DSS/histogram/src/histogram.cpp:16) [32]  (2.057 ns)

 <State 3>: 2.205ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_1', HLS-benchmarks/DSS/histogram/src/histogram.cpp:16) [32]  (2.057 ns)
	'and' operation 1 bit ('and_ln16', HLS-benchmarks/DSS/histogram/src/histogram.cpp:16) [33]  (0.148 ns)

 <State 4>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('f_load', HLS-benchmarks/DSS/histogram/src/histogram.cpp:17) on array 'f' [37]  (1.297 ns)
	'getelementptr' operation 10 bit ('hist_addr', HLS-benchmarks/DSS/histogram/src/histogram.cpp:17) [39]  (0.000 ns)
	'load' operation 64 bit ('hist_load', HLS-benchmarks/DSS/histogram/src/histogram.cpp:17) on array 'hist' [40]  (1.297 ns)

 <State 5>: 1.297ns
The critical path consists of the following:
	'load' operation 64 bit ('hist_load', HLS-benchmarks/DSS/histogram/src/histogram.cpp:17) on array 'hist' [40]  (1.297 ns)

 <State 6>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) [42]  (3.176 ns)

 <State 7>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) [42]  (3.176 ns)

 <State 8>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) [42]  (3.176 ns)

 <State 9>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) [42]  (3.176 ns)

 <State 10>: 3.176ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) [42]  (3.176 ns)

 <State 11>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21) of variable 'bitcast_ln16', HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21 on array 'hist' [44]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
