/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* d */
.set d__0__DR, CYREG_GPIO_PRT1_DR
.set d__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__0__HSIOM_MASK, 0x0000000F
.set d__0__HSIOM_SHIFT, 0
.set d__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__0__INTR, CYREG_GPIO_PRT1_INTR
.set d__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__0__MASK, 0x01
.set d__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set d__0__OUT_SEL_SHIFT, 0
.set d__0__OUT_SEL_VAL, 1
.set d__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__0__PC, CYREG_GPIO_PRT1_PC
.set d__0__PC2, CYREG_GPIO_PRT1_PC2
.set d__0__PORT, 1
.set d__0__PS, CYREG_GPIO_PRT1_PS
.set d__0__SHIFT, 0
.set d__1__DR, CYREG_GPIO_PRT1_DR
.set d__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__1__HSIOM_MASK, 0x000000F0
.set d__1__HSIOM_SHIFT, 4
.set d__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__1__INTR, CYREG_GPIO_PRT1_INTR
.set d__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__1__MASK, 0x02
.set d__1__OUT_SEL, CYREG_UDB_PA1_CFG10
.set d__1__OUT_SEL_SHIFT, 2
.set d__1__OUT_SEL_VAL, 2
.set d__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__1__PC, CYREG_GPIO_PRT1_PC
.set d__1__PC2, CYREG_GPIO_PRT1_PC2
.set d__1__PORT, 1
.set d__1__PS, CYREG_GPIO_PRT1_PS
.set d__1__SHIFT, 1
.set d__2__DR, CYREG_GPIO_PRT1_DR
.set d__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__2__HSIOM_MASK, 0x00000F00
.set d__2__HSIOM_SHIFT, 8
.set d__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__2__INTR, CYREG_GPIO_PRT1_INTR
.set d__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__2__MASK, 0x04
.set d__2__OUT_SEL, CYREG_UDB_PA1_CFG10
.set d__2__OUT_SEL_SHIFT, 4
.set d__2__OUT_SEL_VAL, 0
.set d__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__2__PC, CYREG_GPIO_PRT1_PC
.set d__2__PC2, CYREG_GPIO_PRT1_PC2
.set d__2__PORT, 1
.set d__2__PS, CYREG_GPIO_PRT1_PS
.set d__2__SHIFT, 2
.set d__3__DR, CYREG_GPIO_PRT1_DR
.set d__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__3__HSIOM_MASK, 0x0000F000
.set d__3__HSIOM_SHIFT, 12
.set d__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__3__INTR, CYREG_GPIO_PRT1_INTR
.set d__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__3__MASK, 0x08
.set d__3__OUT_SEL, CYREG_UDB_PA1_CFG10
.set d__3__OUT_SEL_SHIFT, 6
.set d__3__OUT_SEL_VAL, 3
.set d__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__3__PC, CYREG_GPIO_PRT1_PC
.set d__3__PC2, CYREG_GPIO_PRT1_PC2
.set d__3__PORT, 1
.set d__3__PS, CYREG_GPIO_PRT1_PS
.set d__3__SHIFT, 3
.set d__4__DR, CYREG_GPIO_PRT1_DR
.set d__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__4__HSIOM_MASK, 0x000F0000
.set d__4__HSIOM_SHIFT, 16
.set d__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__4__INTR, CYREG_GPIO_PRT1_INTR
.set d__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__4__MASK, 0x10
.set d__4__OUT_SEL, CYREG_UDB_PA1_CFG11
.set d__4__OUT_SEL_SHIFT, 8
.set d__4__OUT_SEL_VAL, 0
.set d__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__4__PC, CYREG_GPIO_PRT1_PC
.set d__4__PC2, CYREG_GPIO_PRT1_PC2
.set d__4__PORT, 1
.set d__4__PS, CYREG_GPIO_PRT1_PS
.set d__4__SHIFT, 4
.set d__5__DR, CYREG_GPIO_PRT1_DR
.set d__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__5__HSIOM_MASK, 0x00F00000
.set d__5__HSIOM_SHIFT, 20
.set d__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__5__INTR, CYREG_GPIO_PRT1_INTR
.set d__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__5__MASK, 0x20
.set d__5__OUT_SEL, CYREG_UDB_PA1_CFG11
.set d__5__OUT_SEL_SHIFT, 10
.set d__5__OUT_SEL_VAL, 3
.set d__5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__5__PC, CYREG_GPIO_PRT1_PC
.set d__5__PC2, CYREG_GPIO_PRT1_PC2
.set d__5__PORT, 1
.set d__5__PS, CYREG_GPIO_PRT1_PS
.set d__5__SHIFT, 5
.set d__6__DR, CYREG_GPIO_PRT1_DR
.set d__6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__6__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__6__HSIOM_MASK, 0x0F000000
.set d__6__HSIOM_SHIFT, 24
.set d__6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__6__INTR, CYREG_GPIO_PRT1_INTR
.set d__6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__6__MASK, 0x40
.set d__6__OUT_SEL, CYREG_UDB_PA1_CFG11
.set d__6__OUT_SEL_SHIFT, 12
.set d__6__OUT_SEL_VAL, 1
.set d__6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__6__PC, CYREG_GPIO_PRT1_PC
.set d__6__PC2, CYREG_GPIO_PRT1_PC2
.set d__6__PORT, 1
.set d__6__PS, CYREG_GPIO_PRT1_PS
.set d__6__SHIFT, 6
.set d__7__DR, CYREG_GPIO_PRT1_DR
.set d__7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__7__HSIOM, CYREG_HSIOM_PORT_SEL1
.set d__7__HSIOM_MASK, 0xF0000000
.set d__7__HSIOM_SHIFT, 28
.set d__7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__7__INTR, CYREG_GPIO_PRT1_INTR
.set d__7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__7__MASK, 0x80
.set d__7__OUT_SEL, CYREG_UDB_PA1_CFG11
.set d__7__OUT_SEL_SHIFT, 14
.set d__7__OUT_SEL_VAL, 2
.set d__7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__7__PC, CYREG_GPIO_PRT1_PC
.set d__7__PC2, CYREG_GPIO_PRT1_PC2
.set d__7__PORT, 1
.set d__7__PS, CYREG_GPIO_PRT1_PS
.set d__7__SHIFT, 7
.set d__DR, CYREG_GPIO_PRT1_DR
.set d__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set d__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set d__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set d__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__INTR, CYREG_GPIO_PRT1_INTR
.set d__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set d__INTSTAT, CYREG_GPIO_PRT1_INTR
.set d__PA__CFG0, CYREG_UDB_PA1_CFG0
.set d__PA__CFG1, CYREG_UDB_PA1_CFG1
.set d__PA__CFG10, CYREG_UDB_PA1_CFG10
.set d__PA__CFG11, CYREG_UDB_PA1_CFG11
.set d__PA__CFG12, CYREG_UDB_PA1_CFG12
.set d__PA__CFG13, CYREG_UDB_PA1_CFG13
.set d__PA__CFG14, CYREG_UDB_PA1_CFG14
.set d__PA__CFG2, CYREG_UDB_PA1_CFG2
.set d__PA__CFG3, CYREG_UDB_PA1_CFG3
.set d__PA__CFG4, CYREG_UDB_PA1_CFG4
.set d__PA__CFG5, CYREG_UDB_PA1_CFG5
.set d__PA__CFG6, CYREG_UDB_PA1_CFG6
.set d__PA__CFG7, CYREG_UDB_PA1_CFG7
.set d__PA__CFG8, CYREG_UDB_PA1_CFG8
.set d__PA__CFG9, CYREG_UDB_PA1_CFG9
.set d__PC, CYREG_GPIO_PRT1_PC
.set d__PC2, CYREG_GPIO_PRT1_PC2
.set d__PORT, 1
.set d__PS, CYREG_GPIO_PRT1_PS

/* HV */
.set HV__0__DR, CYREG_GPIO_PRT6_DR
.set HV__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set HV__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set HV__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set HV__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set HV__0__HSIOM_MASK, 0x00F00000
.set HV__0__HSIOM_SHIFT, 20
.set HV__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set HV__0__INTR, CYREG_GPIO_PRT6_INTR
.set HV__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set HV__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set HV__0__MASK, 0x20
.set HV__0__PC, CYREG_GPIO_PRT6_PC
.set HV__0__PC2, CYREG_GPIO_PRT6_PC2
.set HV__0__PORT, 6
.set HV__0__PS, CYREG_GPIO_PRT6_PS
.set HV__0__SHIFT, 5
.set HV__DR, CYREG_GPIO_PRT6_DR
.set HV__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set HV__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set HV__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set HV__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set HV__INTR, CYREG_GPIO_PRT6_INTR
.set HV__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set HV__INTSTAT, CYREG_GPIO_PRT6_INTR
.set HV__MASK, 0x20
.set HV__PC, CYREG_GPIO_PRT6_PC
.set HV__PC2, CYREG_GPIO_PRT6_PC2
.set HV__PORT, 6
.set HV__PS, CYREG_GPIO_PRT6_PS
.set HV__SHIFT, 5

/* RX */
.set RX__0__DR, CYREG_GPIO_PRT0_DR
.set RX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RX__0__HSIOM_MASK, 0x0000000F
.set RX__0__HSIOM_SHIFT, 0
.set RX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTR, CYREG_GPIO_PRT0_INTR
.set RX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__0__MASK, 0x01
.set RX__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RX__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RX__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RX__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RX__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RX__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RX__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RX__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RX__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RX__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RX__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RX__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RX__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RX__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RX__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RX__0__PC, CYREG_GPIO_PRT0_PC
.set RX__0__PC2, CYREG_GPIO_PRT0_PC2
.set RX__0__PORT, 0
.set RX__0__PS, CYREG_GPIO_PRT0_PS
.set RX__0__SHIFT, 0
.set RX__DR, CYREG_GPIO_PRT0_DR
.set RX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTR, CYREG_GPIO_PRT0_INTR
.set RX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__MASK, 0x01
.set RX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RX__PC, CYREG_GPIO_PRT0_PC
.set RX__PC2, CYREG_GPIO_PRT0_PC2
.set RX__PORT, 0
.set RX__PS, CYREG_GPIO_PRT0_PS
.set RX__SHIFT, 0

/* TX */
.set TX__0__DR, CYREG_GPIO_PRT0_DR
.set TX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TX__0__HSIOM_MASK, 0x000000F0
.set TX__0__HSIOM_SHIFT, 4
.set TX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTR, CYREG_GPIO_PRT0_INTR
.set TX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__0__MASK, 0x02
.set TX__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set TX__0__OUT_SEL_SHIFT, 2
.set TX__0__OUT_SEL_VAL, -1
.set TX__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TX__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TX__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TX__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TX__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TX__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TX__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TX__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TX__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TX__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TX__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TX__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TX__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TX__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TX__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TX__0__PC, CYREG_GPIO_PRT0_PC
.set TX__0__PC2, CYREG_GPIO_PRT0_PC2
.set TX__0__PORT, 0
.set TX__0__PS, CYREG_GPIO_PRT0_PS
.set TX__0__SHIFT, 1
.set TX__DR, CYREG_GPIO_PRT0_DR
.set TX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTR, CYREG_GPIO_PRT0_INTR
.set TX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__MASK, 0x02
.set TX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TX__PC, CYREG_GPIO_PRT0_PC
.set TX__PC2, CYREG_GPIO_PRT0_PC2
.set TX__PORT, 0
.set TX__PS, CYREG_GPIO_PRT0_PS
.set TX__SHIFT, 1

/* CAN */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN1_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN1_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN1_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN1_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN1_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN1_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN1_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN1_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN1_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN1_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN1_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN1_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN1_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN1_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN1_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN1_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN1_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN1_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN1_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN1_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN1_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN1_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN1_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN1_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN1_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN1_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN1_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN1_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN1_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN1_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN1_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN1_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN1_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN1_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN1_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN1_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN1_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN1_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN1_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN1_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN1_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN1_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN1_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN1_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN1_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN1_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN1_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN1_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN1_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN1_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN1_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN1_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN1_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN1_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN1_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN1_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN1_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN1_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN1_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN1_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN1_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN1_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN1_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN1_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN1_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN1_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN1_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN1_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN1_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN1_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN1_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN1_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN1_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN1_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN1_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN1_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN1_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN1_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN1_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN1_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN1_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN1_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN1_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN1_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN1_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN1_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN1_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN1_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN1_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN1_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN1_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN1_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN1_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN1_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN1_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN1_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN1_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN1_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN1_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN1_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN1_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN1_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN1_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN1_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN1_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN1_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN1_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN1_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN1_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN1_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN1_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN1_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN1_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN1_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN1_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN1_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN1_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN1_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN1_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN1_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN1_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN1_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN1_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN1_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN1_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN1_TTCAN_TIMING
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x10000000
.set CAN_isr__INTC_NUMBER, 28
.set CAN_isr__INTC_PRIOR_MASK, 0xC0
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* D_BL */
.set D_BL__0__DR, CYREG_GPIO_PRT5_DR
.set D_BL__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set D_BL__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set D_BL__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set D_BL__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set D_BL__0__HSIOM_MASK, 0x00F00000
.set D_BL__0__HSIOM_SHIFT, 20
.set D_BL__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set D_BL__0__INTR, CYREG_GPIO_PRT5_INTR
.set D_BL__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set D_BL__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set D_BL__0__MASK, 0x20
.set D_BL__0__PC, CYREG_GPIO_PRT5_PC
.set D_BL__0__PC2, CYREG_GPIO_PRT5_PC2
.set D_BL__0__PORT, 5
.set D_BL__0__PS, CYREG_GPIO_PRT5_PS
.set D_BL__0__SHIFT, 5
.set D_BL__DR, CYREG_GPIO_PRT5_DR
.set D_BL__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set D_BL__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set D_BL__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set D_BL__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set D_BL__INTR, CYREG_GPIO_PRT5_INTR
.set D_BL__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set D_BL__INTSTAT, CYREG_GPIO_PRT5_INTR
.set D_BL__MASK, 0x20
.set D_BL__PC, CYREG_GPIO_PRT5_PC
.set D_BL__PC2, CYREG_GPIO_PRT5_PC2
.set D_BL__PORT, 5
.set D_BL__PS, CYREG_GPIO_PRT5_PS
.set D_BL__SHIFT, 5

/* D_CS */
.set D_CS__0__DR, CYREG_GPIO_PRT0_DR
.set D_CS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_CS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_CS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D_CS__0__HSIOM_MASK, 0x00000F00
.set D_CS__0__HSIOM_SHIFT, 8
.set D_CS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_CS__0__INTR, CYREG_GPIO_PRT0_INTR
.set D_CS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_CS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_CS__0__MASK, 0x04
.set D_CS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set D_CS__0__OUT_SEL_SHIFT, 4
.set D_CS__0__OUT_SEL_VAL, 3
.set D_CS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_CS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_CS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_CS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_CS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_CS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_CS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_CS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_CS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_CS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_CS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_CS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_CS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_CS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_CS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_CS__0__PC, CYREG_GPIO_PRT0_PC
.set D_CS__0__PC2, CYREG_GPIO_PRT0_PC2
.set D_CS__0__PORT, 0
.set D_CS__0__PS, CYREG_GPIO_PRT0_PS
.set D_CS__0__SHIFT, 2
.set D_CS__DR, CYREG_GPIO_PRT0_DR
.set D_CS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_CS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_CS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_CS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_CS__INTR, CYREG_GPIO_PRT0_INTR
.set D_CS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_CS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_CS__MASK, 0x04
.set D_CS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_CS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_CS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_CS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_CS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_CS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_CS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_CS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_CS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_CS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_CS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_CS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_CS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_CS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_CS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_CS__PC, CYREG_GPIO_PRT0_PC
.set D_CS__PC2, CYREG_GPIO_PRT0_PC2
.set D_CS__PORT, 0
.set D_CS__PS, CYREG_GPIO_PRT0_PS
.set D_CS__SHIFT, 2

/* D_RD */
.set D_RD__0__DR, CYREG_GPIO_PRT0_DR
.set D_RD__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_RD__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_RD__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_RD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D_RD__0__HSIOM_MASK, 0x0000F000
.set D_RD__0__HSIOM_SHIFT, 12
.set D_RD__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RD__0__INTR, CYREG_GPIO_PRT0_INTR
.set D_RD__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RD__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_RD__0__MASK, 0x08
.set D_RD__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set D_RD__0__OUT_SEL_SHIFT, 6
.set D_RD__0__OUT_SEL_VAL, 2
.set D_RD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_RD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_RD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_RD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_RD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_RD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_RD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_RD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_RD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_RD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_RD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_RD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_RD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_RD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_RD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_RD__0__PC, CYREG_GPIO_PRT0_PC
.set D_RD__0__PC2, CYREG_GPIO_PRT0_PC2
.set D_RD__0__PORT, 0
.set D_RD__0__PS, CYREG_GPIO_PRT0_PS
.set D_RD__0__SHIFT, 3
.set D_RD__DR, CYREG_GPIO_PRT0_DR
.set D_RD__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_RD__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_RD__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_RD__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RD__INTR, CYREG_GPIO_PRT0_INTR
.set D_RD__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RD__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_RD__MASK, 0x08
.set D_RD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_RD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_RD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_RD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_RD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_RD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_RD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_RD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_RD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_RD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_RD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_RD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_RD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_RD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_RD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_RD__PC, CYREG_GPIO_PRT0_PC
.set D_RD__PC2, CYREG_GPIO_PRT0_PC2
.set D_RD__PORT, 0
.set D_RD__PS, CYREG_GPIO_PRT0_PS
.set D_RD__SHIFT, 3

/* D_RS */
.set D_RS__0__DR, CYREG_GPIO_PRT0_DR
.set D_RS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_RS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_RS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_RS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D_RS__0__HSIOM_MASK, 0xF0000000
.set D_RS__0__HSIOM_SHIFT, 28
.set D_RS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RS__0__INTR, CYREG_GPIO_PRT0_INTR
.set D_RS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_RS__0__MASK, 0x80
.set D_RS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set D_RS__0__OUT_SEL_SHIFT, 14
.set D_RS__0__OUT_SEL_VAL, 2
.set D_RS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_RS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_RS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_RS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_RS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_RS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_RS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_RS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_RS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_RS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_RS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_RS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_RS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_RS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_RS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_RS__0__PC, CYREG_GPIO_PRT0_PC
.set D_RS__0__PC2, CYREG_GPIO_PRT0_PC2
.set D_RS__0__PORT, 0
.set D_RS__0__PS, CYREG_GPIO_PRT0_PS
.set D_RS__0__SHIFT, 7
.set D_RS__DR, CYREG_GPIO_PRT0_DR
.set D_RS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_RS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_RS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_RS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RS__INTR, CYREG_GPIO_PRT0_INTR
.set D_RS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_RS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_RS__MASK, 0x80
.set D_RS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_RS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_RS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_RS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_RS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_RS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_RS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_RS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_RS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_RS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_RS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_RS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_RS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_RS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_RS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_RS__PC, CYREG_GPIO_PRT0_PC
.set D_RS__PC2, CYREG_GPIO_PRT0_PC2
.set D_RS__PORT, 0
.set D_RS__PS, CYREG_GPIO_PRT0_PS
.set D_RS__SHIFT, 7

/* D_WR */
.set D_WR__0__DR, CYREG_GPIO_PRT0_DR
.set D_WR__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_WR__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_WR__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_WR__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D_WR__0__HSIOM_MASK, 0x0F000000
.set D_WR__0__HSIOM_SHIFT, 24
.set D_WR__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_WR__0__INTR, CYREG_GPIO_PRT0_INTR
.set D_WR__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_WR__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_WR__0__MASK, 0x40
.set D_WR__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set D_WR__0__OUT_SEL_SHIFT, 12
.set D_WR__0__OUT_SEL_VAL, 3
.set D_WR__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_WR__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_WR__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_WR__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_WR__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_WR__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_WR__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_WR__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_WR__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_WR__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_WR__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_WR__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_WR__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_WR__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_WR__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_WR__0__PC, CYREG_GPIO_PRT0_PC
.set D_WR__0__PC2, CYREG_GPIO_PRT0_PC2
.set D_WR__0__PORT, 0
.set D_WR__0__PS, CYREG_GPIO_PRT0_PS
.set D_WR__0__SHIFT, 6
.set D_WR__DR, CYREG_GPIO_PRT0_DR
.set D_WR__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set D_WR__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set D_WR__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set D_WR__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_WR__INTR, CYREG_GPIO_PRT0_INTR
.set D_WR__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set D_WR__INTSTAT, CYREG_GPIO_PRT0_INTR
.set D_WR__MASK, 0x40
.set D_WR__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_WR__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_WR__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_WR__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_WR__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_WR__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_WR__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_WR__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_WR__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_WR__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_WR__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_WR__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_WR__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_WR__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_WR__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_WR__PC, CYREG_GPIO_PRT0_PC
.set D_WR__PC2, CYREG_GPIO_PRT0_PC2
.set D_WR__PORT, 0
.set D_WR__PS, CYREG_GPIO_PRT0_PS
.set D_WR__SHIFT, 6

/* D_RST */
.set D_RST__0__DR, CYREG_GPIO_PRT7_DR
.set D_RST__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set D_RST__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set D_RST__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set D_RST__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set D_RST__0__HSIOM_MASK, 0x000000F0
.set D_RST__0__HSIOM_SHIFT, 4
.set D_RST__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set D_RST__0__INTR, CYREG_GPIO_PRT7_INTR
.set D_RST__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set D_RST__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set D_RST__0__MASK, 0x02
.set D_RST__0__PC, CYREG_GPIO_PRT7_PC
.set D_RST__0__PC2, CYREG_GPIO_PRT7_PC2
.set D_RST__0__PORT, 7
.set D_RST__0__PS, CYREG_GPIO_PRT7_PS
.set D_RST__0__SHIFT, 1
.set D_RST__DR, CYREG_GPIO_PRT7_DR
.set D_RST__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set D_RST__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set D_RST__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set D_RST__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set D_RST__INTR, CYREG_GPIO_PRT7_INTR
.set D_RST__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set D_RST__INTSTAT, CYREG_GPIO_PRT7_INTR
.set D_RST__MASK, 0x02
.set D_RST__PC, CYREG_GPIO_PRT7_PC
.set D_RST__PC2, CYREG_GPIO_PRT7_PC2
.set D_RST__PORT, 7
.set D_RST__PS, CYREG_GPIO_PRT7_PS
.set D_RST__SHIFT, 1

/* Drive */
.set Drive__0__DR, CYREG_GPIO_PRT6_DR
.set Drive__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Drive__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Drive__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Drive__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Drive__0__HSIOM_MASK, 0x000F0000
.set Drive__0__HSIOM_SHIFT, 16
.set Drive__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Drive__0__INTR, CYREG_GPIO_PRT6_INTR
.set Drive__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Drive__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Drive__0__MASK, 0x10
.set Drive__0__PC, CYREG_GPIO_PRT6_PC
.set Drive__0__PC2, CYREG_GPIO_PRT6_PC2
.set Drive__0__PORT, 6
.set Drive__0__PS, CYREG_GPIO_PRT6_PS
.set Drive__0__SHIFT, 4
.set Drive__DR, CYREG_GPIO_PRT6_DR
.set Drive__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Drive__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Drive__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Drive__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Drive__INTR, CYREG_GPIO_PRT6_INTR
.set Drive__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Drive__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Drive__MASK, 0x10
.set Drive__PC, CYREG_GPIO_PRT6_PC
.set Drive__PC2, CYREG_GPIO_PRT6_PC2
.set Drive__PORT, 6
.set Drive__PS, CYREG_GPIO_PRT6_PS
.set Drive__SHIFT, 4

/* Buzzer */
.set Buzzer__0__DR, CYREG_GPIO_PRT3_DR
.set Buzzer__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Buzzer__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Buzzer__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Buzzer__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Buzzer__0__HSIOM_MASK, 0xF0000000
.set Buzzer__0__HSIOM_SHIFT, 28
.set Buzzer__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Buzzer__0__INTR, CYREG_GPIO_PRT3_INTR
.set Buzzer__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Buzzer__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Buzzer__0__MASK, 0x80
.set Buzzer__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Buzzer__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Buzzer__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Buzzer__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Buzzer__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Buzzer__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Buzzer__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Buzzer__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Buzzer__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Buzzer__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Buzzer__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Buzzer__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Buzzer__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Buzzer__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Buzzer__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Buzzer__0__PC, CYREG_GPIO_PRT3_PC
.set Buzzer__0__PC2, CYREG_GPIO_PRT3_PC2
.set Buzzer__0__PORT, 3
.set Buzzer__0__PS, CYREG_GPIO_PRT3_PS
.set Buzzer__0__SHIFT, 7
.set Buzzer__DR, CYREG_GPIO_PRT3_DR
.set Buzzer__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Buzzer__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Buzzer__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Buzzer__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Buzzer__INTR, CYREG_GPIO_PRT3_INTR
.set Buzzer__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Buzzer__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Buzzer__MASK, 0x80
.set Buzzer__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Buzzer__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Buzzer__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Buzzer__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Buzzer__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Buzzer__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Buzzer__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Buzzer__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Buzzer__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Buzzer__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Buzzer__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Buzzer__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Buzzer__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Buzzer__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Buzzer__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Buzzer__PC, CYREG_GPIO_PRT3_PC
.set Buzzer__PC2, CYREG_GPIO_PRT3_PC2
.set Buzzer__PORT, 3
.set Buzzer__PS, CYREG_GPIO_PRT3_PS
.set Buzzer__SHIFT, 7

/* RGB1_1 */
.set RGB1_1__0__DR, CYREG_GPIO_PRT4_DR
.set RGB1_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB1_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB1_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB1_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set RGB1_1__0__HSIOM_MASK, 0x0000F000
.set RGB1_1__0__HSIOM_SHIFT, 12
.set RGB1_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB1_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set RGB1_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB1_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB1_1__0__MASK, 0x08
.set RGB1_1__0__PC, CYREG_GPIO_PRT4_PC
.set RGB1_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set RGB1_1__0__PORT, 4
.set RGB1_1__0__PS, CYREG_GPIO_PRT4_PS
.set RGB1_1__0__SHIFT, 3
.set RGB1_1__DR, CYREG_GPIO_PRT4_DR
.set RGB1_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB1_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB1_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB1_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB1_1__INTR, CYREG_GPIO_PRT4_INTR
.set RGB1_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB1_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB1_1__MASK, 0x08
.set RGB1_1__PC, CYREG_GPIO_PRT4_PC
.set RGB1_1__PC2, CYREG_GPIO_PRT4_PC2
.set RGB1_1__PORT, 4
.set RGB1_1__PS, CYREG_GPIO_PRT4_PS
.set RGB1_1__SHIFT, 3

/* RGB2_1 */
.set RGB2_1__0__DR, CYREG_GPIO_PRT4_DR
.set RGB2_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB2_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB2_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB2_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set RGB2_1__0__HSIOM_MASK, 0x000F0000
.set RGB2_1__0__HSIOM_SHIFT, 16
.set RGB2_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB2_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set RGB2_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB2_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB2_1__0__MASK, 0x10
.set RGB2_1__0__PC, CYREG_GPIO_PRT4_PC
.set RGB2_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set RGB2_1__0__PORT, 4
.set RGB2_1__0__PS, CYREG_GPIO_PRT4_PS
.set RGB2_1__0__SHIFT, 4
.set RGB2_1__DR, CYREG_GPIO_PRT4_DR
.set RGB2_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB2_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB2_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB2_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB2_1__INTR, CYREG_GPIO_PRT4_INTR
.set RGB2_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB2_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB2_1__MASK, 0x10
.set RGB2_1__PC, CYREG_GPIO_PRT4_PC
.set RGB2_1__PC2, CYREG_GPIO_PRT4_PC2
.set RGB2_1__PORT, 4
.set RGB2_1__PS, CYREG_GPIO_PRT4_PS
.set RGB2_1__SHIFT, 4

/* RGB3_1 */
.set RGB3_1__0__DR, CYREG_GPIO_PRT4_DR
.set RGB3_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB3_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB3_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB3_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set RGB3_1__0__HSIOM_MASK, 0x00F00000
.set RGB3_1__0__HSIOM_SHIFT, 20
.set RGB3_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB3_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set RGB3_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB3_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB3_1__0__MASK, 0x20
.set RGB3_1__0__PC, CYREG_GPIO_PRT4_PC
.set RGB3_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set RGB3_1__0__PORT, 4
.set RGB3_1__0__PS, CYREG_GPIO_PRT4_PS
.set RGB3_1__0__SHIFT, 5
.set RGB3_1__DR, CYREG_GPIO_PRT4_DR
.set RGB3_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RGB3_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RGB3_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RGB3_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB3_1__INTR, CYREG_GPIO_PRT4_INTR
.set RGB3_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RGB3_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RGB3_1__MASK, 0x20
.set RGB3_1__PC, CYREG_GPIO_PRT4_PC
.set RGB3_1__PC2, CYREG_GPIO_PRT4_PC2
.set RGB3_1__PORT, 4
.set RGB3_1__PS, CYREG_GPIO_PRT4_PS
.set RGB3_1__SHIFT, 5

/* BMS_LED */
.set BMS_LED__0__DR, CYREG_GPIO_PRT0_DR
.set BMS_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set BMS_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set BMS_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set BMS_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BMS_LED__0__HSIOM_MASK, 0x000F0000
.set BMS_LED__0__HSIOM_SHIFT, 16
.set BMS_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set BMS_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set BMS_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set BMS_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set BMS_LED__0__MASK, 0x10
.set BMS_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BMS_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BMS_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BMS_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BMS_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BMS_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BMS_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BMS_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BMS_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BMS_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BMS_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BMS_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BMS_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BMS_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BMS_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BMS_LED__0__PC, CYREG_GPIO_PRT0_PC
.set BMS_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set BMS_LED__0__PORT, 0
.set BMS_LED__0__PS, CYREG_GPIO_PRT0_PS
.set BMS_LED__0__SHIFT, 4
.set BMS_LED__DR, CYREG_GPIO_PRT0_DR
.set BMS_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set BMS_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set BMS_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set BMS_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set BMS_LED__INTR, CYREG_GPIO_PRT0_INTR
.set BMS_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set BMS_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set BMS_LED__MASK, 0x10
.set BMS_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BMS_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BMS_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BMS_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BMS_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BMS_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BMS_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BMS_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BMS_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BMS_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BMS_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BMS_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BMS_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BMS_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BMS_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BMS_LED__PC, CYREG_GPIO_PRT0_PC
.set BMS_LED__PC2, CYREG_GPIO_PRT0_PC2
.set BMS_LED__PORT, 0
.set BMS_LED__PS, CYREG_GPIO_PRT0_PS
.set BMS_LED__SHIFT, 4

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* IMD_LED */
.set IMD_LED__0__DR, CYREG_GPIO_PRT0_DR
.set IMD_LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IMD_LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IMD_LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IMD_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set IMD_LED__0__HSIOM_MASK, 0x00F00000
.set IMD_LED__0__HSIOM_SHIFT, 20
.set IMD_LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IMD_LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set IMD_LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IMD_LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IMD_LED__0__MASK, 0x20
.set IMD_LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMD_LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMD_LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMD_LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMD_LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMD_LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMD_LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMD_LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMD_LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMD_LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMD_LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMD_LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMD_LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMD_LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMD_LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMD_LED__0__PC, CYREG_GPIO_PRT0_PC
.set IMD_LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set IMD_LED__0__PORT, 0
.set IMD_LED__0__PS, CYREG_GPIO_PRT0_PS
.set IMD_LED__0__SHIFT, 5
.set IMD_LED__DR, CYREG_GPIO_PRT0_DR
.set IMD_LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IMD_LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IMD_LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IMD_LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IMD_LED__INTR, CYREG_GPIO_PRT0_INTR
.set IMD_LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IMD_LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IMD_LED__MASK, 0x20
.set IMD_LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMD_LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMD_LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMD_LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMD_LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMD_LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMD_LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMD_LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMD_LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMD_LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMD_LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMD_LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMD_LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMD_LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMD_LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMD_LED__PC, CYREG_GPIO_PRT0_PC
.set IMD_LED__PC2, CYREG_GPIO_PRT0_PC2
.set IMD_LED__PORT, 0
.set IMD_LED__PS, CYREG_GPIO_PRT0_PS
.set IMD_LED__SHIFT, 5

/* Analog_1 */
.set Analog_1__0__DR, CYREG_GPIO_PRT2_DR
.set Analog_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Analog_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Analog_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Analog_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Analog_1__0__HSIOM_MASK, 0x0F000000
.set Analog_1__0__HSIOM_SHIFT, 24
.set Analog_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Analog_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Analog_1__0__MASK, 0x40
.set Analog_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Analog_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Analog_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Analog_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Analog_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Analog_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Analog_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Analog_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Analog_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Analog_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Analog_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Analog_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Analog_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Analog_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Analog_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Analog_1__0__PC, CYREG_GPIO_PRT2_PC
.set Analog_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Analog_1__0__PORT, 2
.set Analog_1__0__PS, CYREG_GPIO_PRT2_PS
.set Analog_1__0__SHIFT, 6
.set Analog_1__DR, CYREG_GPIO_PRT2_DR
.set Analog_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Analog_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Analog_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Analog_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_1__INTR, CYREG_GPIO_PRT2_INTR
.set Analog_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Analog_1__MASK, 0x40
.set Analog_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Analog_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Analog_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Analog_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Analog_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Analog_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Analog_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Analog_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Analog_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Analog_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Analog_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Analog_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Analog_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Analog_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Analog_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Analog_1__PC, CYREG_GPIO_PRT2_PC
.set Analog_1__PC2, CYREG_GPIO_PRT2_PC2
.set Analog_1__PORT, 2
.set Analog_1__PS, CYREG_GPIO_PRT2_PS
.set Analog_1__SHIFT, 6

/* Analog_2 */
.set Analog_2__0__DR, CYREG_GPIO_PRT2_DR
.set Analog_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Analog_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Analog_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Analog_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Analog_2__0__HSIOM_MASK, 0xF0000000
.set Analog_2__0__HSIOM_SHIFT, 28
.set Analog_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Analog_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Analog_2__0__MASK, 0x80
.set Analog_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Analog_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Analog_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Analog_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Analog_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Analog_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Analog_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Analog_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Analog_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Analog_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Analog_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Analog_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Analog_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Analog_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Analog_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Analog_2__0__PC, CYREG_GPIO_PRT2_PC
.set Analog_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Analog_2__0__PORT, 2
.set Analog_2__0__PS, CYREG_GPIO_PRT2_PS
.set Analog_2__0__SHIFT, 7
.set Analog_2__DR, CYREG_GPIO_PRT2_DR
.set Analog_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Analog_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Analog_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Analog_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_2__INTR, CYREG_GPIO_PRT2_INTR
.set Analog_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Analog_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Analog_2__MASK, 0x80
.set Analog_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Analog_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Analog_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Analog_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Analog_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Analog_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Analog_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Analog_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Analog_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Analog_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Analog_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Analog_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Analog_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Analog_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Analog_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Analog_2__PC, CYREG_GPIO_PRT2_PC
.set Analog_2__PC2, CYREG_GPIO_PRT2_PC2
.set Analog_2__PORT, 2
.set Analog_2__PS, CYREG_GPIO_PRT2_PS
.set Analog_2__SHIFT, 7

/* ADC_GLV_V */
.set ADC_GLV_V_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000042
.set ADC_GLV_V_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_GLV_V_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_GLV_V_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_GLV_V_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_GLV_V_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_GLV_V_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_GLV_V_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_GLV_V_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_GLV_V_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_GLV_V_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_GLV_V_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_GLV_V_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_GLV_V_cy_psoc4_sarmux_8__CH_0_PIN, 6
.set ADC_GLV_V_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_GLV_V_cy_psoc4_sarmux_8__CH_1_PIN, 7
.set ADC_GLV_V_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_GLV_V_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_GLV_V_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_GLV_V_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_GLV_V_intClock__DIV_ID, 0x00000042
.set ADC_GLV_V_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set ADC_GLV_V_intClock__PA_DIV_ID, 0x000000FF
.set ADC_GLV_V_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_GLV_V_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_GLV_V_IRQ__INTC_MASK, 0x10000
.set ADC_GLV_V_IRQ__INTC_NUMBER, 16
.set ADC_GLV_V_IRQ__INTC_PRIOR_MASK, 0xC0
.set ADC_GLV_V_IRQ__INTC_PRIOR_NUM, 3
.set ADC_GLV_V_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_GLV_V_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_GLV_V_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* GraphicLCDIntf */
.set GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG, CYREG_UDB_CAT16_A3
.set GraphicLCDIntf_GraphLcd8_Lsb__A0_REG, CYREG_UDB_W8_A03
.set GraphicLCDIntf_GraphLcd8_Lsb__A1_REG, CYREG_UDB_W8_A13
.set GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG, CYREG_UDB_CAT16_D3
.set GraphicLCDIntf_GraphLcd8_Lsb__D0_REG, CYREG_UDB_W8_D03
.set GraphicLCDIntf_GraphLcd8_Lsb__D1_REG, CYREG_UDB_W8_D13
.set GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG, CYREG_UDB_CAT16_F3
.set GraphicLCDIntf_GraphLcd8_Lsb__F0_REG, CYREG_UDB_W8_F03
.set GraphicLCDIntf_GraphLcd8_Lsb__F1_REG, CYREG_UDB_W8_F13
.set GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG, CYREG_UDB_W8_CTL3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG, CYREG_UDB_W8_CTL3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG, CYREG_UDB_W8_MSK3
.set GraphicLCDIntf_LsbReg__0__MASK, 0x01
.set GraphicLCDIntf_LsbReg__0__POS, 0
.set GraphicLCDIntf_LsbReg__1__MASK, 0x02
.set GraphicLCDIntf_LsbReg__1__POS, 1
.set GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set GraphicLCDIntf_LsbReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set GraphicLCDIntf_LsbReg__2__MASK, 0x04
.set GraphicLCDIntf_LsbReg__2__POS, 2
.set GraphicLCDIntf_LsbReg__3__MASK, 0x08
.set GraphicLCDIntf_LsbReg__3__POS, 3
.set GraphicLCDIntf_LsbReg__4__MASK, 0x10
.set GraphicLCDIntf_LsbReg__4__POS, 4
.set GraphicLCDIntf_LsbReg__5__MASK, 0x20
.set GraphicLCDIntf_LsbReg__5__POS, 5
.set GraphicLCDIntf_LsbReg__6__MASK, 0x40
.set GraphicLCDIntf_LsbReg__6__POS, 6
.set GraphicLCDIntf_LsbReg__7__MASK, 0x80
.set GraphicLCDIntf_LsbReg__7__POS, 7
.set GraphicLCDIntf_LsbReg__MASK, 0xFF
.set GraphicLCDIntf_LsbReg__MASK_REG, CYREG_UDB_W8_MSK1
.set GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set GraphicLCDIntf_LsbReg__STATUS_REG, CYREG_UDB_W8_ST1
.set GraphicLCDIntf_StsReg__0__MASK, 0x01
.set GraphicLCDIntf_StsReg__0__POS, 0
.set GraphicLCDIntf_StsReg__1__MASK, 0x02
.set GraphicLCDIntf_StsReg__1__POS, 1
.set GraphicLCDIntf_StsReg__MASK, 0x03
.set GraphicLCDIntf_StsReg__MASK_REG, CYREG_UDB_W8_MSK3
.set GraphicLCDIntf_StsReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_StsReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set GraphicLCDIntf_StsReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set GraphicLCDIntf_StsReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set GraphicLCDIntf_StsReg__STATUS_REG, CYREG_UDB_W8_ST3

/* ReadyToDrive_Int */
.set ReadyToDrive_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ReadyToDrive_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ReadyToDrive_Int__INTC_MASK, 0x01
.set ReadyToDrive_Int__INTC_NUMBER, 0
.set ReadyToDrive_Int__INTC_PRIOR_MASK, 0xC0
.set ReadyToDrive_Int__INTC_PRIOR_NUM, 3
.set ReadyToDrive_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ReadyToDrive_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ReadyToDrive_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ReadyToDrive_Timer */
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_UDB_W8_A00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_UDB_W8_A10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_UDB_W8_D00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_UDB_W8_D10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_UDB_W8_F00
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_UDB_W8_F10
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_UDB_W8_A01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_UDB_W8_A11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_UDB_W8_D01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_UDB_W8_D11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_UDB_W8_F01
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_UDB_W8_F11
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_UDB_W8_A02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_UDB_W8_A12
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_UDB_W8_D02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_UDB_W8_D12
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_UDB_W8_F02
.set ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_UDB_W8_F12

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
