TimeQuest Timing Analyzer report for VGA
Tue Aug 07 11:23:39 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 13. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'
 14. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 19. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 36. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 37. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 38. Slow 1200mV 0C Model Setup: 'clk'
 39. Slow 1200mV 0C Model Hold: 'clk'
 40. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 41. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 42. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 58. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 60. Fast 1200mV 0C Model Setup: 'clk'
 61. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 62. Fast 1200mV 0C Model Hold: 'clk'
 63. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 64. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
; Escrever:Escrever|state.enviar_dado ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.enviar_dado } ;
; Escrever:Escrever|state.idle        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.idle }        ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -107.391      ;
; Escrever:Escrever|state.idle        ; -2.423 ; -3.868        ;
; Escrever:Escrever|state.enviar_dado ; -0.771 ; -7.054        ;
; clk                                 ; -0.058 ; -0.058        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.129 ; -0.129        ;
; clk                                 ; 0.000  ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.166  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 1.188  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.enviar_dado ; 0.454  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.462  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.491 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.410      ;
; -2.332 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.251      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[10]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[11]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[9]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[7]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[6]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[5]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[4]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[3]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[2]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[1]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[0]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.294 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[8]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.214      ;
; -2.233 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.153      ;
; -2.163 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.082      ;
; -2.146 ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.065      ;
; -2.144 ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.063      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.118 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.037      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.092 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.012      ;
; -2.090 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.009      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[10]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[11]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[9]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[7]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[6]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[5]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[4]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[3]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[2]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[1]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[0]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[8]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.953      ;
; -2.024 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.943      ;
; -2.022 ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.941      ;
; -1.996 ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.915      ;
; -1.995 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.914      ;
; -1.995 ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.914      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.911      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.982 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.901      ;
; -1.968 ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.887      ;
; -1.967 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.886      ;
; -1.964 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.883      ;
; -1.963 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.882      ;
; -1.956 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.875      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.863      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[10]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[11]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[9]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[7]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[6]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[5]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[4]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[3]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[2]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
; -1.916 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|contador_endereco[1]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.836      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                             ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -2.423 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.041      ; 1.810      ;
; -2.010 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.041      ; 1.397      ;
; -1.993 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.041      ; 1.380      ;
; -1.445 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.042      ; 1.155      ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                      ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.771 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.218      ; 1.346      ;
; -0.765 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.151      ; 1.246      ;
; -0.627 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.155      ; 1.287      ;
; -0.624 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.158      ; 1.287      ;
; -0.606 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.158      ; 1.280      ;
; -0.599 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.152      ; 1.255      ;
; -0.597 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.151      ; 1.251      ;
; -0.592 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.156      ; 1.243      ;
; -0.499 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.151      ; 1.153      ;
; -0.478 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.155      ; 1.321      ;
; -0.449 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.157      ; 1.294      ;
; -0.447 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.152      ; 1.287      ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.058 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.855      ; 2.665      ;
; 0.498  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.855      ; 2.609      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.129 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.428      ; 2.792      ;
; 0.202  ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.428      ; 2.623      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[7]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[5]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.234  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[8]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.170      ;
; 0.266  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.202      ;
; 0.272  ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.208      ;
; 0.280  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.443      ; 3.216      ;
; 0.452  ; Escrever:Escrever|state.termina         ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.516  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.810      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[7]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[5]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.603  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[8]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.039      ;
; 0.671  ; Escrever:Escrever|data                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.358      ; 0.803      ;
; 0.674  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.110      ;
; 0.703  ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.139      ;
; 0.728  ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|contador_endereco[11]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.021      ;
; 0.732  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.443      ; 3.168      ;
; 0.735  ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.029      ;
; 0.744  ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.745  ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.039      ;
; 0.746  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.748  ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.042      ;
; 0.761  ; contador_end[9]                         ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; contador_end[7]                         ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; contador_end[1]                         ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; contador_end[11]                        ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; contador_end[5]                         ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[3]                         ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[2]                         ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.764  ; contador_end[10]                        ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.058      ;
; 0.765  ; contador_end[8]                         ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; contador_end[6]                         ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; contador_end[4]                         ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.766  ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.060      ;
; 0.769  ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|contador_endereco[3]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.062      ;
; 0.769  ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|contador_endereco[1]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.062      ;
; 0.770  ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|contador_endereco[5]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; hvsync_generator:hvsync|CounterY[6]     ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.772  ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|contador_endereco[9]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|contador_endereco[7]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hvsync_generator:hvsync|CounterY[7]     ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.772  ; hvsync_generator:hvsync|CounterX[6]     ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.773  ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.066      ;
; 0.773  ; hvsync_generator:hvsync|CounterX[4]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.067      ;
; 0.775  ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.068      ;
; 0.787  ; contador_end[0]                         ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.081      ;
; 0.790  ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.083      ;
; 0.793  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.087      ;
; 0.794  ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|contador_endereco[0]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.087      ;
; 0.825  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.119      ;
; 0.831  ; contador_end[11]                        ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.475      ;
; 0.850  ; contador_end[0]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.494      ;
; 0.869  ; contador_end[3]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.513      ;
; 0.869  ; contador_end[4]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.513      ;
; 0.872  ; contador_end[2]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.516      ;
; 0.877  ; contador_end[6]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.521      ;
; 0.880  ; contador_end[1]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.524      ;
; 0.882  ; contador_end[9]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.526      ;
; 0.894  ; contador_end[7]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.390      ; 1.538      ;
; 0.896  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.191      ;
; 0.899  ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.193      ;
; 0.954  ; hvsync_generator:hvsync|CounterY[5]     ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.248      ;
; 0.997  ; Escrever:Escrever|wren                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.350      ; 1.121      ;
; 1.043  ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.337      ;
; 1.051  ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.346      ;
; 1.056  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.350      ;
; 1.059  ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.353      ;
; 1.063  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.357      ;
; 1.080  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.374      ;
; 1.093  ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.388      ;
; 1.098  ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.392      ;
; 1.099  ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.099  ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.100  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.106  ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.400      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.000 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.923      ; 2.426      ;
; 0.559 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.923      ; 2.485      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.166 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.421      ; 1.107      ;
; 0.223 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.421      ; 1.164      ;
; 0.226 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.427      ; 1.173      ;
; 0.226 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.422      ; 1.168      ;
; 0.236 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.423      ; 1.179      ;
; 0.241 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.491      ; 1.252      ;
; 0.259 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.428      ; 1.207      ;
; 0.266 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.428      ; 1.214      ;
; 0.269 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.425      ; 1.214      ;
; 0.271 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.427      ; 1.218      ;
; 0.272 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.423      ; 1.215      ;
; 0.294 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.425      ; 1.239      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                             ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 1.188 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.267      ; 0.975      ;
; 1.452 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.266      ; 1.238      ;
; 1.555 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.265      ; 1.340      ;
; 1.910 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.265      ; 1.695      ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.175  ; 0.410        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.175  ; 0.410        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.192  ; 0.427        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.193  ; 0.428        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                                   ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 4.396 ; 4.710 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -3.370 ; -3.586 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.211 ; 7.307 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.420 ; 7.241 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.241 ; 7.092 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.420 ; 7.241 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.279 ; 7.115 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.409 ; 7.556 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.929 ; 7.022 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.961 ; 6.816 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.961 ; 6.816 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.127 ; 6.954 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.998 ; 6.839 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.119 ; 7.260 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -95.682       ;
; Escrever:Escrever|state.idle        ; -2.229 ; -3.534        ;
; Escrever:Escrever|state.enviar_dado ; -0.777 ; -7.194        ;
; clk                                 ; -0.004 ; -0.004        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk                                 ; 0.009 ; 0.000         ;
; divisor_clock:divisor_clock|clk_out ; 0.040 ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.239 ; 0.000         ;
; Escrever:Escrever|state.idle        ; 1.178 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.enviar_dado ; 0.387  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.480  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -2.229 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 3.158      ;
; -2.089 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 3.018      ;
; -2.048 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.981      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[10]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[11]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[9]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[7]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[6]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[5]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[4]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[3]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[2]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[1]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[0]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -2.043 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[8]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.972      ;
; -1.948 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.877      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.845      ;
; -1.914 ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.843      ;
; -1.913 ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.842      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.864 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.797      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[10]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[11]                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[9]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[7]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[6]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[5]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[4]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[3]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[2]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[1]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[0]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.838 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[8]                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.767      ;
; -1.816 ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.745      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.813 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.742      ;
; -1.810 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.739      ;
; -1.776 ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.776 ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.705      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.770 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.699      ;
; -1.766 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.763 ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.692      ;
; -1.755 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.685      ;
; -1.744 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.673      ;
; -1.743 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.672      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.661      ;
; -1.729 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.658      ;
; -1.728 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.657      ;
; -1.720 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.649      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                              ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -2.229 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.010      ; 1.676      ;
; -1.863 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.010      ; 1.310      ;
; -1.807 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.011      ; 1.255      ;
; -1.305 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.012      ; 1.045      ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.777 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.003      ; 1.164      ;
; -0.769 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.068      ; 1.283      ;
; -0.667 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.006      ; 1.225      ;
; -0.635 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.009      ; 1.225      ;
; -0.633 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.010      ; 1.199      ;
; -0.587 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.004      ; 1.170      ;
; -0.587 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.008      ; 1.169      ;
; -0.580 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.002      ; 1.161      ;
; -0.504 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.002      ; 1.085      ;
; -0.502 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.006      ; 1.252      ;
; -0.477 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.004      ; 1.226      ;
; -0.476 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.008      ; 1.229      ;
+--------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.004 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.730      ; 2.466      ;
; 0.532  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.730      ; 2.430      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.009 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.791      ; 2.265      ;
; 0.544 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.791      ; 2.300      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.040 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.203      ; 2.698      ;
; 0.173 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.203      ; 2.331      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[7]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[5]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.343 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[8]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.218      ; 3.016      ;
; 0.369 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.217      ; 3.041      ;
; 0.371 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.217      ; 3.043      ;
; 0.382 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.217      ; 3.054      ;
; 0.402 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.477 ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[7]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[5]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.571 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[8]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.218      ; 2.744      ;
; 0.628 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.217      ; 2.800      ;
; 0.646 ; Escrever:Escrever|data                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.340      ; 0.736      ;
; 0.654 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|contador_endereco[11]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.922      ;
; 0.675 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.217      ; 2.847      ;
; 0.679 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.217      ; 2.851      ;
; 0.683 ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.950      ;
; 0.692 ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.964      ;
; 0.700 ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.967      ;
; 0.706 ; contador_end[9]                         ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; contador_end[1]                         ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; contador_end[7]                         ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; contador_end[11]                        ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; contador_end[2]                         ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; contador_end[5]                         ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; contador_end[3]                         ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|contador_endereco[5]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; contador_end[10]                        ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; contador_end[8]                         ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; contador_end[6]                         ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|contador_endereco[3]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; contador_end[4]                         ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|contador_endereco[1]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.982      ;
; 0.717 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|contador_endereco[9]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|contador_endereco[7]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; hvsync_generator:hvsync|CounterY[7]     ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[6]     ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; hvsync_generator:hvsync|CounterX[6]     ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; hvsync_generator:hvsync|CounterX[4]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.734 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.002      ;
; 0.736 ; contador_end[0]                         ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.003      ;
; 0.738 ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.006      ;
; 0.740 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|contador_endereco[0]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.008      ;
; 0.759 ; contador_end[11]                        ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.332      ;
; 0.775 ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.042      ;
; 0.783 ; contador_end[0]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.356      ;
; 0.795 ; contador_end[3]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.368      ;
; 0.797 ; contador_end[4]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.370      ;
; 0.802 ; contador_end[2]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.375      ;
; 0.805 ; contador_end[6]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.378      ;
; 0.806 ; contador_end[1]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.379      ;
; 0.812 ; contador_end[9]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.385      ;
; 0.824 ; contador_end[7]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.343      ; 1.397      ;
; 0.830 ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.097      ;
; 0.834 ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.102      ;
; 0.871 ; hvsync_generator:hvsync|CounterY[5]     ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.138      ;
; 0.936 ; Escrever:Escrever|wren                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.333      ; 1.019      ;
; 0.940 ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.208      ;
; 0.941 ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.208      ;
; 0.942 ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.209      ;
; 0.963 ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.230      ;
; 0.979 ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.247      ;
; 0.995 ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.262      ;
; 1.011 ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.279      ;
; 1.013 ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[0]     ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.239 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.247      ; 1.006      ;
; 0.279 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.253      ; 1.052      ;
; 0.288 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.247      ; 1.055      ;
; 0.290 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.314      ; 1.124      ;
; 0.291 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.247      ; 1.058      ;
; 0.294 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.248      ; 1.062      ;
; 0.311 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.254      ; 1.085      ;
; 0.311 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.254      ; 1.085      ;
; 0.315 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.251      ; 1.086      ;
; 0.316 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.253      ; 1.089      ;
; 0.318 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.248      ; 1.086      ;
; 0.339 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.251      ; 1.110      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                              ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 1.178 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.214      ; 0.912      ;
; 1.423 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.213      ; 1.156      ;
; 1.484 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.213      ; 1.217      ;
; 1.823 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.213      ; 1.556      ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.179  ; 0.409        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.179  ; 0.409        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.197  ; 0.427        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.197  ; 0.427        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[0]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[10]                                                                                        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[11]                                                                                        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[1]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[2]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[3]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[4]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[5]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[6]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[7]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[8]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[9]                                                                                         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                                    ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.983 ; 4.206 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -3.096 ; -3.113 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.452 ; 6.682 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.786 ; 6.490 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.603 ; 6.369 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.786 ; 6.490 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.649 ; 6.393 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.630 ; 6.932 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.180 ; 6.402 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.327 ; 6.100 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.327 ; 6.100 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.498 ; 6.214 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.371 ; 6.124 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.351 ; 6.642 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -0.736 ; -1.035        ;
; divisor_clock:divisor_clock|clk_out ; -0.541 ; -15.289       ;
; Escrever:Escrever|state.enviar_dado ; 0.076  ; 0.000         ;
; clk                                 ; 0.316  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.235 ; -0.515        ;
; clk                                 ; -0.091 ; -0.091        ;
; Escrever:Escrever|state.enviar_dado ; 0.126  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.718  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -4.037        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -57.000       ;
; Escrever:Escrever|state.enviar_dado ; 0.316  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.422  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                              ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.736 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.053      ; 0.786      ;
; -0.552 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.053      ; 0.602      ;
; -0.529 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.054      ; 0.580      ;
; -0.299 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; 0.055      ; 0.501      ;
+--------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.541 ; Escrever:Escrever|wraddress[3]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.615     ; 0.435      ;
; -0.540 ; Escrever:Escrever|wraddress[9]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.625     ; 0.424      ;
; -0.534 ; Escrever:Escrever|wraddress[0]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.610     ; 0.433      ;
; -0.533 ; Escrever:Escrever|wraddress[4]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.610     ; 0.432      ;
; -0.531 ; Escrever:Escrever|wraddress[7]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.611     ; 0.429      ;
; -0.522 ; Escrever:Escrever|wraddress[6]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.613     ; 0.418      ;
; -0.520 ; Escrever:Escrever|wraddress[8]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.615     ; 0.414      ;
; -0.519 ; Escrever:Escrever|wraddress[5]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.616     ; 0.412      ;
; -0.518 ; Escrever:Escrever|wraddress[2]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.610     ; 0.417      ;
; -0.517 ; Escrever:Escrever|wraddress[10]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.613     ; 0.413      ;
; -0.517 ; Escrever:Escrever|wraddress[11]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.616     ; 0.410      ;
; -0.513 ; Escrever:Escrever|wraddress[1]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.611     ; 0.411      ;
; -0.453 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.403      ;
; -0.378 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.330      ;
; -0.378 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.328      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[11]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[9]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[7]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[5]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[3]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[1]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[0]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.314      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.286      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.313 ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.263      ;
; -0.308 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.260      ;
; -0.306 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.257      ;
; -0.300 ; Escrever:Escrever|wren                                                                                                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.500        ; 0.018      ; 0.827      ;
; -0.300 ; Escrever:Escrever|wren                                                                                                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.500        ; 0.018      ; 0.827      ;
; -0.298 ; Escrever:Escrever|wren                                                                                                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.500        ; 0.021      ; 0.828      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.243      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[11]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[9]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[7]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[5]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[3]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[1]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[0]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.239      ;
; -0.288 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.238      ;
; -0.283 ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.233      ;
; -0.283 ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.233      ;
; -0.275 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.225      ;
; -0.269 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.173     ; 1.083      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.217      ;
; -0.265 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.215      ;
; -0.259 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.209      ;
; -0.258 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.208      ;
; -0.256 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.206      ;
; -0.251 ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.201      ;
; -0.251 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.201      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.194      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.076 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.671      ; 0.592      ;
; 0.096 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.657      ; 0.547      ;
; 0.162 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.663      ; 0.560      ;
; 0.169 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.658      ; 0.547      ;
; 0.170 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.657      ; 0.545      ;
; 0.172 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.660      ; 0.560      ;
; 0.176 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.662      ; 0.543      ;
; 0.179 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.663      ; 0.563      ;
; 0.220 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.657      ; 0.495      ;
; 0.235 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.660      ; 0.577      ;
; 0.250 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.658      ; 0.561      ;
; 0.253 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.662      ; 0.562      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.316 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 0.819      ; 1.085      ;
; 0.844 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 0.819      ; 1.057      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.235 ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.089      ; 1.063      ;
; -0.052 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.253      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[10]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[11]                                                                                        ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[9]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[7]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[6]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[5]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[4]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[3]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[2]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[1]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[0]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; -0.019 ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|contador_endereco[8]                                                                                         ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.097      ; 1.287      ;
; 0.023  ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.328      ;
; 0.045  ; Escrever:Escrever|state.enviar_dado     ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.350      ;
; 0.187  ; Escrever:Escrever|state.termina         ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.209  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.329      ;
; 0.283  ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|contador_endereco[11]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.403      ;
; 0.290  ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.410      ;
; 0.297  ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.301  ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.421      ;
; 0.303  ; contador_end[11]                        ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; contador_end[9]                         ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_end[7]                         ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_end[1]                         ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; contador_end[5]                         ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[3]                         ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[2]                         ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; contador_end[10]                        ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[4]                         ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; contador_end[8]                         ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; contador_end[6]                         ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.428      ;
; 0.309  ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|contador_endereco[5]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|contador_endereco[1]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|contador_endereco[3]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; hvsync_generator:hvsync|CounterX[4]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|contador_endereco[9]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|contador_endereco[7]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hvsync_generator:hvsync|CounterY[7]     ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hvsync_generator:hvsync|CounterX[6]     ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.432      ;
; 0.312  ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; hvsync_generator:hvsync|CounterY[6]     ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.317  ; contador_end[0]                         ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.438      ;
; 0.319  ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.439      ;
; 0.320  ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|contador_endereco[0]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.440      ;
; 0.321  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.442      ;
; 0.332  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.452      ;
; 0.334  ; contador_end[11]                        ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.613      ;
; 0.344  ; contador_end[3]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.623      ;
; 0.346  ; contador_end[0]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.625      ;
; 0.346  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.468      ;
; 0.348  ; contador_end[1]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.627      ;
; 0.355  ; contador_end[4]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.634      ;
; 0.356  ; contador_end[2]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.635      ;
; 0.360  ; contador_end[6]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.639      ;
; 0.361  ; contador_end[9]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.640      ;
; 0.366  ; contador_end[7]                         ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.175      ; 0.645      ;
; 0.369  ; Escrever:Escrever|state.idle            ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.089      ; 1.167      ;
; 0.371  ; hvsync_generator:hvsync|CounterY[5]     ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.491      ;
; 0.375  ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.495      ;
; 0.411  ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.531      ;
; 0.414  ; hvsync_generator:hvsync|CounterX[9]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.536      ;
; 0.416  ; hvsync_generator:hvsync|CounterX[7]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.536      ;
; 0.423  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.543      ;
; 0.424  ; hvsync_generator:hvsync|CounterX[8]     ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.546      ;
; 0.426  ; hvsync_generator:hvsync|CounterY[8]     ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.546      ;
; 0.430  ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.550      ;
; 0.446  ; hvsync_generator:hvsync|CounterX[3]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[1]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.448  ; hvsync_generator:hvsync|CounterY[4]     ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.453  ; contador_end[1]                         ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; contador_end[9]                         ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; contador_end[7]                         ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; contador_end[3]                         ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; contador_end[5]                         ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; hvsync_generator:hvsync|CounterX[0]     ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[1]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.458  ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|contador_endereco[6]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|contador_endereco[2]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; hvsync_generator:hvsync|CounterX[2]     ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; hvsync_generator:hvsync|CounterY[3]     ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.579      ;
; 0.459  ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|contador_endereco[4]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.579      ;
; 0.459  ; hvsync_generator:hvsync|CounterX[0]     ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.580      ;
; 0.459  ; hvsync_generator:hvsync|CounterY[0]     ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|contador_endereco[8]                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|contador_endereco[10]                                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; hvsync_generator:hvsync|CounterY[2]     ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
+--------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.091 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 0.850      ; 0.978      ;
; 0.435  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 0.850      ; 1.004      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.126 ; Escrever:Escrever|contador_endereco[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.783      ; 0.429      ;
; 0.153 ; Escrever:Escrever|contador_endereco[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.788      ; 0.461      ;
; 0.156 ; Escrever:Escrever|contador_endereco[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.783      ; 0.459      ;
; 0.158 ; Escrever:Escrever|contador_endereco[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.784      ; 0.462      ;
; 0.159 ; Escrever:Escrever|contador_endereco[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.783      ; 0.462      ;
; 0.166 ; Escrever:Escrever|contador_endereco[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.789      ; 0.475      ;
; 0.169 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.789      ; 0.478      ;
; 0.170 ; Escrever:Escrever|contador_endereco[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.788      ; 0.478      ;
; 0.170 ; Escrever:Escrever|contador_endereco[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.786      ; 0.476      ;
; 0.172 ; Escrever:Escrever|contador_endereco[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.784      ; 0.476      ;
; 0.186 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.786      ; 0.492      ;
; 0.200 ; Escrever:Escrever|contador_endereco[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.798      ; 0.518      ;
+-------+-----------------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                              ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 0.718 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.156      ; 0.394      ;
; 0.820 ; Escrever:Escrever|state.termina         ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.155      ; 0.495      ;
; 0.849 ; Escrever:Escrever|contador_endereco[11] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.154      ; 0.523      ;
; 0.996 ; Escrever:Escrever|contador_endereco[10] ; Escrever:Escrever|data ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; 0.154      ; 0.670      ;
+-------+-----------------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.037 ; 0.147        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.636  ; 0.852        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[8]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[9]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[0]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[10]                                                                                        ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[11]                                                                                        ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[1]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[2]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[3]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[4]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[5]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[6]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[7]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[8]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador_endereco[9]                                                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.666 ; 0.666        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.669 ; 0.669        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datad                ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datad                 ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datad                 ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datad                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                                    ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q                ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|inclk[0] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle~clkctrl|outclk   ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|data|datac                  ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac                  ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|data               ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren               ;
+-------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 2.037 ; 2.623 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.512 ; -2.150 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.492 ; 3.385 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.411 ; 3.504 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.361 ; 3.439 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.411 ; 3.504 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.376 ; 3.449 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.590 ; 3.476 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.370 ; 3.266 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.240 ; 3.315 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.240 ; 3.315 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.289 ; 3.379 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.255 ; 3.326 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.354 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -2.611   ; -0.235 ; N/A      ; N/A     ; -3.201              ;
;  Escrever:Escrever|state.enviar_dado ; -0.777   ; 0.126  ; N/A      ; N/A     ; 0.316               ;
;  Escrever:Escrever|state.idle        ; -2.423   ; 0.718  ; N/A      ; N/A     ; 0.422               ;
;  clk                                 ; -0.058   ; -0.091 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611   ; -0.235 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -118.371 ; -0.606 ; 0.0      ; 0.0     ; -97.816             ;
;  Escrever:Escrever|state.enviar_dado ; -7.194   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Escrever:Escrever|state.idle        ; -3.868   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                 ; -0.058   ; -0.091 ; N/A      ; N/A     ; -4.487              ;
;  divisor_clock:divisor_clock|clk_out ; -107.391 ; -0.515 ; N/A      ; N/A     ; -93.329             ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 4.396 ; 4.710 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.512 ; -2.150 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.211 ; 7.307 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.420 ; 7.241 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.241 ; 7.092 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.420 ; 7.241 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.279 ; 7.115 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.409 ; 7.556 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.370 ; 3.266 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.240 ; 3.315 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.240 ; 3.315 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.289 ; 3.379 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.255 ; 3.326 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.354 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataa                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datab                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 4        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 4        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Aug 07 11:23:36 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.enviar_dado Escrever:Escrever|state.enviar_dado
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.idle Escrever:Escrever|state.idle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.611
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.611            -107.391 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -2.423              -3.868 Escrever:Escrever|state.idle 
    Info (332119):    -0.771              -7.054 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.058              -0.058 clk 
Info (332146): Worst-case hold slack is -0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.129              -0.129 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.000               0.000 clk 
    Info (332119):     0.166               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     1.188               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.454               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.462               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.275             -95.682 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -2.229              -3.534 Escrever:Escrever|state.idle 
    Info (332119):    -0.777              -7.194 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.004              -0.004 clk 
Info (332146): Worst-case hold slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 clk 
    Info (332119):     0.040               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.239               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     1.178               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.387               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.480               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.736              -1.035 Escrever:Escrever|state.idle 
    Info (332119):    -0.541             -15.289 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.076               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.316               0.000 clk 
Info (332146): Worst-case hold slack is -0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.235              -0.515 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.091              -0.091 clk 
    Info (332119):     0.126               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.718               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.037 clk 
    Info (332119):    -1.000             -57.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.316               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.422               0.000 Escrever:Escrever|state.idle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 377 megabytes
    Info: Processing ended: Tue Aug 07 11:23:39 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


