module wideexpr_00197(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (s7)<<<(s5);
  assign y1 = (s0)-((6'sb111100)<=(u1));
  assign y2 = 6'sb000011;
  assign y3 = 1'sb1;
  assign y4 = {((s1)-($signed(($signed(s1))<<((-(2'sb01))>>>($signed(s3))))))-(((4'sb0010)-((ctrl[3]?(ctrl[5]?(ctrl[7]?s4:4'sb1110):(5'sb10101)<<(s3)):s2)))>>($signed(s4))),-((-(+({2{(s0)>=(s1)}})))+((ctrl[2]?((6'sb111001)<<<($signed(s4)))^(-((3'b010)<<(3'sb001))):5'sb11000))),-($unsigned(~(s5)))};
  assign y5 = $signed(s2);
  assign y6 = $signed(((ctrl[2]?(ctrl[2]?4'b0010:{2{s5}}):u3))^(~^(6'b101001)));
  assign y7 = {({4{-((u7)<=(2'b10))}})<<($signed({(ctrl[6]?(6'sb100101)<<(s3):3'sb001),(ctrl[4]?s6:(1'sb0)<<(s6)),(ctrl[7]?s3:s6)})),(ctrl[5]?s4:+(({2{(s2)&(s2)}})^({4{(s3)<<<(6'b011110)}}))),({(ctrl[1]?+((ctrl[2]?1'sb1:s5)):(s7)>>({1{s7}})),(ctrl[1]?((ctrl[5]?u2:4'sb0000))&($unsigned(s4)):|((2'sb11)<<<(6'b001111))),((ctrl[2]?-(4'sb0100):s5))+(-((2'b00)^~(1'b0))),(s1)&(({s6})>=({4{u2}}))})<(4'sb0000),6'sb000111};
endmodule
