{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514452585192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514452585192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 17:16:25 2017 " "Processing started: Thu Dec 28 17:16:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514452585192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514452585192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514452585192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514452585582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_s " "Found entity 1: out_s" {  } { { "out_s.bdf" "" { Schematic "E:/testofquartus/final/out_s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_ms.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_ms.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_ms " "Found entity 1: out_ms" {  } { { "out_ms.bdf" "" { Schematic "E:/testofquartus/final/out_ms.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_min.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_min.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_min " "Found entity 1: out_min" {  } { { "out_min.bdf" "" { Schematic "E:/testofquartus/final/out_min.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.v 1 1 " "Found 1 design units, including 1 entities, in source file second.v" { { "Info" "ISGN_ENTITY_NAME" "1 Second " "Found entity 1: Second" {  } { { "Second.v" "" { Text "E:/testofquartus/final/Second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser.v 1 1 " "Found 1 design units, including 1 entities, in source file chooser.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chooser " "Found entity 1: Chooser" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "price_count.v 1 1 " "Found 1 design units, including 1 entities, in source file price_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 price_count " "Found entity 1: price_count" {  } { { "price_count.v" "" { Text "E:/testofquartus/final/price_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "E:/testofquartus/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_time.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_time " "Found entity 1: counter_time" {  } { { "counter_time.bdf" "" { Schematic "E:/testofquartus/final/counter_time.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaner_time.v 1 1 " "Found 1 design units, including 1 entities, in source file scaner_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaner_time " "Found entity 1: scaner_time" {  } { { "scaner_time.v" "" { Text "E:/testofquartus/final/scaner_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser_time.v 1 1 " "Found 1 design units, including 1 entities, in source file chooser_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooser_time " "Found entity 1: chooser_time" {  } { { "chooser_time.v" "" { Text "E:/testofquartus/final/chooser_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_time.v 1 1 " "Found 1 design units, including 1 entities, in source file output_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_time " "Found entity 1: output_time" {  } { { "output_time.v" "" { Text "E:/testofquartus/final/output_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.bdf 1 1 " "Found 1 design units, including 1 entities, in source file time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time " "Found entity 1: time" {  } { { "time.bdf" "" { Schematic "E:/testofquartus/final/time.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_dis.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_dis.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_dis " "Found entity 1: count_dis" {  } { { "count_dis.bdf" "" { Schematic "E:/testofquartus/final/count_dis.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser_dis.v 1 1 " "Found 1 design units, including 1 entities, in source file chooser_dis.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooser_dis " "Found entity 1: chooser_dis" {  } { { "chooser_dis.v" "" { Text "E:/testofquartus/final/chooser_dis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "E:/testofquartus/final/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_chooser.v 1 1 " "Found 1 design units, including 1 entities, in source file out_chooser.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_chooser " "Found entity 1: out_chooser" {  } { { "out_chooser.v" "" { Text "E:/testofquartus/final/out_chooser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514452585676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514452585676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514452585707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second Second:inst8 " "Elaborating entity \"Second\" for hierarchy \"Second:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "E:/testofquartus/final/final.bdf" { { 264 1296 1448 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_chooser out_chooser:inst7 " "Elaborating entity \"out_chooser\" for hierarchy \"out_chooser:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "E:/testofquartus/final/final.bdf" { { 264 1088 1272 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst0\"" {  } { { "final.bdf" "inst0" { Schematic "E:/testofquartus/final/final.bdf" { { 80 48 232 192 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooser_dis chooser_dis:inst6 " "Elaborating entity \"chooser_dis\" for hierarchy \"chooser_dis:inst6\"" {  } { { "final.bdf" "inst6" { Schematic "E:/testofquartus/final/final.bdf" { { 288 792 976 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_dis count_dis:inst4 " "Elaborating entity \"count_dis\" for hierarchy \"count_dis:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "E:/testofquartus/final/final.bdf" { { 104 552 736 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 count_dis:inst4\|74160:inst1 " "Elaborating entity \"74160\" for hierarchy \"count_dis:inst4\|74160:inst1\"" {  } { { "count_dis.bdf" "inst1" { Schematic "E:/testofquartus/final/count_dis.bdf" { { 304 704 824 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "count_dis:inst4\|74160:inst1 " "Elaborated megafunction instantiation \"count_dis:inst4\|74160:inst1\"" {  } { { "count_dis.bdf" "" { Schematic "E:/testofquartus/final/count_dis.bdf" { { 304 704 824 488 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514452585910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chooser Chooser:inst1 " "Elaborating entity \"Chooser\" for hierarchy \"Chooser:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "E:/testofquartus/final/final.bdf" { { 104 344 496 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585910 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc Chooser.v(7) " "Verilog HDL Always Construct warning at Chooser.v(7): variable \"inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514452585957 "|final|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc Chooser.v(8) " "Verilog HDL Always Construct warning at Chooser.v(8): variable \"inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514452585957 "|final|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc Chooser.v(9) " "Verilog HDL Always Construct warning at Chooser.v(9): variable \"inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514452585957 "|final|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc Chooser.v(10) " "Verilog HDL Always Construct warning at Chooser.v(10): variable \"inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514452585957 "|final|Chooser:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inc Chooser.v(11) " "Verilog HDL Always Construct warning at Chooser.v(11): variable \"inc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514452585957 "|final|Chooser:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst5 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "E:/testofquartus/final/final.bdf" { { 88 992 1176 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price_count price_count:inst " "Elaborating entity \"price_count\" for hierarchy \"price_count:inst\"" {  } { { "final.bdf" "inst" { Schematic "E:/testofquartus/final/final.bdf" { { 88 776 960 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_time counter_time:inst2 " "Elaborating entity \"counter_time\" for hierarchy \"counter_time:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "E:/testofquartus/final/final.bdf" { { -32 496 632 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452585989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_min counter_time:inst2\|out_min:inst12 " "Elaborating entity \"out_min\" for hierarchy \"counter_time:inst2\|out_min:inst12\"" {  } { { "counter_time.bdf" "inst12" { Schematic "E:/testofquartus/final/counter_time.bdf" { { 296 912 1080 392 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452586004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_s counter_time:inst2\|out_s:inst " "Elaborating entity \"out_s\" for hierarchy \"counter_time:inst2\|out_s:inst\"" {  } { { "counter_time.bdf" "inst" { Schematic "E:/testofquartus/final/counter_time.bdf" { { 280 728 872 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452586020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_ms counter_time:inst2\|out_ms:inst11 " "Elaborating entity \"out_ms\" for hierarchy \"counter_time:inst2\|out_ms:inst11\"" {  } { { "counter_time.bdf" "inst11" { Schematic "E:/testofquartus/final/counter_time.bdf" { { 296 504 664 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452586051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooser_time chooser_time:inst3 " "Elaborating entity \"chooser_time\" for hierarchy \"chooser_time:inst3\"" {  } { { "final.bdf" "inst3" { Schematic "E:/testofquartus/final/final.bdf" { { -48 656 840 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452586067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaner_time scaner_time:inst9 " "Elaborating entity \"scaner_time\" for hierarchy \"scaner_time:inst9\"" {  } { { "final.bdf" "inst9" { Schematic "E:/testofquartus/final/final.bdf" { { 296 352 504 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514452586082 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Chooser:inst1\|Mux0 " "Found clock multiplexer Chooser:inst1\|Mux0" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1514452586270 "|final|Chooser:inst1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1514452586270 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_num\[0\] GND " "Pin \"out_num\[0\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "E:/testofquartus/final/final.bdf" { { 288 1472 1648 304 "out_num\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514452587910 "|final|out_num[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514452587910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514452588035 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514452588457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514452588598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514452588598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514452588660 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514452588660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "413 " "Implemented 413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514452588660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514452588660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514452588692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 17:16:28 2017 " "Processing ended: Thu Dec 28 17:16:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514452588692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514452588692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514452588692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514452588692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514452589802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514452589802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 17:16:29 2017 " "Processing started: Thu Dec 28 17:16:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514452589802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514452589802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514452589802 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1514452589927 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1514452589927 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1514452589927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1514452589990 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514452590006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514452590052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514452590052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1514452590162 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514452590506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514452590506 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1514452590506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1514452590506 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1514452590506 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1514452590506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1514452591351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1514452591351 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0  from: datac  to: combout " "Cell: inst1\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452591367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~0  from: datac  to: combout " "Cell: inst1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452591367 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1514452591367 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1514452591367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1514452591367 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1514452591367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_50Mhz~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider:inst0\|clk_10hz " "Destination node frequency_divider:inst0\|clk_10hz" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_10hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider:inst0\|clk_100hz " "Destination node frequency_divider:inst0\|clk_100hz" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_100hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "final.bdf" "" { Schematic "E:/testofquartus/final/final.bdf" { { 104 -128 40 120 "clk_50Mhz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50Mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider:inst0\|clk_1khz  " "Automatically promoted node frequency_divider:inst0\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider:inst0\|clk_1khz~0 " "Destination node frequency_divider:inst0\|clk_1khz~0" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_time:inst2\|out_ms:inst11\|inst9 " "Destination node counter_time:inst2\|out_ms:inst11\|inst9" {  } { { "out_ms.bdf" "" { Schematic "E:/testofquartus/final/out_ms.bdf" { { 448 264 328 496 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_time:inst2|out_ms:inst11|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chooser:inst1\|Mux0 " "Destination node Chooser:inst1\|Mux0" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chooser:inst1|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Chooser:inst1\|Mux0  " "Automatically promoted node Chooser:inst1\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_dis:inst4\|inst9 " "Destination node count_dis:inst4\|inst9" {  } { { "count_dis.bdf" "" { Schematic "E:/testofquartus/final/count_dis.bdf" { { 440 384 448 488 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_dis:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chooser:inst1|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_dis:inst4\|inst9  " "Automatically promoted node count_dis:inst4\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "count_dis.bdf" "" { Schematic "E:/testofquartus/final/count_dis.bdf" { { 440 384 448 488 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_dis:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_time:inst2\|out_ms:inst11\|inst9  " "Automatically promoted node counter_time:inst2\|out_ms:inst11\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "out_ms.bdf" "" { Schematic "E:/testofquartus/final/out_ms.bdf" { { 448 264 328 496 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_time:inst2|out_ms:inst11|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_time:inst2\|out_min:inst12\|inst8  " "Automatically promoted node counter_time:inst2\|out_min:inst12\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "out_min.bdf" "" { Schematic "E:/testofquartus/final/out_min.bdf" { { 416 408 472 464 "inst8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_time:inst2|out_min:inst12|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider:inst0\|clk_1hz  " "Automatically promoted node frequency_divider:inst0\|clk_1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider:inst0\|clk_1hz~0 " "Destination node frequency_divider:inst0\|clk_1hz~0" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_1hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_time:inst2\|out_s:inst\|inst9 " "Destination node counter_time:inst2\|out_s:inst\|inst9" {  } { { "out_s.bdf" "" { Schematic "E:/testofquartus/final/out_s.bdf" { { 416 384 448 464 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_time:inst2|out_s:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Chooser:inst1\|Mux0~0 " "Destination node Chooser:inst1\|Mux0~0" {  } { { "Chooser.v" "" { Text "E:/testofquartus/final/Chooser.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Chooser:inst1|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1514452591398 ""}  } { { "frequency_divider.v" "" { Text "E:/testofquartus/final/frequency_divider.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequency_divider:inst0|clk_1hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/testofquartus/final/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514452591398 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1514452591601 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514452591601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514452591601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514452591617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514452591617 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1514452591617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1514452591617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1514452591617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1514452591648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1514452591648 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1514452591648 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514452591679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1514452592881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514452593115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1514452593115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1514452594350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514452594350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1514452594617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y10 X54_Y20 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20" {  } { { "loc" "" { Generic "E:/testofquartus/final/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20"} 44 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1514452596146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1514452596146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514452598771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1514452598771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1514452598771 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1514452598787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514452598818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514452599162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514452599193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514452599443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514452600054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/testofquartus/final/output_files/final.fit.smsg " "Generated suppressed messages file E:/testofquartus/final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1514452600635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514452600963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 17:16:40 2017 " "Processing ended: Thu Dec 28 17:16:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514452600963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514452600963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514452600963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514452600963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514452601901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514452601901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 17:16:41 2017 " "Processing started: Thu Dec 28 17:16:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514452601901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1514452601901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1514452601901 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1514452603682 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1514452603745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514452604448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 17:16:44 2017 " "Processing ended: Thu Dec 28 17:16:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514452604448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514452604448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514452604448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1514452604448 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1514452605027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1514452605574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514452605574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 17:16:45 2017 " "Processing started: Thu Dec 28 17:16:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514452605574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514452605574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514452605574 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1514452605715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514452605871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514452605918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514452605918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1514452606105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed\[0\] speed\[0\] " "create_clock -period 1.000 -name speed\[0\] speed\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:inst0\|clk_1khz frequency_divider:inst0\|clk_1khz " "create_clock -period 1.000 -name frequency_divider:inst0\|clk_1khz frequency_divider:inst0\|clk_1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:inst0\|clk_1hz frequency_divider:inst0\|clk_1hz " "create_clock -period 1.000 -name frequency_divider:inst0\|clk_1hz frequency_divider:inst0\|clk_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606105 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0  from: datad  to: combout " "Cell: inst1\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~0  from: datac  to: combout " "Cell: inst1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514452606340 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1514452606340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606340 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1514452606340 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1514452606355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514452606402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514452606402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.136 " "Worst-case setup slack is -10.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.136      -318.545 frequency_divider:inst0\|clk_1khz  " "  -10.136      -318.545 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.946      -110.265 frequency_divider:inst0\|clk_1hz  " "   -4.946      -110.265 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928      -535.914 clk_50Mhz  " "   -4.928      -535.914 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078       -60.329 speed\[0\]  " "   -4.078       -60.329 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404       -75.613 start  " "   -3.404       -75.613 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.154 " "Worst-case hold slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154       -83.628 speed\[0\]  " "   -4.154       -83.628 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.553       -69.507 frequency_divider:inst0\|clk_1hz  " "   -3.553       -69.507 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764       -71.921 start  " "   -2.764       -71.921 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -0.093 clk_50Mhz  " "   -0.093        -0.093 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450         0.000 frequency_divider:inst0\|clk_1khz  " "    0.450         0.000 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452606402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452606418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452606418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -199.284 clk_50Mhz  " "   -3.000      -199.284 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.618 start  " "   -3.000       -59.618 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.795 speed\[0\]  " "   -3.000       -40.795 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -89.220 frequency_divider:inst0\|clk_1khz  " "   -1.487       -89.220 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -52.017 frequency_divider:inst0\|clk_1hz  " "   -1.487       -52.017 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452606418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514452606746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1514452606777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1514452607324 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0  from: datad  to: combout " "Cell: inst1\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~0  from: datac  to: combout " "Cell: inst1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607402 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514452607402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514452607418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514452607418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.542 " "Worst-case setup slack is -9.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.542      -299.382 frequency_divider:inst0\|clk_1khz  " "   -9.542      -299.382 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.724      -101.775 frequency_divider:inst0\|clk_1hz  " "   -4.724      -101.775 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568      -490.084 clk_50Mhz  " "   -4.568      -490.084 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868       -55.011 speed\[0\]  " "   -3.868       -55.011 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200       -68.750 start  " "   -3.200       -68.750 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.082 " "Worst-case hold slack is -4.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.082       -83.067 speed\[0\]  " "   -4.082       -83.067 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479       -68.751 frequency_divider:inst0\|clk_1hz  " "   -3.479       -68.751 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.587       -68.221 start  " "   -2.587       -68.221 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073        -0.073 clk_50Mhz  " "   -0.073        -0.073 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 frequency_divider:inst0\|clk_1khz  " "    0.398         0.000 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452607449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452607465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -199.284 clk_50Mhz  " "   -3.000      -199.284 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.391 start  " "   -3.000       -60.391 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.913 speed\[0\]  " "   -3.000       -50.913 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -89.223 frequency_divider:inst0\|clk_1khz  " "   -1.487       -89.223 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.659 frequency_divider:inst0\|clk_1hz  " "   -1.487       -63.659 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514452607699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0  from: datad  to: combout " "Cell: inst1\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux0~0  from: datac  to: combout " "Cell: inst1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514452607808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514452607808 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514452607808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.726 " "Worst-case setup slack is -3.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726      -123.033 frequency_divider:inst0\|clk_1khz  " "   -3.726      -123.033 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236       -37.180 frequency_divider:inst0\|clk_1hz  " "   -2.236       -37.180 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463      -142.374 clk_50Mhz  " "   -1.463      -142.374 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261       -14.469 speed\[0\]  " "   -1.261       -14.469 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841       -14.841 start  " "   -0.841       -14.841 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.746 " "Worst-case hold slack is -1.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746       -34.151 speed\[0\]  " "   -1.746       -34.151 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550       -38.291 start  " "   -1.550       -38.291 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501       -28.516 frequency_divider:inst0\|clk_1hz  " "   -1.501       -28.516 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.376 clk_50Mhz  " "   -0.225        -0.376 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 frequency_divider:inst0\|clk_1khz  " "    0.184         0.000 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452607855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514452607855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -142.672 clk_50Mhz  " "   -3.000      -142.672 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -51.933 start  " "   -3.000       -51.933 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.223 speed\[0\]  " "   -3.000       -40.223 speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -60.000 frequency_divider:inst0\|clk_1khz  " "   -1.000       -60.000 frequency_divider:inst0\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.248 frequency_divider:inst0\|clk_1hz  " "   -1.000       -34.248 frequency_divider:inst0\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514452607871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514452608324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514452608324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514452608465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 17:16:48 2017 " "Processing ended: Thu Dec 28 17:16:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514452608465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514452608465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514452608465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514452608465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514452609465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514452609465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 17:16:49 2017 " "Processing started: Thu Dec 28 17:16:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514452609465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514452609465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514452609465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo E:/testofquartus/final/simulation/modelsim/ simulation " "Generated file final.vo in folder \"E:/testofquartus/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1514452609872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514452609904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 17:16:49 2017 " "Processing ended: Thu Dec 28 17:16:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514452609904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514452609904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514452609904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514452609904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514452610513 ""}
