James Harbin , Leandro Soares Indrusiak, Fine-Grained Link Locking Within Power and Latency Transaction Level Modelling in Wormhole Switching Non-Preemptive Networks On Chip, Proceedings of Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms, January 20-20, 2014, Vienna, Austria
Anthony Barreteau , Sébastien Le Nours , Olivier Pasquier, A state-based modeling approach for efficient performance evaluation of embedded system architectures at transaction level, Journal of Electrical and Computer Engineering, 2012, p.4-4, January 2012
Takieddine Majdoub , Sébastien Le Nours , Olivier Pasquier , Fabienne Nouvel, Performance evaluation of an automotive distributed architecture based on a high speed power line communication protocol using a transaction level modeling approach, Journal of Real-Time Image Processing, v.9 n.1, p.281-295, March 2014
Leandro Soares Indrusiak , James Harbin , Osmar Marchi Dos Santos, Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.4, p.1-22, September 2015
Parisa Razaghi , Andreas Gerstlauer, Host-Compiled Multicore System Simulation for Early Real-Time Performance Evaluation, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, November 2014
Andreas Gerstlauer , Gunar Schirner, Platform modeling for exploration and synthesis, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
