
always @(posedge clk) begin
  if (shift_ena) begin
    q <= {data, q[3:1]};
  end
  else if (count_ena) begin
    q <= q - 1;
  end
end
endmodule