
sensor_blue_pill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002964  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002a70  08002a70  00003a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002abc  08002abc  00004024  2**0
                  CONTENTS
  4 .ARM          00000008  08002abc  08002abc  00003abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ac4  08002ac4  00004024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ac4  08002ac4  00003ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ac8  08002ac8  00003ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08002acc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000024  08002af0  00004024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08002af0  00004118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004024  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062f8  00000000  00000000  0000404d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b62  00000000  00000000  0000a345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0000bea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000579  00000000  00000000  0000c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ce0  00000000  00000000  0000cba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ea7  00000000  00000000  00024881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000830ae  00000000  00000000  0002e728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b17d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b9c  00000000  00000000  000b181c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000b33b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a58 	.word	0x08002a58

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08002a58 	.word	0x08002a58

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <DebounceFSMInit>:
/**
  * @brief  Inicializa las variables de la máuina de estado para la función anti rebote.
  * @param  Puntero a la estructura que contiene las variabes.
  * @retval None
  */
void DebounceFSMInit(debounceData_t * antirrebote_boton_n) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]

	assert_param(antirrebote_boton_n);
	antirrebote_boton_n->estadoActual = BOTON_SIN_CAMBIOS;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2203      	movs	r2, #3
 8000168:	701a      	strb	r2, [r3, #0]
	DelayInit(&antirrebote_boton_n->delay_anti_rebote, TIEMPO_ANTI_REBOTE);
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	3304      	adds	r3, #4
 800016e:	2128      	movs	r1, #40	@ 0x28
 8000170:	4618      	mov	r0, r3
 8000172:	f000 f86b 	bl	800024c <DelayInit>
}
 8000176:	bf00      	nop
 8000178:	3708      	adds	r7, #8
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}
	...

08000180 <DebounceFSMUpdate>:
  * @param  Estado actual - booleano.
  * @retval Devuelvo la información si el botón fue presionado, soltado, sin cambios o si hubo un error.
  * @note	En el enunciado la función no posee parámetros, pero de esta forma independizo totalmente
  * 		el driver del hardware en donde lo implemento.
  */
estadoPulsador_t DebounceFSMUpdate(debounceData_t * antirrebote_boton_n, bool_t estado_pin) {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 8000188:	460b      	mov	r3, r1
 800018a:	70fb      	strb	r3, [r7, #3]

	assert_param(antirrebote_boton_n);
	switch(antirrebote_boton_n->estadoActual) {
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	2b03      	cmp	r3, #3
 8000192:	d849      	bhi.n	8000228 <DebounceFSMUpdate+0xa8>
 8000194:	a201      	add	r2, pc, #4	@ (adr r2, 800019c <DebounceFSMUpdate+0x1c>)
 8000196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800019a:	bf00      	nop
 800019c:	080001ad 	.word	0x080001ad
 80001a0:	080001c1 	.word	0x080001c1
 80001a4:	0800021b 	.word	0x0800021b
 80001a8:	080001f1 	.word	0x080001f1

		case BUTTON_UP:

			if(!estado_pin)
 80001ac:	78fb      	ldrb	r3, [r7, #3]
 80001ae:	f083 0301 	eor.w	r3, r3, #1
 80001b2:	b2db      	uxtb	r3, r3
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d03c      	beq.n	8000232 <DebounceFSMUpdate+0xb2>
				antirrebote_boton_n->estadoActual = BUTTON_FALLING;
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	2201      	movs	r2, #1
 80001bc:	701a      	strb	r2, [r3, #0]
			break;
 80001be:	e038      	b.n	8000232 <DebounceFSMUpdate+0xb2>

		case BUTTON_FALLING:

			if(DelayRead(&antirrebote_boton_n->delay_anti_rebote)) {
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	3304      	adds	r3, #4
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 f858 	bl	800027a <DelayRead>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d032      	beq.n	8000236 <DebounceFSMUpdate+0xb6>

				if(!estado_pin) {
 80001d0:	78fb      	ldrb	r3, [r7, #3]
 80001d2:	f083 0301 	eor.w	r3, r3, #1
 80001d6:	b2db      	uxtb	r3, r3
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d004      	beq.n	80001e6 <DebounceFSMUpdate+0x66>

					antirrebote_boton_n->estadoActual = BUTTON_DOWN;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2202      	movs	r2, #2
 80001e0:	701a      	strb	r2, [r3, #0]
					return PRESIONO_BOTON;
 80001e2:	2301      	movs	r3, #1
 80001e4:	e02d      	b.n	8000242 <DebounceFSMUpdate+0xc2>
				} else {

					antirrebote_boton_n->estadoActual = BUTTON_UP;
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2200      	movs	r2, #0
 80001ea:	701a      	strb	r2, [r3, #0]
					return RUIDO;
 80001ec:	2304      	movs	r3, #4
 80001ee:	e028      	b.n	8000242 <DebounceFSMUpdate+0xc2>
			}
			break;

		case BUTTON_RAISING:

			if(DelayRead(&antirrebote_boton_n->delay_anti_rebote)) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	3304      	adds	r3, #4
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 f840 	bl	800027a <DelayRead>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d01c      	beq.n	800023a <DebounceFSMUpdate+0xba>

				if(estado_pin) {
 8000200:	78fb      	ldrb	r3, [r7, #3]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d004      	beq.n	8000210 <DebounceFSMUpdate+0x90>

					antirrebote_boton_n->estadoActual = BUTTON_UP;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	2200      	movs	r2, #0
 800020a:	701a      	strb	r2, [r3, #0]
					return SUELTO_BOTON;
 800020c:	2302      	movs	r3, #2
 800020e:	e018      	b.n	8000242 <DebounceFSMUpdate+0xc2>
				} else {

					antirrebote_boton_n->estadoActual = BUTTON_DOWN;
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2202      	movs	r2, #2
 8000214:	701a      	strb	r2, [r3, #0]
					return RUIDO;
 8000216:	2304      	movs	r3, #4
 8000218:	e013      	b.n	8000242 <DebounceFSMUpdate+0xc2>
			}
			break;

		case BUTTON_DOWN:

			if(estado_pin)
 800021a:	78fb      	ldrb	r3, [r7, #3]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d00e      	beq.n	800023e <DebounceFSMUpdate+0xbe>
				antirrebote_boton_n->estadoActual = BUTTON_RAISING;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	2203      	movs	r2, #3
 8000224:	701a      	strb	r2, [r3, #0]
			break;
 8000226:	e00a      	b.n	800023e <DebounceFSMUpdate+0xbe>

		default:

			DebounceFSMInit(antirrebote_boton_n);
 8000228:	6878      	ldr	r0, [r7, #4]
 800022a:	f7ff ff97 	bl	800015c <DebounceFSMInit>
			return ERROR_ANTI_REBOTE;
 800022e:	2300      	movs	r3, #0
 8000230:	e007      	b.n	8000242 <DebounceFSMUpdate+0xc2>
			break;
 8000232:	bf00      	nop
 8000234:	e004      	b.n	8000240 <DebounceFSMUpdate+0xc0>
			break;
 8000236:	bf00      	nop
 8000238:	e002      	b.n	8000240 <DebounceFSMUpdate+0xc0>
			break;
 800023a:	bf00      	nop
 800023c:	e000      	b.n	8000240 <DebounceFSMUpdate+0xc0>
			break;
 800023e:	bf00      	nop
	}
	return BOTON_SIN_CAMBIOS;
 8000240:	2303      	movs	r3, #3
}
 8000242:	4618      	mov	r0, r3
 8000244:	3708      	adds	r7, #8
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop

0800024c <DelayInit>:
  * @brief  Inicializa el delay no bloqueante.
  * @param  Puntero a la estructura con las variables.
  * @param  Duración del delay.
  * @retval None
  */
void DelayInit(delayNoBloqueanteData * delay, tick_t duration) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
 8000254:	6039      	str	r1, [r7, #0]

	if(delay == NULL || duration == 0)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d002      	beq.n	8000262 <DelayInit+0x16>
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d101      	bne.n	8000266 <DelayInit+0x1a>
		Error_Handler();
 8000262:	f000 fa35 	bl	80006d0 <Error_Handler>
	delay->duration = duration;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	683a      	ldr	r2, [r7, #0]
 800026a:	605a      	str	r2, [r3, #4]
	delay->running = false;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2200      	movs	r2, #0
 8000270:	721a      	strb	r2, [r3, #8]
	return;
 8000272:	bf00      	nop
}
 8000274:	3708      	adds	r7, #8
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}

0800027a <DelayRead>:
/**
  * @brief  Obtengo el estado del delay.
  * @param  Puntero a la estructura con las variables.
  * @retval Estado del delay (contando / tiempo cumplido).
  */
bool_t DelayRead(delayNoBloqueanteData * delay) {
 800027a:	b580      	push	{r7, lr}
 800027c:	b082      	sub	sp, #8
 800027e:	af00      	add	r7, sp, #0
 8000280:	6078      	str	r0, [r7, #4]

	if(delay == NULL)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d101      	bne.n	800028c <DelayRead+0x12>
		Error_Handler();
 8000288:	f000 fa22 	bl	80006d0 <Error_Handler>

	if(DelayIsRunning(delay) == false) {
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f000 f833 	bl	80002f8 <DelayIsRunning>
 8000292:	4603      	mov	r3, r0
 8000294:	f083 0301 	eor.w	r3, r3, #1
 8000298:	b2db      	uxtb	r3, r3
 800029a:	2b00      	cmp	r3, #0
 800029c:	d008      	beq.n	80002b0 <DelayRead+0x36>

		delay->startTime = HAL_GetTick();
 800029e:	f000 fb59 	bl	8000954 <HAL_GetTick>
 80002a2:	4602      	mov	r2, r0
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2201      	movs	r2, #1
 80002ac:	721a      	strb	r2, [r3, #8]
 80002ae:	e00e      	b.n	80002ce <DelayRead+0x54>
	} else {

		if((HAL_GetTick() - delay->startTime) >= delay->duration) {
 80002b0:	f000 fb50 	bl	8000954 <HAL_GetTick>
 80002b4:	4602      	mov	r2, r0
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	1ad2      	subs	r2, r2, r3
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d304      	bcc.n	80002ce <DelayRead+0x54>

			delay->running = false;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2200      	movs	r2, #0
 80002c8:	721a      	strb	r2, [r3, #8]
			return true;
 80002ca:	2301      	movs	r3, #1
 80002cc:	e000      	b.n	80002d0 <DelayRead+0x56>
		}
	}
	return false;
 80002ce:	2300      	movs	r3, #0
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <DelayReset>:
/**
  * @brief  Reseteo la cuenta del tiempo.
  * @param  Puntero a la estructura con las variables.
  * @retval None
  */
void DelayReset( delayNoBloqueanteData * delay) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]

	delay->startTime = HAL_GetTick();
 80002e0:	f000 fb38 	bl	8000954 <HAL_GetTick>
 80002e4:	4602      	mov	r2, r0
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	601a      	str	r2, [r3, #0]
	delay->running = true;
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2201      	movs	r2, #1
 80002ee:	721a      	strb	r2, [r3, #8]
	return;
 80002f0:	bf00      	nop
}
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <DelayIsRunning>:
  * @retval Estado del delay (contando / tiempo cumplido).
  * @note	En el trabajo práctico la define como función pública, pero para mejorar
  * 		el encapsulamiento la defino como privada ya que solo se utiliza en el
  * 		ámbito de este archivo.
  */
static bool_t DelayIsRunning(delayNoBloqueanteData * delay) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]

	if(delay == NULL)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d101      	bne.n	800030a <DelayIsRunning+0x12>
		Error_Handler();
 8000306:	f000 f9e3 	bl	80006d0 <Error_Handler>
	return delay->running;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	7a1b      	ldrb	r3, [r3, #8]
}
 800030e:	4618      	mov	r0, r3
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
	...

08000318 <set_led>:
static info_leds_t led[3] = {{.puerto = LED_VERDE_GPIO_Port, .pin = LED_VERDE_Pin},
							 {.puerto = LED_AMARILLO_GPIO_Port, .pin = LED_AMARILLO_Pin},
							 {.puerto = LED_ROJO_GPIO_Port, .pin = LED_ROJO_Pin}};


void set_led(color_leds color, estado_leds_t estado) {
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	460a      	mov	r2, r1
 8000322:	71fb      	strb	r3, [r7, #7]
 8000324:	4613      	mov	r3, r2
 8000326:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(led[color].puerto, led[color].pin, estado);
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	4a08      	ldr	r2, [pc, #32]	@ (800034c <set_led+0x34>)
 800032c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000330:	79fb      	ldrb	r3, [r7, #7]
 8000332:	4a06      	ldr	r2, [pc, #24]	@ (800034c <set_led+0x34>)
 8000334:	00db      	lsls	r3, r3, #3
 8000336:	4413      	add	r3, r2
 8000338:	889b      	ldrh	r3, [r3, #4]
 800033a:	79ba      	ldrb	r2, [r7, #6]
 800033c:	4619      	mov	r1, r3
 800033e:	f000 fdb6 	bl	8000eae <HAL_GPIO_WritePin>
}
 8000342:	bf00      	nop
 8000344:	3708      	adds	r7, #8
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	20000000 	.word	0x20000000

08000350 <toggle_led>:

void toggle_led(color_leds color) {
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	4603      	mov	r3, r0
 8000358:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_TogglePin(led[color].puerto, led[color].pin);
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	4a07      	ldr	r2, [pc, #28]	@ (800037c <toggle_led+0x2c>)
 800035e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	4905      	ldr	r1, [pc, #20]	@ (800037c <toggle_led+0x2c>)
 8000366:	00db      	lsls	r3, r3, #3
 8000368:	440b      	add	r3, r1
 800036a:	889b      	ldrh	r3, [r3, #4]
 800036c:	4619      	mov	r1, r3
 800036e:	4610      	mov	r0, r2
 8000370:	f000 fdb5 	bl	8000ede <HAL_GPIO_TogglePin>
}
 8000374:	bf00      	nop
 8000376:	3708      	adds	r7, #8
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}
 800037c:	20000000 	.word	0x20000000

08000380 <bucle>:


/* Prototipo de funciones privadas -------------------------------------------*/
static void CheckBoton(void);

void bucle(void) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b08e      	sub	sp, #56	@ 0x38
 8000384:	af00      	add	r7, sp, #0

	DebounceFSMInit(&boton1);
 8000386:	4822      	ldr	r0, [pc, #136]	@ (8000410 <bucle+0x90>)
 8000388:	f7ff fee8 	bl	800015c <DebounceFSMInit>
	set_led(VERDE, LED_APAGADO);
 800038c:	2101      	movs	r1, #1
 800038e:	2000      	movs	r0, #0
 8000390:	f7ff ffc2 	bl	8000318 <set_led>
	set_led(AMARILLO, LED_APAGADO);
 8000394:	2101      	movs	r1, #1
 8000396:	2001      	movs	r0, #1
 8000398:	f7ff ffbe 	bl	8000318 <set_led>
	set_led(ROJO, LED_APAGADO);
 800039c:	2101      	movs	r1, #1
 800039e:	2002      	movs	r0, #2
 80003a0:	f7ff ffba 	bl	8000318 <set_led>

	if(MRF24J40Init() != INICIALIZACION_OK)
 80003a4:	f002 f8e6 	bl	8002574 <MRF24J40Init>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <bucle+0x32>
		Error_Handler();
 80003ae:	f000 f98f 	bl	80006d0 <Error_Handler>
	MRF24SetDireccionDestino(LOW_END_ADDR);
 80003b2:	f241 1012 	movw	r0, #4370	@ 0x1112
 80003b6:	f002 f91b 	bl	80025f0 <MRF24SetDireccionDestino>
	MRF24SetPANIDDestino(MRF24GetMiPANID());
 80003ba:	f002 fa5f 	bl	800287c <MRF24GetMiPANID>
 80003be:	4603      	mov	r3, r0
 80003c0:	4618      	mov	r0, r3
 80003c2:	f002 f92d 	bl	8002620 <MRF24SetPANIDDestino>
	//MRF24SetDireccionDestino(BROADCAST);
	//MRF24SetPANIDDestino(0x1234);

	while(1) {

		CheckBoton();
 80003c6:	f000 f825 	bl	8000414 <CheckBoton>

		if(MRF24IsNewMsg() == MSG_PRESENTE) {
 80003ca:	f002 f9f5 	bl	80027b8 <MRF24IsNewMsg>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b02      	cmp	r3, #2
 80003d2:	d117      	bne.n	8000404 <bucle+0x84>

			MRF24ReciboPaquete();
 80003d4:	f002 fa08 	bl	80027e8 <MRF24ReciboPaquete>

			unsigned char msg[50] = {0};
 80003d8:	2300      	movs	r3, #0
 80003da:	607b      	str	r3, [r7, #4]
 80003dc:	f107 0308 	add.w	r3, r7, #8
 80003e0:	222e      	movs	r2, #46	@ 0x2e
 80003e2:	2100      	movs	r1, #0
 80003e4:	4618      	mov	r0, r3
 80003e6:	f002 faef 	bl	80029c8 <memset>
			strcpy((char*)msg, (const char*)MRF24GetMensajeEntrada());
 80003ea:	f002 fa3d 	bl	8002868 <MRF24GetMensajeEntrada>
 80003ee:	4602      	mov	r2, r0
 80003f0:	1d3b      	adds	r3, r7, #4
 80003f2:	4611      	mov	r1, r2
 80003f4:	4618      	mov	r0, r3
 80003f6:	f002 fb27 	bl	8002a48 <strcpy>

			set_led(VERDE, LED_PRENDIDO);
 80003fa:	2100      	movs	r1, #0
 80003fc:	2000      	movs	r0, #0
 80003fe:	f7ff ff8b 	bl	8000318 <set_led>
 8000402:	e7e0      	b.n	80003c6 <bucle+0x46>
		} else {

			set_led(VERDE, LED_APAGADO);
 8000404:	2101      	movs	r1, #1
 8000406:	2000      	movs	r0, #0
 8000408:	f7ff ff86 	bl	8000318 <set_led>
		CheckBoton();
 800040c:	e7db      	b.n	80003c6 <bucle+0x46>
 800040e:	bf00      	nop
 8000410:	20000040 	.word	0x20000040

08000414 <CheckBoton>:

/**
  * @brief  Manejo de las pulsaciones del botón
  * @retval
  */
static void CheckBoton(void){
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0

	switch(DebounceFSMUpdate(&boton1, HAL_GPIO_ReadPin(PULSADOR_GPIO_Port, PULSADOR_Pin))) {
 8000418:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800041c:	4819      	ldr	r0, [pc, #100]	@ (8000484 <CheckBoton+0x70>)
 800041e:	f000 fd2f 	bl	8000e80 <HAL_GPIO_ReadPin>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	bf14      	ite	ne
 8000428:	2301      	movne	r3, #1
 800042a:	2300      	moveq	r3, #0
 800042c:	b2db      	uxtb	r3, r3
 800042e:	4619      	mov	r1, r3
 8000430:	4815      	ldr	r0, [pc, #84]	@ (8000488 <CheckBoton+0x74>)
 8000432:	f7ff fea5 	bl	8000180 <DebounceFSMUpdate>
 8000436:	4603      	mov	r3, r0
 8000438:	2b04      	cmp	r3, #4
 800043a:	d820      	bhi.n	800047e <CheckBoton+0x6a>
 800043c:	a201      	add	r2, pc, #4	@ (adr r2, 8000444 <CheckBoton+0x30>)
 800043e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000442:	bf00      	nop
 8000444:	0800047d 	.word	0x0800047d
 8000448:	08000459 	.word	0x08000459
 800044c:	0800046b 	.word	0x0800046b
 8000450:	0800047d 	.word	0x0800047d
 8000454:	0800047d 	.word	0x0800047d

		case PRESIONO_BOTON:

			toggle_led(AMARILLO);
 8000458:	2001      	movs	r0, #1
 800045a:	f7ff ff79 	bl	8000350 <toggle_led>
			MRF24SetMensajeSalida("CMD:ALA");
 800045e:	480b      	ldr	r0, [pc, #44]	@ (800048c <CheckBoton+0x78>)
 8000460:	f002 f8a4 	bl	80025ac <MRF24SetMensajeSalida>
			MRF24TransmitirDato();
 8000464:	f002 f8f4 	bl	8002650 <MRF24TransmitirDato>
			break;
 8000468:	e009      	b.n	800047e <CheckBoton+0x6a>

		case SUELTO_BOTON:

			toggle_led(ROJO);
 800046a:	2002      	movs	r0, #2
 800046c:	f7ff ff70 	bl	8000350 <toggle_led>
			MRF24SetMensajeSalida("CMD:PLA");
 8000470:	4807      	ldr	r0, [pc, #28]	@ (8000490 <CheckBoton+0x7c>)
 8000472:	f002 f89b 	bl	80025ac <MRF24SetMensajeSalida>
			MRF24TransmitirDato();
 8000476:	f002 f8eb 	bl	8002650 <MRF24TransmitirDato>
			break;
 800047a:	e000      	b.n	800047e <CheckBoton+0x6a>

			break;

		case ERROR_ANTI_REBOTE:

			break;
 800047c:	bf00      	nop
			break;

		default:

	}
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40010c00 	.word	0x40010c00
 8000488:	20000040 	.word	0x20000040
 800048c:	08002a70 	.word	0x08002a70
 8000490:	08002a78 	.word	0x08002a78

08000494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000498:	f000 fa04 	bl	80008a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800049c:	f000 f808 	bl	80004b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a0:	f000 f876 	bl	8000590 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004a4:	f000 f83e 	bl	8000524 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  bucle();
 80004a8:	f7ff ff6a 	bl	8000380 <bucle>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <main+0x18>

080004b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b090      	sub	sp, #64	@ 0x40
 80004b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b6:	f107 0318 	add.w	r3, r7, #24
 80004ba:	2228      	movs	r2, #40	@ 0x28
 80004bc:	2100      	movs	r1, #0
 80004be:	4618      	mov	r0, r3
 80004c0:	f002 fa82 	bl	80029c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c4:	1d3b      	adds	r3, r7, #4
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	605a      	str	r2, [r3, #4]
 80004cc:	609a      	str	r2, [r3, #8]
 80004ce:	60da      	str	r2, [r3, #12]
 80004d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004d2:	2301      	movs	r3, #1
 80004d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004dc:	2300      	movs	r3, #0
 80004de:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004e0:	f107 0318 	add.w	r3, r7, #24
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 fd13 	bl	8000f10 <HAL_RCC_OscConfig>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <SystemClock_Config+0x44>
  {
    Error_Handler();
 80004f0:	f000 f8ee 	bl	80006d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004f4:	230f      	movs	r3, #15
 80004f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80004f8:	2301      	movs	r3, #1
 80004fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000500:	2300      	movs	r3, #0
 8000502:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000504:	2300      	movs	r3, #0
 8000506:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2100      	movs	r1, #0
 800050c:	4618      	mov	r0, r3
 800050e:	f000 ff81 	bl	8001414 <HAL_RCC_ClockConfig>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000518:	f000 f8da 	bl	80006d0 <Error_Handler>
  }
}
 800051c:	bf00      	nop
 800051e:	3740      	adds	r7, #64	@ 0x40
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}

08000524 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000528:	4b17      	ldr	r3, [pc, #92]	@ (8000588 <MX_SPI1_Init+0x64>)
 800052a:	4a18      	ldr	r2, [pc, #96]	@ (800058c <MX_SPI1_Init+0x68>)
 800052c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800052e:	4b16      	ldr	r3, [pc, #88]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000530:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000534:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000536:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800053c:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <MX_SPI1_Init+0x64>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000542:	4b11      	ldr	r3, [pc, #68]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000544:	2200      	movs	r2, #0
 8000546:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000548:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <MX_SPI1_Init+0x64>)
 800054a:	2200      	movs	r2, #0
 800054c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800054e:	4b0e      	ldr	r3, [pc, #56]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000550:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000554:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000556:	4b0c      	ldr	r3, [pc, #48]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000558:	2220      	movs	r2, #32
 800055a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800055c:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <MX_SPI1_Init+0x64>)
 800055e:	2200      	movs	r2, #0
 8000560:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000562:	4b09      	ldr	r3, [pc, #36]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000564:	2200      	movs	r2, #0
 8000566:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000568:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <MX_SPI1_Init+0x64>)
 800056a:	2200      	movs	r2, #0
 800056c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800056e:	4b06      	ldr	r3, [pc, #24]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000570:	220a      	movs	r2, #10
 8000572:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000574:	4804      	ldr	r0, [pc, #16]	@ (8000588 <MX_SPI1_Init+0x64>)
 8000576:	f001 f8a9 	bl	80016cc <HAL_SPI_Init>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000580:	f000 f8a6 	bl	80006d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000050 	.word	0x20000050
 800058c:	40013000 	.word	0x40013000

08000590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b088      	sub	sp, #32
 8000594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000596:	f107 0310 	add.w	r3, r7, #16
 800059a:	2200      	movs	r2, #0
 800059c:	601a      	str	r2, [r3, #0]
 800059e:	605a      	str	r2, [r3, #4]
 80005a0:	609a      	str	r2, [r3, #8]
 80005a2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a4:	4b46      	ldr	r3, [pc, #280]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005a6:	699b      	ldr	r3, [r3, #24]
 80005a8:	4a45      	ldr	r2, [pc, #276]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005aa:	f043 0310 	orr.w	r3, r3, #16
 80005ae:	6193      	str	r3, [r2, #24]
 80005b0:	4b43      	ldr	r3, [pc, #268]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005b2:	699b      	ldr	r3, [r3, #24]
 80005b4:	f003 0310 	and.w	r3, r3, #16
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005bc:	4b40      	ldr	r3, [pc, #256]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005be:	699b      	ldr	r3, [r3, #24]
 80005c0:	4a3f      	ldr	r2, [pc, #252]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005c2:	f043 0320 	orr.w	r3, r3, #32
 80005c6:	6193      	str	r3, [r2, #24]
 80005c8:	4b3d      	ldr	r3, [pc, #244]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005ca:	699b      	ldr	r3, [r3, #24]
 80005cc:	f003 0320 	and.w	r3, r3, #32
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d4:	4b3a      	ldr	r3, [pc, #232]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005d6:	699b      	ldr	r3, [r3, #24]
 80005d8:	4a39      	ldr	r2, [pc, #228]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005da:	f043 0304 	orr.w	r3, r3, #4
 80005de:	6193      	str	r3, [r2, #24]
 80005e0:	4b37      	ldr	r3, [pc, #220]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005e2:	699b      	ldr	r3, [r3, #24]
 80005e4:	f003 0304 	and.w	r3, r3, #4
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ec:	4b34      	ldr	r3, [pc, #208]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4a33      	ldr	r2, [pc, #204]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005f2:	f043 0308 	orr.w	r3, r3, #8
 80005f6:	6193      	str	r3, [r2, #24]
 80005f8:	4b31      	ldr	r3, [pc, #196]	@ (80006c0 <MX_GPIO_Init+0x130>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	f003 0308 	and.w	r3, r3, #8
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800060a:	482e      	ldr	r0, [pc, #184]	@ (80006c4 <MX_GPIO_Init+0x134>)
 800060c:	f000 fc4f 	bl	8000eae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin, GPIO_PIN_RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000616:	482c      	ldr	r0, [pc, #176]	@ (80006c8 <MX_GPIO_Init+0x138>)
 8000618:	f000 fc49 	bl	8000eae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MRF24_CS_Pin|MRF24_RESET_Pin|MRF24_WAKE_Pin, GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8000622:	482a      	ldr	r0, [pc, #168]	@ (80006cc <MX_GPIO_Init+0x13c>)
 8000624:	f000 fc43 	bl	8000eae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_BOARD_Pin;
 8000628:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800062c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062e:	2301      	movs	r3, #1
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000636:	2302      	movs	r3, #2
 8000638:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BOARD_GPIO_Port, &GPIO_InitStruct);
 800063a:	f107 0310 	add.w	r3, r7, #16
 800063e:	4619      	mov	r1, r3
 8000640:	4820      	ldr	r0, [pc, #128]	@ (80006c4 <MX_GPIO_Init+0x134>)
 8000642:	f000 fa99 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_VERDE_Pin LED_AMARILLO_Pin LED_ROJO_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin;
 8000646:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800064a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064c:	2301      	movs	r3, #1
 800064e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000654:	2302      	movs	r3, #2
 8000656:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	4619      	mov	r1, r3
 800065e:	481a      	ldr	r0, [pc, #104]	@ (80006c8 <MX_GPIO_Init+0x138>)
 8000660:	f000 fa8a 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PULSADOR_Pin PULSADORB9_Pin */
  GPIO_InitStruct.Pin = PULSADOR_Pin|PULSADORB9_Pin;
 8000664:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 8000668:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800066e:	2302      	movs	r3, #2
 8000670:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	f107 0310 	add.w	r3, r7, #16
 8000676:	4619      	mov	r1, r3
 8000678:	4813      	ldr	r0, [pc, #76]	@ (80006c8 <MX_GPIO_Init+0x138>)
 800067a:	f000 fa7d 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : MRF24_CS_Pin MRF24_RESET_Pin MRF24_WAKE_Pin */
  GPIO_InitStruct.Pin = MRF24_CS_Pin|MRF24_RESET_Pin|MRF24_WAKE_Pin;
 800067e:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 8000682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	480d      	ldr	r0, [pc, #52]	@ (80006cc <MX_GPIO_Init+0x13c>)
 8000698:	f000 fa6e 	bl	8000b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MRF24_INTERRUP_Pin */
  GPIO_InitStruct.Pin = MRF24_INTERRUP_Pin;
 800069c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a2:	2300      	movs	r3, #0
 80006a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MRF24_INTERRUP_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0310 	add.w	r3, r7, #16
 80006ae:	4619      	mov	r1, r3
 80006b0:	4806      	ldr	r0, [pc, #24]	@ (80006cc <MX_GPIO_Init+0x13c>)
 80006b2:	f000 fa61 	bl	8000b78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006b6:	bf00      	nop
 80006b8:	3720      	adds	r7, #32
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000
 80006c4:	40011000 	.word	0x40011000
 80006c8:	40010c00 	.word	0x40010c00
 80006cc:	40010800 	.word	0x40010800

080006d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d4:	b672      	cpsid	i
}
 80006d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006de:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <Error_Handler+0x24>)
 80006e0:	f000 fbe5 	bl	8000eae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ROJO_GPIO_Port, LED_ROJO_Pin, GPIO_PIN_RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006ea:	4803      	ldr	r0, [pc, #12]	@ (80006f8 <Error_Handler+0x28>)
 80006ec:	f000 fbdf 	bl	8000eae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 80006f0:	bf00      	nop
 80006f2:	e7f1      	b.n	80006d8 <Error_Handler+0x8>
 80006f4:	40011000 	.word	0x40011000
 80006f8:	40010c00 	.word	0x40010c00

080006fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <HAL_MspInit+0x5c>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	4a14      	ldr	r2, [pc, #80]	@ (8000758 <HAL_MspInit+0x5c>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6193      	str	r3, [r2, #24]
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <HAL_MspInit+0x5c>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <HAL_MspInit+0x5c>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	4a0e      	ldr	r2, [pc, #56]	@ (8000758 <HAL_MspInit+0x5c>)
 8000720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000724:	61d3      	str	r3, [r2, #28]
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <HAL_MspInit+0x5c>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000732:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <HAL_MspInit+0x60>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	4a04      	ldr	r2, [pc, #16]	@ (800075c <HAL_MspInit+0x60>)
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	40021000 	.word	0x40021000
 800075c:	40010000 	.word	0x40010000

08000760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a1b      	ldr	r2, [pc, #108]	@ (80007e8 <HAL_SPI_MspInit+0x88>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d12f      	bne.n	80007e0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000780:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	4a19      	ldr	r2, [pc, #100]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 8000786:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000798:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 800079e:	f043 0304 	orr.w	r3, r3, #4
 80007a2:	6193      	str	r3, [r2, #24]
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_SPI_MspInit+0x8c>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f003 0304 	and.w	r3, r3, #4
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007b0:	23a0      	movs	r3, #160	@ 0xa0
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b4:	2302      	movs	r3, #2
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80007b8:	2301      	movs	r3, #1
 80007ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	480b      	ldr	r0, [pc, #44]	@ (80007f0 <HAL_SPI_MspInit+0x90>)
 80007c4:	f000 f9d8 	bl	8000b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007c8:	2340      	movs	r3, #64	@ 0x40
 80007ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	4619      	mov	r1, r3
 80007da:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <HAL_SPI_MspInit+0x90>)
 80007dc:	f000 f9cc 	bl	8000b78 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80007e0:	bf00      	nop
 80007e2:	3720      	adds	r7, #32
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40013000 	.word	0x40013000
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40010800 	.word	0x40010800

080007f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <NMI_Handler+0x4>

080007fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <HardFault_Handler+0x4>

08000804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <MemManage_Handler+0x4>

0800080c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <BusFault_Handler+0x4>

08000814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <UsageFault_Handler+0x4>

0800081c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr

08000828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr

08000840 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000844:	f000 f874 	bl	8000930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}

0800084c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000858:	f7ff fff8 	bl	800084c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800085c:	480b      	ldr	r0, [pc, #44]	@ (800088c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800085e:	490c      	ldr	r1, [pc, #48]	@ (8000890 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000860:	4a0c      	ldr	r2, [pc, #48]	@ (8000894 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000864:	e002      	b.n	800086c <LoopCopyDataInit>

08000866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086a:	3304      	adds	r3, #4

0800086c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800086c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800086e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000870:	d3f9      	bcc.n	8000866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000872:	4a09      	ldr	r2, [pc, #36]	@ (8000898 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000874:	4c09      	ldr	r4, [pc, #36]	@ (800089c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000878:	e001      	b.n	800087e <LoopFillZerobss>

0800087a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800087c:	3204      	adds	r2, #4

0800087e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800087e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000880:	d3fb      	bcc.n	800087a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000882:	f002 f8bd 	bl	8002a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000886:	f7ff fe05 	bl	8000494 <main>
  bx lr
 800088a:	4770      	bx	lr
  ldr r0, =_sdata
 800088c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000890:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000894:	08002acc 	.word	0x08002acc
  ldr r2, =_sbss
 8000898:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800089c:	20000118 	.word	0x20000118

080008a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008a0:	e7fe      	b.n	80008a0 <ADC1_2_IRQHandler>
	...

080008a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008a8:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <HAL_Init+0x28>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a07      	ldr	r2, [pc, #28]	@ (80008cc <HAL_Init+0x28>)
 80008ae:	f043 0310 	orr.w	r3, r3, #16
 80008b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008b4:	2003      	movs	r0, #3
 80008b6:	f000 f92b 	bl	8000b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ba:	200f      	movs	r0, #15
 80008bc:	f000 f808 	bl	80008d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008c0:	f7ff ff1c 	bl	80006fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008c4:	2300      	movs	r3, #0
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40022000 	.word	0x40022000

080008d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <HAL_InitTick+0x54>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <HAL_InitTick+0x58>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4619      	mov	r1, r3
 80008e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f935 	bl	8000b5e <HAL_SYSTICK_Config>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e00e      	b.n	800091c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2b0f      	cmp	r3, #15
 8000902:	d80a      	bhi.n	800091a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000904:	2200      	movs	r2, #0
 8000906:	6879      	ldr	r1, [r7, #4]
 8000908:	f04f 30ff 	mov.w	r0, #4294967295
 800090c:	f000 f90b 	bl	8000b26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000910:	4a06      	ldr	r2, [pc, #24]	@ (800092c <HAL_InitTick+0x5c>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000916:	2300      	movs	r3, #0
 8000918:	e000      	b.n	800091c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
}
 800091c:	4618      	mov	r0, r3
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000018 	.word	0x20000018
 8000928:	20000020 	.word	0x20000020
 800092c:	2000001c 	.word	0x2000001c

08000930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <HAL_IncTick+0x1c>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	461a      	mov	r2, r3
 800093a:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <HAL_IncTick+0x20>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4413      	add	r3, r2
 8000940:	4a03      	ldr	r2, [pc, #12]	@ (8000950 <HAL_IncTick+0x20>)
 8000942:	6013      	str	r3, [r2, #0]
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr
 800094c:	20000020 	.word	0x20000020
 8000950:	200000a8 	.word	0x200000a8

08000954 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  return uwTick;
 8000958:	4b02      	ldr	r3, [pc, #8]	@ (8000964 <HAL_GetTick+0x10>)
 800095a:	681b      	ldr	r3, [r3, #0]
}
 800095c:	4618      	mov	r0, r3
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr
 8000964:	200000a8 	.word	0x200000a8

08000968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000970:	f7ff fff0 	bl	8000954 <HAL_GetTick>
 8000974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000980:	d005      	beq.n	800098e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <HAL_Delay+0x44>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800098e:	bf00      	nop
 8000990:	f7ff ffe0 	bl	8000954 <HAL_GetTick>
 8000994:	4602      	mov	r2, r0
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	429a      	cmp	r2, r3
 800099e:	d8f7      	bhi.n	8000990 <HAL_Delay+0x28>
  {
  }
}
 80009a0:	bf00      	nop
 80009a2:	bf00      	nop
 80009a4:	3710      	adds	r7, #16
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000020 	.word	0x20000020

080009b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <__NVIC_SetPriorityGrouping+0x44>)
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c6:	68ba      	ldr	r2, [r7, #8]
 80009c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009cc:	4013      	ands	r3, r2
 80009ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009e2:	4a04      	ldr	r2, [pc, #16]	@ (80009f4 <__NVIC_SetPriorityGrouping+0x44>)
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	60d3      	str	r3, [r2, #12]
}
 80009e8:	bf00      	nop
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009fc:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <__NVIC_GetPriorityGrouping+0x18>)
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	0a1b      	lsrs	r3, r3, #8
 8000a02:	f003 0307 	and.w	r3, r3, #7
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	6039      	str	r1, [r7, #0]
 8000a1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	db0a      	blt.n	8000a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	490c      	ldr	r1, [pc, #48]	@ (8000a60 <__NVIC_SetPriority+0x4c>)
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	0112      	lsls	r2, r2, #4
 8000a34:	b2d2      	uxtb	r2, r2
 8000a36:	440b      	add	r3, r1
 8000a38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a3c:	e00a      	b.n	8000a54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4908      	ldr	r1, [pc, #32]	@ (8000a64 <__NVIC_SetPriority+0x50>)
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	f003 030f 	and.w	r3, r3, #15
 8000a4a:	3b04      	subs	r3, #4
 8000a4c:	0112      	lsls	r2, r2, #4
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	440b      	add	r3, r1
 8000a52:	761a      	strb	r2, [r3, #24]
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bc80      	pop	{r7}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000e100 	.word	0xe000e100
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b089      	sub	sp, #36	@ 0x24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
 8000a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f003 0307 	and.w	r3, r3, #7
 8000a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	f1c3 0307 	rsb	r3, r3, #7
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	bf28      	it	cs
 8000a86:	2304      	movcs	r3, #4
 8000a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	2b06      	cmp	r3, #6
 8000a90:	d902      	bls.n	8000a98 <NVIC_EncodePriority+0x30>
 8000a92:	69fb      	ldr	r3, [r7, #28]
 8000a94:	3b03      	subs	r3, #3
 8000a96:	e000      	b.n	8000a9a <NVIC_EncodePriority+0x32>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	43da      	mvns	r2, r3
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	401a      	ands	r2, r3
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aba:	43d9      	mvns	r1, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac0:	4313      	orrs	r3, r2
         );
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3724      	adds	r7, #36	@ 0x24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000adc:	d301      	bcc.n	8000ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00f      	b.n	8000b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <SysTick_Config+0x40>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aea:	210f      	movs	r1, #15
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	f7ff ff90 	bl	8000a14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af4:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <SysTick_Config+0x40>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000afa:	4b04      	ldr	r3, [pc, #16]	@ (8000b0c <SysTick_Config+0x40>)
 8000afc:	2207      	movs	r2, #7
 8000afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	e000e010 	.word	0xe000e010

08000b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff49 	bl	80009b0 <__NVIC_SetPriorityGrouping>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b38:	f7ff ff5e 	bl	80009f8 <__NVIC_GetPriorityGrouping>
 8000b3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	6978      	ldr	r0, [r7, #20]
 8000b44:	f7ff ff90 	bl	8000a68 <NVIC_EncodePriority>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff5f 	bl	8000a14 <__NVIC_SetPriority>
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ffb0 	bl	8000acc <SysTick_Config>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b08b      	sub	sp, #44	@ 0x2c
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b8a:	e169      	b.n	8000e60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	fa02 f303 	lsl.w	r3, r2, r3
 8000b94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	69fa      	ldr	r2, [r7, #28]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	69fb      	ldr	r3, [r7, #28]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f040 8158 	bne.w	8000e5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	4a9a      	ldr	r2, [pc, #616]	@ (8000e18 <HAL_GPIO_Init+0x2a0>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d05e      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bb4:	4a98      	ldr	r2, [pc, #608]	@ (8000e18 <HAL_GPIO_Init+0x2a0>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d875      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bba:	4a98      	ldr	r2, [pc, #608]	@ (8000e1c <HAL_GPIO_Init+0x2a4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d058      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bc0:	4a96      	ldr	r2, [pc, #600]	@ (8000e1c <HAL_GPIO_Init+0x2a4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d86f      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bc6:	4a96      	ldr	r2, [pc, #600]	@ (8000e20 <HAL_GPIO_Init+0x2a8>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d052      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bcc:	4a94      	ldr	r2, [pc, #592]	@ (8000e20 <HAL_GPIO_Init+0x2a8>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d869      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bd2:	4a94      	ldr	r2, [pc, #592]	@ (8000e24 <HAL_GPIO_Init+0x2ac>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d04c      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000bd8:	4a92      	ldr	r2, [pc, #584]	@ (8000e24 <HAL_GPIO_Init+0x2ac>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d863      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bde:	4a92      	ldr	r2, [pc, #584]	@ (8000e28 <HAL_GPIO_Init+0x2b0>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d046      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
 8000be4:	4a90      	ldr	r2, [pc, #576]	@ (8000e28 <HAL_GPIO_Init+0x2b0>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d85d      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bea:	2b12      	cmp	r3, #18
 8000bec:	d82a      	bhi.n	8000c44 <HAL_GPIO_Init+0xcc>
 8000bee:	2b12      	cmp	r3, #18
 8000bf0:	d859      	bhi.n	8000ca6 <HAL_GPIO_Init+0x12e>
 8000bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8000bf8 <HAL_GPIO_Init+0x80>)
 8000bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf8:	08000c73 	.word	0x08000c73
 8000bfc:	08000c4d 	.word	0x08000c4d
 8000c00:	08000c5f 	.word	0x08000c5f
 8000c04:	08000ca1 	.word	0x08000ca1
 8000c08:	08000ca7 	.word	0x08000ca7
 8000c0c:	08000ca7 	.word	0x08000ca7
 8000c10:	08000ca7 	.word	0x08000ca7
 8000c14:	08000ca7 	.word	0x08000ca7
 8000c18:	08000ca7 	.word	0x08000ca7
 8000c1c:	08000ca7 	.word	0x08000ca7
 8000c20:	08000ca7 	.word	0x08000ca7
 8000c24:	08000ca7 	.word	0x08000ca7
 8000c28:	08000ca7 	.word	0x08000ca7
 8000c2c:	08000ca7 	.word	0x08000ca7
 8000c30:	08000ca7 	.word	0x08000ca7
 8000c34:	08000ca7 	.word	0x08000ca7
 8000c38:	08000ca7 	.word	0x08000ca7
 8000c3c:	08000c55 	.word	0x08000c55
 8000c40:	08000c69 	.word	0x08000c69
 8000c44:	4a79      	ldr	r2, [pc, #484]	@ (8000e2c <HAL_GPIO_Init+0x2b4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d013      	beq.n	8000c72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c4a:	e02c      	b.n	8000ca6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	623b      	str	r3, [r7, #32]
          break;
 8000c52:	e029      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	623b      	str	r3, [r7, #32]
          break;
 8000c5c:	e024      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	3308      	adds	r3, #8
 8000c64:	623b      	str	r3, [r7, #32]
          break;
 8000c66:	e01f      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	330c      	adds	r3, #12
 8000c6e:	623b      	str	r3, [r7, #32]
          break;
 8000c70:	e01a      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c7a:	2304      	movs	r3, #4
 8000c7c:	623b      	str	r3, [r7, #32]
          break;
 8000c7e:	e013      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d105      	bne.n	8000c94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	611a      	str	r2, [r3, #16]
          break;
 8000c92:	e009      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c94:	2308      	movs	r3, #8
 8000c96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	69fa      	ldr	r2, [r7, #28]
 8000c9c:	615a      	str	r2, [r3, #20]
          break;
 8000c9e:	e003      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	e000      	b.n	8000ca8 <HAL_GPIO_Init+0x130>
          break;
 8000ca6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	2bff      	cmp	r3, #255	@ 0xff
 8000cac:	d801      	bhi.n	8000cb2 <HAL_GPIO_Init+0x13a>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	e001      	b.n	8000cb6 <HAL_GPIO_Init+0x13e>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	2bff      	cmp	r3, #255	@ 0xff
 8000cbc:	d802      	bhi.n	8000cc4 <HAL_GPIO_Init+0x14c>
 8000cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	e002      	b.n	8000cca <HAL_GPIO_Init+0x152>
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	3b08      	subs	r3, #8
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	210f      	movs	r1, #15
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	401a      	ands	r2, r3
 8000cdc:	6a39      	ldr	r1, [r7, #32]
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cf8:	4b4d      	ldr	r3, [pc, #308]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a4c      	ldr	r2, [pc, #304]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b4a      	ldr	r3, [pc, #296]	@ (8000e30 <HAL_GPIO_Init+0x2b8>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d10:	4a48      	ldr	r2, [pc, #288]	@ (8000e34 <HAL_GPIO_Init+0x2bc>)
 8000d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d14:	089b      	lsrs	r3, r3, #2
 8000d16:	3302      	adds	r3, #2
 8000d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d20:	f003 0303 	and.w	r3, r3, #3
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	220f      	movs	r2, #15
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	4013      	ands	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4a40      	ldr	r2, [pc, #256]	@ (8000e38 <HAL_GPIO_Init+0x2c0>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d013      	beq.n	8000d64 <HAL_GPIO_Init+0x1ec>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e3c <HAL_GPIO_Init+0x2c4>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d00d      	beq.n	8000d60 <HAL_GPIO_Init+0x1e8>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a3e      	ldr	r2, [pc, #248]	@ (8000e40 <HAL_GPIO_Init+0x2c8>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d007      	beq.n	8000d5c <HAL_GPIO_Init+0x1e4>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e44 <HAL_GPIO_Init+0x2cc>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d101      	bne.n	8000d58 <HAL_GPIO_Init+0x1e0>
 8000d54:	2303      	movs	r3, #3
 8000d56:	e006      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d58:	2304      	movs	r3, #4
 8000d5a:	e004      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e002      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <HAL_GPIO_Init+0x1ee>
 8000d64:	2300      	movs	r3, #0
 8000d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d68:	f002 0203 	and.w	r2, r2, #3
 8000d6c:	0092      	lsls	r2, r2, #2
 8000d6e:	4093      	lsls	r3, r2
 8000d70:	68fa      	ldr	r2, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d76:	492f      	ldr	r1, [pc, #188]	@ (8000e34 <HAL_GPIO_Init+0x2bc>)
 8000d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d006      	beq.n	8000d9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d90:	4b2d      	ldr	r3, [pc, #180]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d92:	689a      	ldr	r2, [r3, #8]
 8000d94:	492c      	ldr	r1, [pc, #176]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	608b      	str	r3, [r1, #8]
 8000d9c:	e006      	b.n	8000dac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000da0:	689a      	ldr	r2, [r3, #8]
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	4928      	ldr	r1, [pc, #160]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000da8:	4013      	ands	r3, r2
 8000daa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d006      	beq.n	8000dc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	4922      	ldr	r1, [pc, #136]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	60cb      	str	r3, [r1, #12]
 8000dc4:	e006      	b.n	8000dd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dc6:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	491e      	ldr	r1, [pc, #120]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000de0:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000de2:	685a      	ldr	r2, [r3, #4]
 8000de4:	4918      	ldr	r1, [pc, #96]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	604b      	str	r3, [r1, #4]
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dee:	4b16      	ldr	r3, [pc, #88]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4914      	ldr	r1, [pc, #80]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d021      	beq.n	8000e4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	490e      	ldr	r1, [pc, #56]	@ (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	600b      	str	r3, [r1, #0]
 8000e14:	e021      	b.n	8000e5a <HAL_GPIO_Init+0x2e2>
 8000e16:	bf00      	nop
 8000e18:	10320000 	.word	0x10320000
 8000e1c:	10310000 	.word	0x10310000
 8000e20:	10220000 	.word	0x10220000
 8000e24:	10210000 	.word	0x10210000
 8000e28:	10120000 	.word	0x10120000
 8000e2c:	10110000 	.word	0x10110000
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010000 	.word	0x40010000
 8000e38:	40010800 	.word	0x40010800
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	40011000 	.word	0x40011000
 8000e44:	40011400 	.word	0x40011400
 8000e48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <HAL_GPIO_Init+0x304>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	43db      	mvns	r3, r3
 8000e54:	4909      	ldr	r1, [pc, #36]	@ (8000e7c <HAL_GPIO_Init+0x304>)
 8000e56:	4013      	ands	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e66:	fa22 f303 	lsr.w	r3, r2, r3
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f47f ae8e 	bne.w	8000b8c <HAL_GPIO_Init+0x14>
  }
}
 8000e70:	bf00      	nop
 8000e72:	bf00      	nop
 8000e74:	372c      	adds	r7, #44	@ 0x2c
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	40010400 	.word	0x40010400

08000e80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	689a      	ldr	r2, [r3, #8]
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	4013      	ands	r3, r2
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	73fb      	strb	r3, [r7, #15]
 8000e9c:	e001      	b.n	8000ea2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bc80      	pop	{r7}
 8000eac:	4770      	bx	lr

08000eae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	807b      	strh	r3, [r7, #2]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ebe:	787b      	ldrb	r3, [r7, #1]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d003      	beq.n	8000ecc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ec4:	887a      	ldrh	r2, [r7, #2]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000eca:	e003      	b.n	8000ed4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ecc:	887b      	ldrh	r3, [r7, #2]
 8000ece:	041a      	lsls	r2, r3, #16
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	611a      	str	r2, [r3, #16]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr

08000ede <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b085      	sub	sp, #20
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ef0:	887a      	ldrh	r2, [r7, #2]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	041a      	lsls	r2, r3, #16
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	43d9      	mvns	r1, r3
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	400b      	ands	r3, r1
 8000f00:	431a      	orrs	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	611a      	str	r2, [r3, #16]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e272      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 8087 	beq.w	800103e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f30:	4b92      	ldr	r3, [pc, #584]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d00c      	beq.n	8000f56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f3c:	4b8f      	ldr	r3, [pc, #572]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 030c 	and.w	r3, r3, #12
 8000f44:	2b08      	cmp	r3, #8
 8000f46:	d112      	bne.n	8000f6e <HAL_RCC_OscConfig+0x5e>
 8000f48:	4b8c      	ldr	r3, [pc, #560]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f54:	d10b      	bne.n	8000f6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f56:	4b89      	ldr	r3, [pc, #548]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d06c      	beq.n	800103c <HAL_RCC_OscConfig+0x12c>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d168      	bne.n	800103c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e24c      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f76:	d106      	bne.n	8000f86 <HAL_RCC_OscConfig+0x76>
 8000f78:	4b80      	ldr	r3, [pc, #512]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a7f      	ldr	r2, [pc, #508]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f82:	6013      	str	r3, [r2, #0]
 8000f84:	e02e      	b.n	8000fe4 <HAL_RCC_OscConfig+0xd4>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d10c      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x98>
 8000f8e:	4b7b      	ldr	r3, [pc, #492]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a7a      	ldr	r2, [pc, #488]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f98:	6013      	str	r3, [r2, #0]
 8000f9a:	4b78      	ldr	r3, [pc, #480]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a77      	ldr	r2, [pc, #476]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	e01d      	b.n	8000fe4 <HAL_RCC_OscConfig+0xd4>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fb0:	d10c      	bne.n	8000fcc <HAL_RCC_OscConfig+0xbc>
 8000fb2:	4b72      	ldr	r3, [pc, #456]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a71      	ldr	r2, [pc, #452]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	4b6f      	ldr	r3, [pc, #444]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a6e      	ldr	r2, [pc, #440]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	e00b      	b.n	8000fe4 <HAL_RCC_OscConfig+0xd4>
 8000fcc:	4b6b      	ldr	r3, [pc, #428]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b68      	ldr	r3, [pc, #416]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a67      	ldr	r2, [pc, #412]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8000fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fe2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d013      	beq.n	8001014 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fec:	f7ff fcb2 	bl	8000954 <HAL_GetTick>
 8000ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ff4:	f7ff fcae 	bl	8000954 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b64      	cmp	r3, #100	@ 0x64
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e200      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001006:	4b5d      	ldr	r3, [pc, #372]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f0      	beq.n	8000ff4 <HAL_RCC_OscConfig+0xe4>
 8001012:	e014      	b.n	800103e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001014:	f7ff fc9e 	bl	8000954 <HAL_GetTick>
 8001018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800101c:	f7ff fc9a 	bl	8000954 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b64      	cmp	r3, #100	@ 0x64
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e1ec      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800102e:	4b53      	ldr	r3, [pc, #332]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1f0      	bne.n	800101c <HAL_RCC_OscConfig+0x10c>
 800103a:	e000      	b.n	800103e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d063      	beq.n	8001112 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800104a:	4b4c      	ldr	r3, [pc, #304]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 030c 	and.w	r3, r3, #12
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00b      	beq.n	800106e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001056:	4b49      	ldr	r3, [pc, #292]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 030c 	and.w	r3, r3, #12
 800105e:	2b08      	cmp	r3, #8
 8001060:	d11c      	bne.n	800109c <HAL_RCC_OscConfig+0x18c>
 8001062:	4b46      	ldr	r3, [pc, #280]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d116      	bne.n	800109c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800106e:	4b43      	ldr	r3, [pc, #268]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0302 	and.w	r3, r3, #2
 8001076:	2b00      	cmp	r3, #0
 8001078:	d005      	beq.n	8001086 <HAL_RCC_OscConfig+0x176>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d001      	beq.n	8001086 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e1c0      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001086:	4b3d      	ldr	r3, [pc, #244]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	4939      	ldr	r1, [pc, #228]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001096:	4313      	orrs	r3, r2
 8001098:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800109a:	e03a      	b.n	8001112 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d020      	beq.n	80010e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010a4:	4b36      	ldr	r3, [pc, #216]	@ (8001180 <HAL_RCC_OscConfig+0x270>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010aa:	f7ff fc53 	bl	8000954 <HAL_GetTick>
 80010ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b0:	e008      	b.n	80010c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010b2:	f7ff fc4f 	bl	8000954 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e1a1      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c4:	4b2d      	ldr	r3, [pc, #180]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0f0      	beq.n	80010b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d0:	4b2a      	ldr	r3, [pc, #168]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	4927      	ldr	r1, [pc, #156]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	600b      	str	r3, [r1, #0]
 80010e4:	e015      	b.n	8001112 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010e6:	4b26      	ldr	r3, [pc, #152]	@ (8001180 <HAL_RCC_OscConfig+0x270>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ec:	f7ff fc32 	bl	8000954 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010f4:	f7ff fc2e 	bl	8000954 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e180      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001106:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f0      	bne.n	80010f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0308 	and.w	r3, r3, #8
 800111a:	2b00      	cmp	r3, #0
 800111c:	d03a      	beq.n	8001194 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d019      	beq.n	800115a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001126:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <HAL_RCC_OscConfig+0x274>)
 8001128:	2201      	movs	r2, #1
 800112a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112c:	f7ff fc12 	bl	8000954 <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001134:	f7ff fc0e 	bl	8000954 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b02      	cmp	r3, #2
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e160      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <HAL_RCC_OscConfig+0x26c>)
 8001148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0f0      	beq.n	8001134 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f000 fa9c 	bl	8001690 <RCC_Delay>
 8001158:	e01c      	b.n	8001194 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800115a:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <HAL_RCC_OscConfig+0x274>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001160:	f7ff fbf8 	bl	8000954 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001166:	e00f      	b.n	8001188 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001168:	f7ff fbf4 	bl	8000954 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d908      	bls.n	8001188 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e146      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
 800117a:	bf00      	nop
 800117c:	40021000 	.word	0x40021000
 8001180:	42420000 	.word	0x42420000
 8001184:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001188:	4b92      	ldr	r3, [pc, #584]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800118a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1e9      	bne.n	8001168 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80a6 	beq.w	80012ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011a2:	2300      	movs	r3, #0
 80011a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011a6:	4b8b      	ldr	r3, [pc, #556]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d10d      	bne.n	80011ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	4b88      	ldr	r3, [pc, #544]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a87      	ldr	r2, [pc, #540]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b85      	ldr	r3, [pc, #532]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011ca:	2301      	movs	r3, #1
 80011cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ce:	4b82      	ldr	r3, [pc, #520]	@ (80013d8 <HAL_RCC_OscConfig+0x4c8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d118      	bne.n	800120c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011da:	4b7f      	ldr	r3, [pc, #508]	@ (80013d8 <HAL_RCC_OscConfig+0x4c8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a7e      	ldr	r2, [pc, #504]	@ (80013d8 <HAL_RCC_OscConfig+0x4c8>)
 80011e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011e6:	f7ff fbb5 	bl	8000954 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ee:	f7ff fbb1 	bl	8000954 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b64      	cmp	r3, #100	@ 0x64
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e103      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001200:	4b75      	ldr	r3, [pc, #468]	@ (80013d8 <HAL_RCC_OscConfig+0x4c8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0f0      	beq.n	80011ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d106      	bne.n	8001222 <HAL_RCC_OscConfig+0x312>
 8001214:	4b6f      	ldr	r3, [pc, #444]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4a6e      	ldr	r2, [pc, #440]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6213      	str	r3, [r2, #32]
 8001220:	e02d      	b.n	800127e <HAL_RCC_OscConfig+0x36e>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d10c      	bne.n	8001244 <HAL_RCC_OscConfig+0x334>
 800122a:	4b6a      	ldr	r3, [pc, #424]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	4a69      	ldr	r2, [pc, #420]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001230:	f023 0301 	bic.w	r3, r3, #1
 8001234:	6213      	str	r3, [r2, #32]
 8001236:	4b67      	ldr	r3, [pc, #412]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	4a66      	ldr	r2, [pc, #408]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800123c:	f023 0304 	bic.w	r3, r3, #4
 8001240:	6213      	str	r3, [r2, #32]
 8001242:	e01c      	b.n	800127e <HAL_RCC_OscConfig+0x36e>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	2b05      	cmp	r3, #5
 800124a:	d10c      	bne.n	8001266 <HAL_RCC_OscConfig+0x356>
 800124c:	4b61      	ldr	r3, [pc, #388]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800124e:	6a1b      	ldr	r3, [r3, #32]
 8001250:	4a60      	ldr	r2, [pc, #384]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6213      	str	r3, [r2, #32]
 8001258:	4b5e      	ldr	r3, [pc, #376]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	4a5d      	ldr	r2, [pc, #372]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6213      	str	r3, [r2, #32]
 8001264:	e00b      	b.n	800127e <HAL_RCC_OscConfig+0x36e>
 8001266:	4b5b      	ldr	r3, [pc, #364]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	6a1b      	ldr	r3, [r3, #32]
 800126a:	4a5a      	ldr	r2, [pc, #360]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	f023 0301 	bic.w	r3, r3, #1
 8001270:	6213      	str	r3, [r2, #32]
 8001272:	4b58      	ldr	r3, [pc, #352]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001274:	6a1b      	ldr	r3, [r3, #32]
 8001276:	4a57      	ldr	r2, [pc, #348]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001278:	f023 0304 	bic.w	r3, r3, #4
 800127c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d015      	beq.n	80012b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001286:	f7ff fb65 	bl	8000954 <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800128c:	e00a      	b.n	80012a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800128e:	f7ff fb61 	bl	8000954 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	f241 3288 	movw	r2, #5000	@ 0x1388
 800129c:	4293      	cmp	r3, r2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e0b1      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a4:	4b4b      	ldr	r3, [pc, #300]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	f003 0302 	and.w	r3, r3, #2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0ee      	beq.n	800128e <HAL_RCC_OscConfig+0x37e>
 80012b0:	e014      	b.n	80012dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b2:	f7ff fb4f 	bl	8000954 <HAL_GetTick>
 80012b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012b8:	e00a      	b.n	80012d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ba:	f7ff fb4b 	bl	8000954 <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e09b      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012d0:	4b40      	ldr	r3, [pc, #256]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1ee      	bne.n	80012ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d105      	bne.n	80012ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e2:	4b3c      	ldr	r3, [pc, #240]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	4a3b      	ldr	r2, [pc, #236]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80012e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 8087 	beq.w	8001406 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012f8:	4b36      	ldr	r3, [pc, #216]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f003 030c 	and.w	r3, r3, #12
 8001300:	2b08      	cmp	r3, #8
 8001302:	d061      	beq.n	80013c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	69db      	ldr	r3, [r3, #28]
 8001308:	2b02      	cmp	r3, #2
 800130a:	d146      	bne.n	800139a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130c:	4b33      	ldr	r3, [pc, #204]	@ (80013dc <HAL_RCC_OscConfig+0x4cc>)
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001312:	f7ff fb1f 	bl	8000954 <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800131a:	f7ff fb1b 	bl	8000954 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e06d      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800132c:	4b29      	ldr	r3, [pc, #164]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1f0      	bne.n	800131a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001340:	d108      	bne.n	8001354 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001342:	4b24      	ldr	r3, [pc, #144]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	4921      	ldr	r1, [pc, #132]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001350:	4313      	orrs	r3, r2
 8001352:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001354:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a19      	ldr	r1, [r3, #32]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001364:	430b      	orrs	r3, r1
 8001366:	491b      	ldr	r1, [pc, #108]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	4313      	orrs	r3, r2
 800136a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <HAL_RCC_OscConfig+0x4cc>)
 800136e:	2201      	movs	r2, #1
 8001370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001372:	f7ff faef 	bl	8000954 <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137a:	f7ff faeb 	bl	8000954 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e03d      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d0f0      	beq.n	800137a <HAL_RCC_OscConfig+0x46a>
 8001398:	e035      	b.n	8001406 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800139a:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <HAL_RCC_OscConfig+0x4cc>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a0:	f7ff fad8 	bl	8000954 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a6:	e008      	b.n	80013ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a8:	f7ff fad4 	bl	8000954 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e026      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_RCC_OscConfig+0x4c4>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f0      	bne.n	80013a8 <HAL_RCC_OscConfig+0x498>
 80013c6:	e01e      	b.n	8001406 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	69db      	ldr	r3, [r3, #28]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d107      	bne.n	80013e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e019      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40007000 	.word	0x40007000
 80013dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_RCC_OscConfig+0x500>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d106      	bne.n	8001402 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013fe:	429a      	cmp	r2, r3
 8001400:	d001      	beq.n	8001406 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40021000 	.word	0x40021000

08001414 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e0d0      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001428:	4b6a      	ldr	r3, [pc, #424]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d910      	bls.n	8001458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001436:	4b67      	ldr	r3, [pc, #412]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f023 0207 	bic.w	r2, r3, #7
 800143e:	4965      	ldr	r1, [pc, #404]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001446:	4b63      	ldr	r3, [pc, #396]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e0b8      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d020      	beq.n	80014a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b00      	cmp	r3, #0
 800146e:	d005      	beq.n	800147c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001470:	4b59      	ldr	r3, [pc, #356]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	4a58      	ldr	r2, [pc, #352]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001476:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800147a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001488:	4b53      	ldr	r3, [pc, #332]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4a52      	ldr	r2, [pc, #328]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001492:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001494:	4b50      	ldr	r3, [pc, #320]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	494d      	ldr	r1, [pc, #308]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80014a2:	4313      	orrs	r3, r2
 80014a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d040      	beq.n	8001534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d107      	bne.n	80014ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ba:	4b47      	ldr	r3, [pc, #284]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d115      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e07f      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d107      	bne.n	80014e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014d2:	4b41      	ldr	r3, [pc, #260]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d109      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e073      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e2:	4b3d      	ldr	r3, [pc, #244]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e06b      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014f2:	4b39      	ldr	r3, [pc, #228]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f023 0203 	bic.w	r2, r3, #3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	4936      	ldr	r1, [pc, #216]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001500:	4313      	orrs	r3, r2
 8001502:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001504:	f7ff fa26 	bl	8000954 <HAL_GetTick>
 8001508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150a:	e00a      	b.n	8001522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150c:	f7ff fa22 	bl	8000954 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800151a:	4293      	cmp	r3, r2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e053      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001522:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 020c 	and.w	r2, r3, #12
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	429a      	cmp	r2, r3
 8001532:	d1eb      	bne.n	800150c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001534:	4b27      	ldr	r3, [pc, #156]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d210      	bcs.n	8001564 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 0207 	bic.w	r2, r3, #7
 800154a:	4922      	ldr	r1, [pc, #136]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001552:	4b20      	ldr	r3, [pc, #128]	@ (80015d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e032      	b.n	80015ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	4916      	ldr	r1, [pc, #88]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 800157e:	4313      	orrs	r3, r2
 8001580:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	490e      	ldr	r1, [pc, #56]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015a2:	f000 f821 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <HAL_RCC_ClockConfig+0x1c4>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	490a      	ldr	r1, [pc, #40]	@ (80015dc <HAL_RCC_ClockConfig+0x1c8>)
 80015b4:	5ccb      	ldrb	r3, [r1, r3]
 80015b6:	fa22 f303 	lsr.w	r3, r2, r3
 80015ba:	4a09      	ldr	r2, [pc, #36]	@ (80015e0 <HAL_RCC_ClockConfig+0x1cc>)
 80015bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_RCC_ClockConfig+0x1d0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff f984 	bl	80008d0 <HAL_InitTick>

  return HAL_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40022000 	.word	0x40022000
 80015d8:	40021000 	.word	0x40021000
 80015dc:	08002a80 	.word	0x08002a80
 80015e0:	20000018 	.word	0x20000018
 80015e4:	2000001c 	.word	0x2000001c

080015e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001602:	4b1e      	ldr	r3, [pc, #120]	@ (800167c <HAL_RCC_GetSysClockFreq+0x94>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f003 030c 	and.w	r3, r3, #12
 800160e:	2b04      	cmp	r3, #4
 8001610:	d002      	beq.n	8001618 <HAL_RCC_GetSysClockFreq+0x30>
 8001612:	2b08      	cmp	r3, #8
 8001614:	d003      	beq.n	800161e <HAL_RCC_GetSysClockFreq+0x36>
 8001616:	e027      	b.n	8001668 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001618:	4b19      	ldr	r3, [pc, #100]	@ (8001680 <HAL_RCC_GetSysClockFreq+0x98>)
 800161a:	613b      	str	r3, [r7, #16]
      break;
 800161c:	e027      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	0c9b      	lsrs	r3, r3, #18
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001628:	5cd3      	ldrb	r3, [r2, r3]
 800162a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d010      	beq.n	8001658 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_RCC_GetSysClockFreq+0x94>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	0c5b      	lsrs	r3, r3, #17
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	4a11      	ldr	r2, [pc, #68]	@ (8001688 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001642:	5cd3      	ldrb	r3, [r2, r3]
 8001644:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a0d      	ldr	r2, [pc, #52]	@ (8001680 <HAL_RCC_GetSysClockFreq+0x98>)
 800164a:	fb03 f202 	mul.w	r2, r3, r2
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	fbb2 f3f3 	udiv	r3, r2, r3
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	e004      	b.n	8001662 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a0c      	ldr	r2, [pc, #48]	@ (800168c <HAL_RCC_GetSysClockFreq+0xa4>)
 800165c:	fb02 f303 	mul.w	r3, r2, r3
 8001660:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	613b      	str	r3, [r7, #16]
      break;
 8001666:	e002      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001668:	4b05      	ldr	r3, [pc, #20]	@ (8001680 <HAL_RCC_GetSysClockFreq+0x98>)
 800166a:	613b      	str	r3, [r7, #16]
      break;
 800166c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800166e:	693b      	ldr	r3, [r7, #16]
}
 8001670:	4618      	mov	r0, r3
 8001672:	371c      	adds	r7, #28
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	007a1200 	.word	0x007a1200
 8001684:	08002a90 	.word	0x08002a90
 8001688:	08002aa0 	.word	0x08002aa0
 800168c:	003d0900 	.word	0x003d0900

08001690 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001698:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <RCC_Delay+0x34>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <RCC_Delay+0x38>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	0a5b      	lsrs	r3, r3, #9
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	fb02 f303 	mul.w	r3, r2, r3
 80016aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016ac:	bf00      	nop
  }
  while (Delay --);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	1e5a      	subs	r2, r3, #1
 80016b2:	60fa      	str	r2, [r7, #12]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f9      	bne.n	80016ac <RCC_Delay+0x1c>
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	20000018 	.word	0x20000018
 80016c8:	10624dd3 	.word	0x10624dd3

080016cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e076      	b.n	80017cc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d108      	bne.n	80016f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80016ee:	d009      	beq.n	8001704 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
 80016f6:	e005      	b.n	8001704 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d106      	bne.n	8001724 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff f81e 	bl	8000760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2202      	movs	r2, #2
 8001728:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800173a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800174c:	431a      	orrs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001788:	ea42 0103 	orr.w	r1, r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001790:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	0c1a      	lsrs	r2, r3, #16
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f002 0204 	and.w	r2, r2, #4
 80017aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	69da      	ldr	r2, [r3, #28]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	4613      	mov	r3, r2
 80017e2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80017e4:	f7ff f8b6 	bl	8000954 <HAL_GetTick>
 80017e8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d001      	beq.n	80017fe <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80017fa:	2302      	movs	r3, #2
 80017fc:	e12a      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <HAL_SPI_Transmit+0x36>
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d101      	bne.n	800180e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e122      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001814:	2b01      	cmp	r3, #1
 8001816:	d101      	bne.n	800181c <HAL_SPI_Transmit+0x48>
 8001818:	2302      	movs	r3, #2
 800181a:	e11b      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2201      	movs	r2, #1
 8001820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2203      	movs	r2, #3
 8001828:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2200      	movs	r2, #0
 8001830:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	68ba      	ldr	r2, [r7, #8]
 8001836:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	88fa      	ldrh	r2, [r7, #6]
 800183c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	88fa      	ldrh	r2, [r7, #6]
 8001842:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2200      	movs	r2, #0
 800184e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2200      	movs	r2, #0
 8001860:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800186a:	d10f      	bne.n	800188c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800187a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800188a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001896:	2b40      	cmp	r3, #64	@ 0x40
 8001898:	d007      	beq.n	80018aa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80018b2:	d152      	bne.n	800195a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <HAL_SPI_Transmit+0xee>
 80018bc:	8b7b      	ldrh	r3, [r7, #26]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d145      	bne.n	800194e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	881a      	ldrh	r2, [r3, #0]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	1c9a      	adds	r2, r3, #2
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80018dc:	b29b      	uxth	r3, r3
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80018e6:	e032      	b.n	800194e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d112      	bne.n	800191c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	881a      	ldrh	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	1c9a      	adds	r2, r3, #2
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001910:	b29b      	uxth	r3, r3
 8001912:	3b01      	subs	r3, #1
 8001914:	b29a      	uxth	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	86da      	strh	r2, [r3, #54]	@ 0x36
 800191a:	e018      	b.n	800194e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800191c:	f7ff f81a 	bl	8000954 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d803      	bhi.n	8001934 <HAL_SPI_Transmit+0x160>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001932:	d102      	bne.n	800193a <HAL_SPI_Transmit+0x166>
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d109      	bne.n	800194e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e082      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001952:	b29b      	uxth	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1c7      	bne.n	80018e8 <HAL_SPI_Transmit+0x114>
 8001958:	e053      	b.n	8001a02 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <HAL_SPI_Transmit+0x194>
 8001962:	8b7b      	ldrh	r3, [r7, #26]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d147      	bne.n	80019f8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	330c      	adds	r3, #12
 8001972:	7812      	ldrb	r2, [r2, #0]
 8001974:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001984:	b29b      	uxth	r3, r3
 8001986:	3b01      	subs	r3, #1
 8001988:	b29a      	uxth	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800198e:	e033      	b.n	80019f8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	2b02      	cmp	r3, #2
 800199c:	d113      	bne.n	80019c6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	330c      	adds	r3, #12
 80019a8:	7812      	ldrb	r2, [r2, #0]
 80019aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80019c4:	e018      	b.n	80019f8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019c6:	f7fe ffc5 	bl	8000954 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d803      	bhi.n	80019de <HAL_SPI_Transmit+0x20a>
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019dc:	d102      	bne.n	80019e4 <HAL_SPI_Transmit+0x210>
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d109      	bne.n	80019f8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e02d      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1c6      	bne.n	8001990 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a02:	69fa      	ldr	r2, [r7, #28]
 8001a04:	6839      	ldr	r1, [r7, #0]
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f000 fbc4 	bl	8002194 <SPI_EndRxTxTransaction>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d002      	beq.n	8001a18 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2220      	movs	r2, #32
 8001a16:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10a      	bne.n	8001a36 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e000      	b.n	8001a54 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001a52:	2300      	movs	r3, #0
  }
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3720      	adds	r7, #32
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af02      	add	r7, sp, #8
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d001      	beq.n	8001a7c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e104      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a84:	d112      	bne.n	8001aac <HAL_SPI_Receive+0x50>
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10e      	bne.n	8001aac <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2204      	movs	r2, #4
 8001a92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001a96:	88fa      	ldrh	r2, [r7, #6]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	68b9      	ldr	r1, [r7, #8]
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f000 f8f3 	bl	8001c8e <HAL_SPI_TransmitReceive>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	e0ec      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001aac:	f7fe ff52 	bl	8000954 <HAL_GetTick>
 8001ab0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d002      	beq.n	8001abe <HAL_SPI_Receive+0x62>
 8001ab8:	88fb      	ldrh	r3, [r7, #6]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e0e1      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_SPI_Receive+0x74>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e0da      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2204      	movs	r2, #4
 8001adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	88fa      	ldrh	r2, [r7, #6]
 8001af0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	88fa      	ldrh	r2, [r7, #6]
 8001af6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2200      	movs	r2, #0
 8001afc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2200      	movs	r2, #0
 8001b02:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2200      	movs	r2, #0
 8001b08:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b1e:	d10f      	bne.n	8001b40 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001b3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b4a:	2b40      	cmp	r3, #64	@ 0x40
 8001b4c:	d007      	beq.n	8001b5e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d170      	bne.n	8001c48 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001b66:	e035      	b.n	8001bd4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d115      	bne.n	8001ba2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f103 020c 	add.w	r2, r3, #12
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b82:	7812      	ldrb	r2, [r2, #0]
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001ba0:	e018      	b.n	8001bd4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ba2:	f7fe fed7 	bl	8000954 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d803      	bhi.n	8001bba <HAL_SPI_Receive+0x15e>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb8:	d102      	bne.n	8001bc0 <HAL_SPI_Receive+0x164>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d109      	bne.n	8001bd4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e058      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1c4      	bne.n	8001b68 <HAL_SPI_Receive+0x10c>
 8001bde:	e038      	b.n	8001c52 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d113      	bne.n	8001c16 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf8:	b292      	uxth	r2, r2
 8001bfa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c00:	1c9a      	adds	r2, r3, #2
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c14:	e018      	b.n	8001c48 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c16:	f7fe fe9d 	bl	8000954 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d803      	bhi.n	8001c2e <HAL_SPI_Receive+0x1d2>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c2c:	d102      	bne.n	8001c34 <HAL_SPI_Receive+0x1d8>
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d109      	bne.n	8001c48 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e01e      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1c6      	bne.n	8001be0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	6839      	ldr	r1, [r7, #0]
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f000 fa4a 	bl	80020f0 <SPI_EndRxTransaction>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d002      	beq.n	8001c68 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2220      	movs	r2, #32
 8001c66:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001c84:	2300      	movs	r3, #0
  }
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b08a      	sub	sp, #40	@ 0x28
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
 8001c9a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ca0:	f7fe fe58 	bl	8000954 <HAL_GetTick>
 8001ca4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001cac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001cb4:	887b      	ldrh	r3, [r7, #2]
 8001cb6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001cb8:	7ffb      	ldrb	r3, [r7, #31]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d00c      	beq.n	8001cd8 <HAL_SPI_TransmitReceive+0x4a>
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001cc4:	d106      	bne.n	8001cd4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d102      	bne.n	8001cd4 <HAL_SPI_TransmitReceive+0x46>
 8001cce:	7ffb      	ldrb	r3, [r7, #31]
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d001      	beq.n	8001cd8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e17f      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d005      	beq.n	8001cea <HAL_SPI_TransmitReceive+0x5c>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_SPI_TransmitReceive+0x5c>
 8001ce4:	887b      	ldrh	r3, [r7, #2]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e174      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d101      	bne.n	8001cfc <HAL_SPI_TransmitReceive+0x6e>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	e16d      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d003      	beq.n	8001d18 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2205      	movs	r2, #5
 8001d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	887a      	ldrh	r2, [r7, #2]
 8001d28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	887a      	ldrh	r2, [r7, #2]
 8001d2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	887a      	ldrh	r2, [r7, #2]
 8001d3a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	887a      	ldrh	r2, [r7, #2]
 8001d40:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d58:	2b40      	cmp	r3, #64	@ 0x40
 8001d5a:	d007      	beq.n	8001d6c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d74:	d17e      	bne.n	8001e74 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d002      	beq.n	8001d84 <HAL_SPI_TransmitReceive+0xf6>
 8001d7e:	8afb      	ldrh	r3, [r7, #22]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d16c      	bne.n	8001e5e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d88:	881a      	ldrh	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d94:	1c9a      	adds	r2, r3, #2
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	3b01      	subs	r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001da8:	e059      	b.n	8001e5e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d11b      	bne.n	8001df0 <HAL_SPI_TransmitReceive+0x162>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d016      	beq.n	8001df0 <HAL_SPI_TransmitReceive+0x162>
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d113      	bne.n	8001df0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dcc:	881a      	ldrh	r2, [r3, #0]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd8:	1c9a      	adds	r2, r3, #2
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	3b01      	subs	r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d119      	bne.n	8001e32 <HAL_SPI_TransmitReceive+0x1a4>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d014      	beq.n	8001e32 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68da      	ldr	r2, [r3, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e12:	b292      	uxth	r2, r2
 8001e14:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e1a:	1c9a      	adds	r2, r3, #2
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e32:	f7fe fd8f 	bl	8000954 <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	6a3b      	ldr	r3, [r7, #32]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d80d      	bhi.n	8001e5e <HAL_SPI_TransmitReceive+0x1d0>
 8001e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d009      	beq.n	8001e5e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e0bc      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1a0      	bne.n	8001daa <HAL_SPI_TransmitReceive+0x11c>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d19b      	bne.n	8001daa <HAL_SPI_TransmitReceive+0x11c>
 8001e72:	e082      	b.n	8001f7a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <HAL_SPI_TransmitReceive+0x1f4>
 8001e7c:	8afb      	ldrh	r3, [r7, #22]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d171      	bne.n	8001f66 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	330c      	adds	r3, #12
 8001e8c:	7812      	ldrb	r2, [r2, #0]
 8001e8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e94:	1c5a      	adds	r2, r3, #1
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ea8:	e05d      	b.n	8001f66 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d11c      	bne.n	8001ef2 <HAL_SPI_TransmitReceive+0x264>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d017      	beq.n	8001ef2 <HAL_SPI_TransmitReceive+0x264>
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d114      	bne.n	8001ef2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	330c      	adds	r3, #12
 8001ed2:	7812      	ldrb	r2, [r2, #0]
 8001ed4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d119      	bne.n	8001f34 <HAL_SPI_TransmitReceive+0x2a6>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d014      	beq.n	8001f34 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f30:	2301      	movs	r3, #1
 8001f32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f34:	f7fe fd0e 	bl	8000954 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d803      	bhi.n	8001f4c <HAL_SPI_TransmitReceive+0x2be>
 8001f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f4a:	d102      	bne.n	8001f52 <HAL_SPI_TransmitReceive+0x2c4>
 8001f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d109      	bne.n	8001f66 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e038      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d19c      	bne.n	8001eaa <HAL_SPI_TransmitReceive+0x21c>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d197      	bne.n	8001eaa <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f7a:	6a3a      	ldr	r2, [r7, #32]
 8001f7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 f908 	bl	8002194 <SPI_EndRxTxTransaction>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d008      	beq.n	8001f9c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e01d      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10a      	bne.n	8001fba <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
  }
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3728      	adds	r7, #40	@ 0x28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b088      	sub	sp, #32
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	4613      	mov	r3, r2
 8001fee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001ff0:	f7fe fcb0 	bl	8000954 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff8:	1a9b      	subs	r3, r3, r2
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002000:	f7fe fca8 	bl	8000954 <HAL_GetTick>
 8002004:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002006:	4b39      	ldr	r3, [pc, #228]	@ (80020ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	015b      	lsls	r3, r3, #5
 800200c:	0d1b      	lsrs	r3, r3, #20
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	fb02 f303 	mul.w	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002016:	e054      	b.n	80020c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800201e:	d050      	beq.n	80020c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002020:	f7fe fc98 	bl	8000954 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	69fa      	ldr	r2, [r7, #28]
 800202c:	429a      	cmp	r2, r3
 800202e:	d902      	bls.n	8002036 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d13d      	bne.n	80020b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002044:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800204e:	d111      	bne.n	8002074 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002058:	d004      	beq.n	8002064 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002062:	d107      	bne.n	8002074 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002072:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800207c:	d10f      	bne.n	800209e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800209c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e017      	b.n	80020e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d101      	bne.n	80020bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	3b01      	subs	r3, #1
 80020c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4013      	ands	r3, r2
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	bf0c      	ite	eq
 80020d2:	2301      	moveq	r3, #1
 80020d4:	2300      	movne	r3, #0
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	461a      	mov	r2, r3
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d19b      	bne.n	8002018 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3720      	adds	r7, #32
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20000018 	.word	0x20000018

080020f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af02      	add	r7, sp, #8
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002104:	d111      	bne.n	800212a <SPI_EndRxTransaction+0x3a>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800210e:	d004      	beq.n	800211a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002118:	d107      	bne.n	800212a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002128:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002132:	d117      	bne.n	8002164 <SPI_EndRxTransaction+0x74>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213c:	d112      	bne.n	8002164 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2200      	movs	r2, #0
 8002146:	2101      	movs	r1, #1
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7ff ff49 	bl	8001fe0 <SPI_WaitFlagStateUntilTimeout>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01a      	beq.n	800218a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e013      	b.n	800218c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2200      	movs	r2, #0
 800216c:	2180      	movs	r1, #128	@ 0x80
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f7ff ff36 	bl	8001fe0 <SPI_WaitFlagStateUntilTimeout>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217e:	f043 0220 	orr.w	r2, r3, #32
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e000      	b.n	800218c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af02      	add	r7, sp, #8
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	2201      	movs	r2, #1
 80021a8:	2102      	movs	r1, #2
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7ff ff18 	bl	8001fe0 <SPI_WaitFlagStateUntilTimeout>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d007      	beq.n	80021c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ba:	f043 0220 	orr.w	r2, r3, #32
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e013      	b.n	80021ee <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	2200      	movs	r2, #0
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f7ff ff05 	bl	8001fe0 <SPI_WaitFlagStateUntilTimeout>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d007      	beq.n	80021ec <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e0:	f043 0220 	orr.w	r2, r3, #32
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e000      	b.n	80021ee <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <InicializoVariables>:
/**
 * @brief  Inicialización de variables de configuración por defecto.
 * @param  None
 * @retval None
 */
static void InicializoVariables(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0

	strncpy((char *)data_config_s.security_key,(char *) default_security_key, SEC_KEY_SIZE);
 80021fc:	2210      	movs	r2, #16
 80021fe:	491b      	ldr	r1, [pc, #108]	@ (800226c <InicializoVariables+0x74>)
 8002200:	481b      	ldr	r0, [pc, #108]	@ (8002270 <InicializoVariables+0x78>)
 8002202:	f000 fbe9 	bl	80029d8 <strncpy>
	strncpy((char *)data_config_s.my_mac,(char *) default_mac_address, LARGE_MAC_SIZE);
 8002206:	2208      	movs	r2, #8
 8002208:	491a      	ldr	r1, [pc, #104]	@ (8002274 <InicializoVariables+0x7c>)
 800220a:	481b      	ldr	r0, [pc, #108]	@ (8002278 <InicializoVariables+0x80>)
 800220c:	f000 fbe4 	bl	80029d8 <strncpy>
	data_config_s.sequence_number = DEFAULT_SEC_NUMBER;
 8002210:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <InicializoVariables+0x84>)
 8002212:	2201      	movs	r2, #1
 8002214:	709a      	strb	r2, [r3, #2]
	data_config_s.my_channel = DEFAULT_CHANNEL;
 8002216:	4b19      	ldr	r3, [pc, #100]	@ (800227c <InicializoVariables+0x84>)
 8002218:	2203      	movs	r2, #3
 800221a:	70da      	strb	r2, [r3, #3]
	data_config_s.get_new_msg = false;
 800221c:	4b17      	ldr	r3, [pc, #92]	@ (800227c <InicializoVariables+0x84>)
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
	data_config_s.put_new_msg = false;
 8002222:	4b16      	ldr	r3, [pc, #88]	@ (800227c <InicializoVariables+0x84>)
 8002224:	2200      	movs	r2, #0
 8002226:	705a      	strb	r2, [r3, #1]
	data_config_s.my_panid = MY_DEFAULT_PAN_ID;
 8002228:	4b14      	ldr	r3, [pc, #80]	@ (800227c <InicializoVariables+0x84>)
 800222a:	f241 2234 	movw	r2, #4660	@ 0x1234
 800222e:	839a      	strh	r2, [r3, #28]
	data_config_s.my_address = MY_DEFAULT_ADDRESS;
 8002230:	4b12      	ldr	r3, [pc, #72]	@ (800227c <InicializoVariables+0x84>)
 8002232:	f241 1211 	movw	r2, #4369	@ 0x1111
 8002236:	83da      	strh	r2, [r3, #30]
	data_in_s.source_address = VACIO;
 8002238:	4b11      	ldr	r3, [pc, #68]	@ (8002280 <InicializoVariables+0x88>)
 800223a:	2200      	movs	r2, #0
 800223c:	805a      	strh	r2, [r3, #2]
	data_in_s.source_panid = VACIO;
 800223e:	4b10      	ldr	r3, [pc, #64]	@ (8002280 <InicializoVariables+0x88>)
 8002240:	2200      	movs	r2, #0
 8002242:	801a      	strh	r2, [r3, #0]
	data_in_s.tamano_mensaje = VACIO;
 8002244:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <InicializoVariables+0x88>)
 8002246:	2200      	movs	r2, #0
 8002248:	711a      	strb	r2, [r3, #4]
	data_in_s.buffer[0] = VACIO;
 800224a:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <InicializoVariables+0x88>)
 800224c:	2200      	movs	r2, #0
 800224e:	719a      	strb	r2, [r3, #6]
	data_out_s.destinity_panid = VACIO;
 8002250:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <InicializoVariables+0x8c>)
 8002252:	2200      	movs	r2, #0
 8002254:	801a      	strh	r2, [r3, #0]
	data_out_s.destinity_address = VACIO;
 8002256:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <InicializoVariables+0x8c>)
 8002258:	2200      	movs	r2, #0
 800225a:	805a      	strh	r2, [r3, #2]
	data_out_s.largo_mensaje = VACIO;
 800225c:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <InicializoVariables+0x8c>)
 800225e:	2200      	movs	r2, #0
 8002260:	711a      	strb	r2, [r3, #4]
	data_out_s.buffer = NULL;
 8002262:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <InicializoVariables+0x8c>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
	return;
 8002268:	bf00      	nop
}
 800226a:	bd80      	pop	{r7, pc}
 800226c:	08002aac 	.word	0x08002aac
 8002270:	200000b4 	.word	0x200000b4
 8002274:	08002aa4 	.word	0x08002aa4
 8002278:	200000c4 	.word	0x200000c4
 800227c:	200000b0 	.word	0x200000b0
 8002280:	200000e0 	.word	0x200000e0
 8002284:	200000d4 	.word	0x200000d4

08002288 <InicializoMRF24>:
/**
 * @brief  Inicialización del módulo MRF24J40MA
 * @param  None
 * @retval Estado de la operación (TIME_OUT_OCURRIDO, INICIALIZACION_OK)
 */
static MRF24_State_t InicializoMRF24(void) {
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0

	uint8_t lectura;
	delayNoBloqueanteData delay_time_out;
	DelayInit(&delay_time_out, MRF_TIME_OUT);
 800228e:	463b      	mov	r3, r7
 8002290:	21c8      	movs	r1, #200	@ 0xc8
 8002292:	4618      	mov	r0, r3
 8002294:	f7fd ffda 	bl	800024c <DelayInit>
	SetShortAddr(SOFTRST, RSTPWR | RSTBB | RSTMAC);
 8002298:	2107      	movs	r1, #7
 800229a:	202a      	movs	r0, #42	@ 0x2a
 800229c:	f000 f887 	bl	80023ae <SetShortAddr>
	DelayReset(&delay_time_out);
 80022a0:	463b      	mov	r3, r7
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe f818 	bl	80002d8 <DelayReset>

	do {

		lectura = GetShortAddr(SOFTRST);
 80022a8:	202a      	movs	r0, #42	@ 0x2a
 80022aa:	f000 f8a0 	bl	80023ee <GetShortAddr>
 80022ae:	4603      	mov	r3, r0
 80022b0:	73fb      	strb	r3, [r7, #15]
		if(DelayRead(&delay_time_out))
 80022b2:	463b      	mov	r3, r7
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7fd ffe0 	bl	800027a <DelayRead>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <InicializoMRF24+0x3c>
			return TIME_OUT_OCURRIDO;
 80022c0:	2305      	movs	r3, #5
 80022c2:	e070      	b.n	80023a6 <InicializoMRF24+0x11e>
	}while((lectura & (RSTPWR | RSTBB | RSTMAC)) != VACIO);
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1ec      	bne.n	80022a8 <InicializoMRF24+0x20>
	delay_t(WAIT_50_MS);
 80022ce:	2032      	movs	r0, #50	@ 0x32
 80022d0:	f7fe fb4a 	bl	8000968 <HAL_Delay>
	SetShortAddr(RXFLUSH, RXFLUSH_RESET);
 80022d4:	2101      	movs	r1, #1
 80022d6:	200d      	movs	r0, #13
 80022d8:	f000 f869 	bl	80023ae <SetShortAddr>
	SetDeviceAddress();
 80022dc:	f000 f906 	bl	80024ec <SetDeviceAddress>
	SetDeviceMACAddress();
 80022e0:	f000 f92a 	bl	8002538 <SetDeviceMACAddress>
	SetLongAddr(RFCON1, VCOOPT1 | VCOOPT0);
 80022e4:	2103      	movs	r1, #3
 80022e6:	f240 2001 	movw	r0, #513	@ 0x201
 80022ea:	f000 f8a1 	bl	8002430 <SetLongAddr>
	SetLongAddr(RFCON2, PLLEN);
 80022ee:	2180      	movs	r1, #128	@ 0x80
 80022f0:	f240 2002 	movw	r0, #514	@ 0x202
 80022f4:	f000 f89c 	bl	8002430 <SetLongAddr>
	SetLongAddr(RFCON3, P20dBm | P0dBm);
 80022f8:	2180      	movs	r1, #128	@ 0x80
 80022fa:	f240 2003 	movw	r0, #515	@ 0x203
 80022fe:	f000 f897 	bl	8002430 <SetLongAddr>
	SetLongAddr(RFCON6, TXFIL | _20MRECVR);
 8002302:	2190      	movs	r1, #144	@ 0x90
 8002304:	f240 2006 	movw	r0, #518	@ 0x206
 8002308:	f000 f892 	bl	8002430 <SetLongAddr>
	SetLongAddr(RFCON7, SLPCLK100KHZ);
 800230c:	2180      	movs	r1, #128	@ 0x80
 800230e:	f240 2007 	movw	r0, #519	@ 0x207
 8002312:	f000 f88d 	bl	8002430 <SetLongAddr>
	SetLongAddr(RFCON8, RFVCO);
 8002316:	2110      	movs	r1, #16
 8002318:	f44f 7002 	mov.w	r0, #520	@ 0x208
 800231c:	f000 f888 	bl	8002430 <SetLongAddr>
	SetLongAddr(SLPCON1, CLKOUTDIS | SLPCLKDIV0);
 8002320:	2121      	movs	r1, #33	@ 0x21
 8002322:	f44f 7008 	mov.w	r0, #544	@ 0x220
 8002326:	f000 f883 	bl	8002430 <SetLongAddr>
	SetShortAddr(BBREG2, CCA_MODE_1);
 800232a:	2180      	movs	r1, #128	@ 0x80
 800232c:	203a      	movs	r0, #58	@ 0x3a
 800232e:	f000 f83e 	bl	80023ae <SetShortAddr>
	SetShortAddr(BBREG6, RSSIMODE2);
 8002332:	2140      	movs	r1, #64	@ 0x40
 8002334:	203e      	movs	r0, #62	@ 0x3e
 8002336:	f000 f83a 	bl	80023ae <SetShortAddr>
	SetShortAddr(CCAEDTH, CCAEDTH6 | CCAEDTH5);
 800233a:	2160      	movs	r1, #96	@ 0x60
 800233c:	203f      	movs	r0, #63	@ 0x3f
 800233e:	f000 f836 	bl	80023ae <SetShortAddr>
	SetShortAddr(PACON2, FIFOEN | TXONTS2 | TXONTS1);
 8002342:	2198      	movs	r1, #152	@ 0x98
 8002344:	2018      	movs	r0, #24
 8002346:	f000 f832 	bl	80023ae <SetShortAddr>
	SetShortAddr(TXSTBL, RFSTBL3 | RFSTBL0 | MSIFS2 | MSIFS0);
 800234a:	2195      	movs	r1, #149	@ 0x95
 800234c:	202e      	movs	r0, #46	@ 0x2e
 800234e:	f000 f82e 	bl	80023ae <SetShortAddr>
	DelayReset(&delay_time_out);
 8002352:	463b      	mov	r3, r7
 8002354:	4618      	mov	r0, r3
 8002356:	f7fd ffbf 	bl	80002d8 <DelayReset>

	do {

		lectura = GetLongAddr(RFSTATE) & RX;
 800235a:	f240 200f 	movw	r0, #527	@ 0x20f
 800235e:	f000 f88b 	bl	8002478 <GetLongAddr>
 8002362:	4603      	mov	r3, r0
 8002364:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002368:	73fb      	strb	r3, [r7, #15]
		if(DelayRead(&delay_time_out))
 800236a:	463b      	mov	r3, r7
 800236c:	4618      	mov	r0, r3
 800236e:	f7fd ff84 	bl	800027a <DelayRead>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <InicializoMRF24+0xf4>
			return TIME_OUT_OCURRIDO;
 8002378:	2305      	movs	r3, #5
 800237a:	e014      	b.n	80023a6 <InicializoMRF24+0x11e>
	}while(lectura != RX);
 800237c:	7bfb      	ldrb	r3, [r7, #15]
 800237e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002380:	d1eb      	bne.n	800235a <InicializoMRF24+0xd2>
	SetShortAddr(MRFINTCON, SLPIE_DIS | WAKEIE_DIS | HSYMTMRIE_DIS | SECIE_DIS | TXG2IE_DIS | TXNIE_DIS);
 8002382:	21f5      	movs	r1, #245	@ 0xf5
 8002384:	2032      	movs	r0, #50	@ 0x32
 8002386:	f000 f812 	bl	80023ae <SetShortAddr>
	SetShortAddr(ACKTMOUT, DRPACK | MAWD5 | MAWD4 | MAWD3 | MAWD0);
 800238a:	21b9      	movs	r1, #185	@ 0xb9
 800238c:	2012      	movs	r0, #18
 800238e:	f000 f80e 	bl	80023ae <SetShortAddr>
	SetChannel();
 8002392:	f000 f893 	bl	80024bc <SetChannel>
	SetShortAddr(RXMCR, VACIO);
 8002396:	2100      	movs	r1, #0
 8002398:	2000      	movs	r0, #0
 800239a:	f000 f808 	bl	80023ae <SetShortAddr>
	(void)GetShortAddr(INTSTAT);
 800239e:	2031      	movs	r0, #49	@ 0x31
 80023a0:	f000 f825 	bl	80023ee <GetShortAddr>
	return INICIALIZACION_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <SetShortAddr>:
 * @brief  Escribo en registro de 1 byte un dato de 1 byte
 * @param  Dirección del registro - 1 byte
 * @param  Dato - 1 byte
 * @retval None
 */
static void SetShortAddr(uint8_t reg_address, uint8_t valor) {
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	4603      	mov	r3, r0
 80023b6:	460a      	mov	r2, r1
 80023b8:	71fb      	strb	r3, [r7, #7]
 80023ba:	4613      	mov	r3, r2
 80023bc:	71bb      	strb	r3, [r7, #6]

	// Al escribir direcciones cortas (SHORT ADDRESS REGISTER) se comienza con el MSB
	// en 0 indicando una dirección corta, 6 bits con la dirección del registro, y 1 bit
	// indicando la lectura o escritura.
	reg_address = (uint8_t) (reg_address << SHIFT_SHORT_ADDR) | WRITE_8_BITS;
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	71fb      	strb	r3, [r7, #7]
	SetCSPin(DISABLE);
 80023ca:	2000      	movs	r0, #0
 80023cc:	f000 fa6e 	bl	80028ac <SetCSPin>
	WriteByteSPIPort(reg_address);
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fab2 	bl	800293c <WriteByteSPIPort>
	WriteByteSPIPort(valor);
 80023d8:	79bb      	ldrb	r3, [r7, #6]
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 faae 	bl	800293c <WriteByteSPIPort>
	SetCSPin(ENABLE);
 80023e0:	2001      	movs	r0, #1
 80023e2:	f000 fa63 	bl	80028ac <SetCSPin>
	return;
 80023e6:	bf00      	nop
}
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <GetShortAddr>:
 * @brief  Leo en registro de 1 byte un dato de 1 byte
 * @param  Dirección del registro - 1 byte
 * @param  Dato - 1 byte
 * @retval Valor devuelto por el módulo - 1 byte
 */
static uint8_t GetShortAddr(uint8_t reg_address) {
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	4603      	mov	r3, r0
 80023f6:	71fb      	strb	r3, [r7, #7]

	// Al escribir direcciones cortas (SHORT ADDRESS REGISTER) se comienza con el MSB
	// en 0 indicando una dirección corta, 6 bits con la dirección del registro, y 1 bit
	// indicando la lectura o escritura.
	uint8_t leido_spi = VACIO;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]
	reg_address = (uint8_t) (reg_address << SHIFT_SHORT_ADDR) & READ_8_BITS;
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002406:	71fb      	strb	r3, [r7, #7]
	SetCSPin(DISABLE);
 8002408:	2000      	movs	r0, #0
 800240a:	f000 fa4f 	bl	80028ac <SetCSPin>
	WriteByteSPIPort(reg_address);
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4618      	mov	r0, r3
 8002412:	f000 fa93 	bl	800293c <WriteByteSPIPort>
	leido_spi = ReadByteSPIPort();
 8002416:	f000 fac5 	bl	80029a4 <ReadByteSPIPort>
 800241a:	4603      	mov	r3, r0
 800241c:	73fb      	strb	r3, [r7, #15]
	SetCSPin(ENABLE);
 800241e:	2001      	movs	r0, #1
 8002420:	f000 fa44 	bl	80028ac <SetCSPin>
	return leido_spi;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <SetLongAddr>:
 * @brief  Escribo de en registro de 2 bytes un dato de 1 byte
 * @param  Dirección del registro - 2 bytes
 * @param  Dato - 1 byte
 * @retval None
 */
static void SetLongAddr(uint16_t reg_address, uint8_t valor) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	460a      	mov	r2, r1
 800243a:	80fb      	strh	r3, [r7, #6]
 800243c:	4613      	mov	r3, r2
 800243e:	717b      	strb	r3, [r7, #5]

	// Al escribir direcciones largas (LONG ADDRESS REGISTER) se comienza con el MSB
	// en 1 indicando una dirección larga, 10 bits con la dirección del registro, y 1 bit
	// indicando la lectura o escritura. En los 4 bits restantes (LSB) no importa el valor.
	reg_address = (reg_address << SHIFT_LONG_ADDR) | WRITE_16_BITS;
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	015b      	lsls	r3, r3, #5
 8002444:	b21a      	sxth	r2, r3
 8002446:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <SetLongAddr+0x44>)
 8002448:	4313      	orrs	r3, r2
 800244a:	b21b      	sxth	r3, r3
 800244c:	80fb      	strh	r3, [r7, #6]
	SetCSPin(DISABLE);
 800244e:	2000      	movs	r0, #0
 8002450:	f000 fa2c 	bl	80028ac <SetCSPin>
	Write2ByteSPIPort(reg_address);
 8002454:	88fb      	ldrh	r3, [r7, #6]
 8002456:	4618      	mov	r0, r3
 8002458:	f000 fa82 	bl	8002960 <Write2ByteSPIPort>
	WriteByteSPIPort(valor);
 800245c:	797b      	ldrb	r3, [r7, #5]
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fa6c 	bl	800293c <WriteByteSPIPort>
	SetCSPin(ENABLE);
 8002464:	2001      	movs	r0, #1
 8002466:	f000 fa21 	bl	80028ac <SetCSPin>
	return;
 800246a:	bf00      	nop
}
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	ffff8010 	.word	0xffff8010

08002478 <GetLongAddr>:
 * @brief  Leo en registro de 2 bytes un dato de 1 byte
 * @param  Dirección del registro - 2 bytes
 * @param  Dato - 1 byte
 * @retval Valor devuelto por el módulo - 1 byte
 */
static uint8_t GetLongAddr(uint16_t reg_address) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	80fb      	strh	r3, [r7, #6]

	// Al escribir direcciones largas (LONG ADDRESS REGISTER) se comienza con el MSB
	// en 1 indicando una dirección larga, 10 bits con la dirección del registro, y 1 bit
	// indicando la lectura o escritura. En los 4 bits restantes (LSB) no importa el valor.
	uint8_t respuesta;
	reg_address = (reg_address << SHIFT_LONG_ADDR) | READ_16_BITS;
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	015b      	lsls	r3, r3, #5
 8002486:	b21b      	sxth	r3, r3
 8002488:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800248c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002490:	b21b      	sxth	r3, r3
 8002492:	80fb      	strh	r3, [r7, #6]
	SetCSPin(DISABLE);
 8002494:	2000      	movs	r0, #0
 8002496:	f000 fa09 	bl	80028ac <SetCSPin>
	Write2ByteSPIPort(reg_address);
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fa5f 	bl	8002960 <Write2ByteSPIPort>
	respuesta = ReadByteSPIPort();
 80024a2:	f000 fa7f 	bl	80029a4 <ReadByteSPIPort>
 80024a6:	4603      	mov	r3, r0
 80024a8:	73fb      	strb	r3, [r7, #15]
	SetCSPin(ENABLE);
 80024aa:	2001      	movs	r0, #1
 80024ac:	f000 f9fe 	bl	80028ac <SetCSPin>
	return respuesta;
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <SetChannel>:
/**
 * @brief  Seteo en el módulo en canal guardado en mrf24_data_config
 * @param  None
 * @retval None
 */
static void SetChannel(void) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0

	SetLongAddr(RFCON0, data_config_s.my_channel);
 80024c0:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <SetChannel+0x2c>)
 80024c2:	78db      	ldrb	r3, [r3, #3]
 80024c4:	4619      	mov	r1, r3
 80024c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80024ca:	f7ff ffb1 	bl	8002430 <SetLongAddr>
	SetShortAddr(RFCTL, RFRST_HOLD);
 80024ce:	2104      	movs	r1, #4
 80024d0:	2036      	movs	r0, #54	@ 0x36
 80024d2:	f7ff ff6c 	bl	80023ae <SetShortAddr>
	SetShortAddr(RFCTL, VACIO);
 80024d6:	2100      	movs	r1, #0
 80024d8:	2036      	movs	r0, #54	@ 0x36
 80024da:	f7ff ff68 	bl	80023ae <SetShortAddr>
	delay_t(WAIT_1_MS);
 80024de:	2001      	movs	r0, #1
 80024e0:	f7fe fa42 	bl	8000968 <HAL_Delay>
	return;
 80024e4:	bf00      	nop
}
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	200000b0 	.word	0x200000b0

080024ec <SetDeviceAddress>:
/**
 * @brief  Seteo en el módulo la dirección corta guardada en mrf24_data_config
 * @param  None
 * @retval None
 */
static void SetDeviceAddress(void) {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0

	SetShortAddr(SADRH, (uint8_t) (data_config_s.my_address >> SHIFT_BYTE));
 80024f0:	4b10      	ldr	r3, [pc, #64]	@ (8002534 <SetDeviceAddress+0x48>)
 80024f2:	8bdb      	ldrh	r3, [r3, #30]
 80024f4:	0a1b      	lsrs	r3, r3, #8
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	4619      	mov	r1, r3
 80024fc:	2004      	movs	r0, #4
 80024fe:	f7ff ff56 	bl	80023ae <SetShortAddr>
	SetShortAddr(SADRL, (uint8_t) (data_config_s.my_address));
 8002502:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <SetDeviceAddress+0x48>)
 8002504:	8bdb      	ldrh	r3, [r3, #30]
 8002506:	b2db      	uxtb	r3, r3
 8002508:	4619      	mov	r1, r3
 800250a:	2003      	movs	r0, #3
 800250c:	f7ff ff4f 	bl	80023ae <SetShortAddr>
	SetShortAddr(PANIDH, (uint8_t) (data_config_s.my_panid >> SHIFT_BYTE));
 8002510:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <SetDeviceAddress+0x48>)
 8002512:	8b9b      	ldrh	r3, [r3, #28]
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	b29b      	uxth	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	4619      	mov	r1, r3
 800251c:	2002      	movs	r0, #2
 800251e:	f7ff ff46 	bl	80023ae <SetShortAddr>
	SetShortAddr(PANIDL, (uint8_t) (data_config_s.my_panid));
 8002522:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <SetDeviceAddress+0x48>)
 8002524:	8b9b      	ldrh	r3, [r3, #28]
 8002526:	b2db      	uxtb	r3, r3
 8002528:	4619      	mov	r1, r3
 800252a:	2001      	movs	r0, #1
 800252c:	f7ff ff3f 	bl	80023ae <SetShortAddr>
	return;
 8002530:	bf00      	nop
}
 8002532:	bd80      	pop	{r7, pc}
 8002534:	200000b0 	.word	0x200000b0

08002538 <SetDeviceMACAddress>:
/**
 * @brief  Seteo en el módulo la dirección mac guardada en mrf24_data_config.
 * @param  None.
 * @retval None.
 */
static void SetDeviceMACAddress(void) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0

	for(uint8_t i = 0; i < LARGE_MAC_SIZE; i++) {
 800253e:	2300      	movs	r3, #0
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	e00d      	b.n	8002560 <SetDeviceMACAddress+0x28>

		SetShortAddr(EADR0 + i, data_config_s.my_mac[i]);
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	3305      	adds	r3, #5
 8002548:	b2da      	uxtb	r2, r3
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	4908      	ldr	r1, [pc, #32]	@ (8002570 <SetDeviceMACAddress+0x38>)
 800254e:	440b      	add	r3, r1
 8002550:	7d1b      	ldrb	r3, [r3, #20]
 8002552:	4619      	mov	r1, r3
 8002554:	4610      	mov	r0, r2
 8002556:	f7ff ff2a 	bl	80023ae <SetShortAddr>
	for(uint8_t i = 0; i < LARGE_MAC_SIZE; i++) {
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	3301      	adds	r3, #1
 800255e:	71fb      	strb	r3, [r7, #7]
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	2b07      	cmp	r3, #7
 8002564:	d9ee      	bls.n	8002544 <SetDeviceMACAddress+0xc>
	}
	return;
 8002566:	bf00      	nop
}
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200000b0 	.word	0x200000b0

08002574 <MRF24J40Init>:
/**
 * @brief  Inicialización del módulo MRF24J40MA.
 * @param  None.
 * @retval Estado de la operación (TIME_OUT_OCURRIDO, INICIALIZACION_OK).
 */
MRF24_State_t MRF24J40Init(void) {
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0

	InicializoVariables();
 8002578:	f7ff fe3e 	bl	80021f8 <InicializoVariables>
	InicializoPines();
 800257c:	f000 f988 	bl	8002890 <InicializoPines>
	delay_t(WAIT_1_MS);
 8002580:	2001      	movs	r0, #1
 8002582:	f7fe f9f1 	bl	8000968 <HAL_Delay>
	SetResetPin(1);
 8002586:	2001      	movs	r0, #1
 8002588:	f000 f9b4 	bl	80028f4 <SetResetPin>
	delay_t(WAIT_1_MS);
 800258c:	2001      	movs	r0, #1
 800258e:	f7fe f9eb 	bl	8000968 <HAL_Delay>
	estadoActual = InicializoMRF24();
 8002592:	f7ff fe79 	bl	8002288 <InicializoMRF24>
 8002596:	4603      	mov	r3, r0
 8002598:	461a      	mov	r2, r3
 800259a:	4b03      	ldr	r3, [pc, #12]	@ (80025a8 <MRF24J40Init+0x34>)
 800259c:	701a      	strb	r2, [r3, #0]
	return estadoActual;
 800259e:	4b02      	ldr	r3, [pc, #8]	@ (80025a8 <MRF24J40Init+0x34>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200000ac 	.word	0x200000ac

080025ac <MRF24SetMensajeSalida>:
/**
 * @brief   Paso por referencia la dirección del mensaje a enviar.
 * @param   Puntero al mensaje.
 * @retval  Estado de la operación (ERROR_INESPERADO, OPERACION_REALIZADA).
 */
MRF24_State_t MRF24SetMensajeSalida(const char * mensaje) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

	if(strlen(mensaje) == VACIO || estadoActual != INICIALIZACION_OK)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <MRF24SetMensajeSalida+0x18>
 80025bc:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <MRF24SetMensajeSalida+0x3c>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MRF24SetMensajeSalida+0x1c>
		return ERROR_INESPERADO;
 80025c4:	2308      	movs	r3, #8
 80025c6:	e00a      	b.n	80025de <MRF24SetMensajeSalida+0x32>
	data_out_s.buffer = mensaje;
 80025c8:	4a08      	ldr	r2, [pc, #32]	@ (80025ec <MRF24SetMensajeSalida+0x40>)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6093      	str	r3, [r2, #8]
	data_out_s.largo_mensaje = (uint8_t) strlen(mensaje);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7fd fdbc 	bl	800014c <strlen>
 80025d4:	4603      	mov	r3, r0
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	4b04      	ldr	r3, [pc, #16]	@ (80025ec <MRF24SetMensajeSalida+0x40>)
 80025da:	711a      	strb	r2, [r3, #4]
	return OPERACION_REALIZADA;
 80025dc:	2307      	movs	r3, #7
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200000ac 	.word	0x200000ac
 80025ec:	200000d4 	.word	0x200000d4

080025f0 <MRF24SetDireccionDestino>:
/**
 * @brief   Configuro la dirección corta del dispositivo con el que me comunicaré.
 * @param   Dirección corta del dispositivo - 2 bytes.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA, OPERACION_REALIZADA).
 */
MRF24_State_t MRF24SetDireccionDestino(uint16_t direccion) {
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	80fb      	strh	r3, [r7, #6]

	if(estadoActual != INICIALIZACION_OK)
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <MRF24SetDireccionDestino+0x28>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MRF24SetDireccionDestino+0x16>
		return OPERACION_NO_REALIZADA;
 8002602:	2306      	movs	r3, #6
 8002604:	e003      	b.n	800260e <MRF24SetDireccionDestino+0x1e>
	data_out_s.destinity_address = direccion;
 8002606:	4a05      	ldr	r2, [pc, #20]	@ (800261c <MRF24SetDireccionDestino+0x2c>)
 8002608:	88fb      	ldrh	r3, [r7, #6]
 800260a:	8053      	strh	r3, [r2, #2]
	return OPERACION_REALIZADA;
 800260c:	2307      	movs	r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr
 8002618:	200000ac 	.word	0x200000ac
 800261c:	200000d4 	.word	0x200000d4

08002620 <MRF24SetPANIDDestino>:
/**
 * @brief   Configuro la PANID del dispositivo con el que me comunicaré.
 * @param   Dirección PANID de dos bytes.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA, OPERACION_REALIZADA).
 */
MRF24_State_t MRF24SetPANIDDestino(uint16_t panid) {
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	80fb      	strh	r3, [r7, #6]

	if(estadoActual != INICIALIZACION_OK)
 800262a:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <MRF24SetPANIDDestino+0x28>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MRF24SetPANIDDestino+0x16>
		return OPERACION_NO_REALIZADA;
 8002632:	2306      	movs	r3, #6
 8002634:	e003      	b.n	800263e <MRF24SetPANIDDestino+0x1e>
	data_out_s.destinity_panid = panid;
 8002636:	4a05      	ldr	r2, [pc, #20]	@ (800264c <MRF24SetPANIDDestino+0x2c>)
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	8013      	strh	r3, [r2, #0]
	return OPERACION_REALIZADA;
 800263c:	2307      	movs	r3, #7
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr
 8002648:	200000ac 	.word	0x200000ac
 800264c:	200000d4 	.word	0x200000d4

08002650 <MRF24TransmitirDato>:
/**
 * @brief   Envío la información almacenada en la estructura de salida.
 * @param   None.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA, TRANSMISION_REALIZADA).
 */
MRF24_State_t MRF24TransmitirDato(void) {
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0

	if(estadoActual != INICIALIZACION_OK)
 8002656:	4b55      	ldr	r3, [pc, #340]	@ (80027ac <MRF24TransmitirDato+0x15c>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MRF24TransmitirDato+0x12>
		return OPERACION_NO_REALIZADA;
 800265e:	2306      	movs	r3, #6
 8002660:	e09f      	b.n	80027a2 <MRF24TransmitirDato+0x152>
	uint8_t pos_mem = 0;
 8002662:	2300      	movs	r3, #0
 8002664:	71fb      	strb	r3, [r7, #7]
	SetLongAddr(pos_mem++, HEAD_LENGTH);
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	71fa      	strb	r2, [r7, #7]
 800266c:	210b      	movs	r1, #11
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fede 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, data_out_s.largo_mensaje + HEAD_LENGTH);
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	1c5a      	adds	r2, r3, #1
 8002678:	71fa      	strb	r2, [r7, #7]
 800267a:	461a      	mov	r2, r3
 800267c:	4b4c      	ldr	r3, [pc, #304]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 800267e:	791b      	ldrb	r3, [r3, #4]
 8002680:	330b      	adds	r3, #11
 8002682:	b2db      	uxtb	r3, r3
 8002684:	4619      	mov	r1, r3
 8002686:	4610      	mov	r0, r2
 8002688:	f7ff fed2 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, DATA | ACK_REQ | INTRA_PAN);			// LSB.
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	71fa      	strb	r2, [r7, #7]
 8002692:	2161      	movs	r1, #97	@ 0x61
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fecb 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, SHORT_S_ADD | SHORT_D_ADD);			// MSB.
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	71fa      	strb	r2, [r7, #7]
 80026a0:	2188      	movs	r1, #136	@ 0x88
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fec4 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, data_config_s.sequence_number++);
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	71fa      	strb	r2, [r7, #7]
 80026ae:	4618      	mov	r0, r3
 80026b0:	4b40      	ldr	r3, [pc, #256]	@ (80027b4 <MRF24TransmitirDato+0x164>)
 80026b2:	789b      	ldrb	r3, [r3, #2]
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	b2d1      	uxtb	r1, r2
 80026b8:	4a3e      	ldr	r2, [pc, #248]	@ (80027b4 <MRF24TransmitirDato+0x164>)
 80026ba:	7091      	strb	r1, [r2, #2]
 80026bc:	4619      	mov	r1, r3
 80026be:	f7ff feb7 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) data_out_s.destinity_panid);
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	1c5a      	adds	r2, r3, #1
 80026c6:	71fa      	strb	r2, [r7, #7]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b39      	ldr	r3, [pc, #228]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	4619      	mov	r1, r3
 80026d2:	4610      	mov	r0, r2
 80026d4:	f7ff feac 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (data_out_s.destinity_panid >> SHIFT_BYTE));
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	71fa      	strb	r2, [r7, #7]
 80026de:	461a      	mov	r2, r3
 80026e0:	4b33      	ldr	r3, [pc, #204]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	0a1b      	lsrs	r3, r3, #8
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	4619      	mov	r1, r3
 80026ec:	4610      	mov	r0, r2
 80026ee:	f7ff fe9f 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) data_out_s.destinity_address);
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	71fa      	strb	r2, [r7, #7]
 80026f8:	461a      	mov	r2, r3
 80026fa:	4b2d      	ldr	r3, [pc, #180]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 80026fc:	885b      	ldrh	r3, [r3, #2]
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	4619      	mov	r1, r3
 8002702:	4610      	mov	r0, r2
 8002704:	f7ff fe94 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (data_out_s.destinity_address >> SHIFT_BYTE));
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	71fa      	strb	r2, [r7, #7]
 800270e:	461a      	mov	r2, r3
 8002710:	4b27      	ldr	r3, [pc, #156]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 8002712:	885b      	ldrh	r3, [r3, #2]
 8002714:	0a1b      	lsrs	r3, r3, #8
 8002716:	b29b      	uxth	r3, r3
 8002718:	b2db      	uxtb	r3, r3
 800271a:	4619      	mov	r1, r3
 800271c:	4610      	mov	r0, r2
 800271e:	f7ff fe87 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) data_config_s.my_address);
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	71fa      	strb	r2, [r7, #7]
 8002728:	461a      	mov	r2, r3
 800272a:	4b22      	ldr	r3, [pc, #136]	@ (80027b4 <MRF24TransmitirDato+0x164>)
 800272c:	8bdb      	ldrh	r3, [r3, #30]
 800272e:	b2db      	uxtb	r3, r3
 8002730:	4619      	mov	r1, r3
 8002732:	4610      	mov	r0, r2
 8002734:	f7ff fe7c 	bl	8002430 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (data_config_s.my_address >> SHIFT_BYTE));
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	71fa      	strb	r2, [r7, #7]
 800273e:	461a      	mov	r2, r3
 8002740:	4b1c      	ldr	r3, [pc, #112]	@ (80027b4 <MRF24TransmitirDato+0x164>)
 8002742:	8bdb      	ldrh	r3, [r3, #30]
 8002744:	0a1b      	lsrs	r3, r3, #8
 8002746:	b29b      	uxth	r3, r3
 8002748:	b2db      	uxtb	r3, r3
 800274a:	4619      	mov	r1, r3
 800274c:	4610      	mov	r0, r2
 800274e:	f7ff fe6f 	bl	8002430 <SetLongAddr>

	for(int8_t i = 0; i < data_out_s.largo_mensaje; i++) {
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	e012      	b.n	800277e <MRF24TransmitirDato+0x12e>

		SetLongAddr(pos_mem++, data_out_s.buffer[i]);
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	1c5a      	adds	r2, r3, #1
 800275c:	71fa      	strb	r2, [r7, #7]
 800275e:	4618      	mov	r0, r3
 8002760:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002768:	4413      	add	r3, r2
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f7ff fe5f 	bl	8002430 <SetLongAddr>
	for(int8_t i = 0; i < data_out_s.largo_mensaje; i++) {
 8002772:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	3301      	adds	r3, #1
 800277a:	b2db      	uxtb	r3, r3
 800277c:	71bb      	strb	r3, [r7, #6]
 800277e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002782:	4a0b      	ldr	r2, [pc, #44]	@ (80027b0 <MRF24TransmitirDato+0x160>)
 8002784:	7912      	ldrb	r2, [r2, #4]
 8002786:	4293      	cmp	r3, r2
 8002788:	dbe6      	blt.n	8002758 <MRF24TransmitirDato+0x108>
	}
	SetLongAddr(pos_mem++, VACIO);
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	71fa      	strb	r2, [r7, #7]
 8002790:	2100      	movs	r1, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff fe4c 	bl	8002430 <SetLongAddr>
	SetShortAddr(TXNCON, TXNACKREQ | TXNTRIG);
 8002798:	2105      	movs	r1, #5
 800279a:	201b      	movs	r0, #27
 800279c:	f7ff fe07 	bl	80023ae <SetShortAddr>
	return TRANSMISION_REALIZADA;
 80027a0:	2301      	movs	r3, #1
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	200000ac 	.word	0x200000ac
 80027b0:	200000d4 	.word	0x200000d4
 80027b4:	200000b0 	.word	0x200000b0

080027b8 <MRF24IsNewMsg>:
/**
 * @brief   Consulto si se levantó la bandera indicando la llegada de un mensaje.
 * @param   None.
 * @retval  Estado de la operación (ERROR_INESPERADO, MSG_PRESENTE, MSG_NO_PRESENTE).
 */
volatile MRF24_State_t MRF24IsNewMsg(void) {
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0

	if(estadoActual != INICIALIZACION_OK)
 80027bc:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <MRF24IsNewMsg+0x2c>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MRF24IsNewMsg+0x10>
		return ERROR_INESPERADO;
 80027c4:	2308      	movs	r3, #8
 80027c6:	e00a      	b.n	80027de <MRF24IsNewMsg+0x26>

	if(!IsMRF24Interrup())
 80027c8:	f000 f8a6 	bl	8002918 <IsMRF24Interrup>
 80027cc:	4603      	mov	r3, r0
 80027ce:	f083 0301 	eor.w	r3, r3, #1
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MRF24IsNewMsg+0x24>
		return MSG_PRESENTE;
 80027d8:	2302      	movs	r3, #2
 80027da:	e000      	b.n	80027de <MRF24IsNewMsg+0x26>
	return MSG_NO_PRESENTE;
 80027dc:	2303      	movs	r3, #3
}
 80027de:	4618      	mov	r0, r3
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	200000ac 	.word	0x200000ac

080027e8 <MRF24ReciboPaquete>:
/**
 * @brief   Recibir un paquete y dejarlo en el bufer de entrada de mrf24_data_config.
 * @param   None.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA, MSG_LEIDO).
 */
MRF24_State_t MRF24ReciboPaquete(void) {
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0

	if(estadoActual != INICIALIZACION_OK)
 80027ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002860 <MRF24ReciboPaquete+0x78>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MRF24ReciboPaquete+0x12>
		return OPERACION_NO_REALIZADA;
 80027f6:	2306      	movs	r3, #6
 80027f8:	e02e      	b.n	8002858 <MRF24ReciboPaquete+0x70>
	uint8_t index;
	uint8_t largo_mensaje;
	SetLongAddr(BBREG1, RXDECINV);
 80027fa:	2104      	movs	r1, #4
 80027fc:	2039      	movs	r0, #57	@ 0x39
 80027fe:	f7ff fe17 	bl	8002430 <SetLongAddr>
	SetShortAddr(RXFLUSH, DATAONLY);
 8002802:	2104      	movs	r1, #4
 8002804:	200d      	movs	r0, #13
 8002806:	f7ff fdd2 	bl	80023ae <SetShortAddr>
	largo_mensaje = GetLongAddr(RX_FIFO);
 800280a:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800280e:	f7ff fe33 	bl	8002478 <GetLongAddr>
 8002812:	4603      	mov	r3, r0
 8002814:	71bb      	strb	r3, [r7, #6]

	for(index = 0; index < largo_mensaje - FCS_LQI_RSSI; index++) {
 8002816:	2300      	movs	r3, #0
 8002818:	71fb      	strb	r3, [r7, #7]
 800281a:	e010      	b.n	800283e <MRF24ReciboPaquete+0x56>

		data_in_s.buffer[index] = GetLongAddr(RX_FIFO + HEAD_LENGTH + index - 1);//////////////////////////////
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	b29b      	uxth	r3, r3
 8002820:	f203 330a 	addw	r3, r3, #778	@ 0x30a
 8002824:	b29b      	uxth	r3, r3
 8002826:	79fc      	ldrb	r4, [r7, #7]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff fe25 	bl	8002478 <GetLongAddr>
 800282e:	4603      	mov	r3, r0
 8002830:	461a      	mov	r2, r3
 8002832:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <MRF24ReciboPaquete+0x7c>)
 8002834:	4423      	add	r3, r4
 8002836:	719a      	strb	r2, [r3, #6]
	for(index = 0; index < largo_mensaje - FCS_LQI_RSSI; index++) {
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	3301      	adds	r3, #1
 800283c:	71fb      	strb	r3, [r7, #7]
 800283e:	79fa      	ldrb	r2, [r7, #7]
 8002840:	79bb      	ldrb	r3, [r7, #6]
 8002842:	3b04      	subs	r3, #4
 8002844:	429a      	cmp	r2, r3
 8002846:	dbe9      	blt.n	800281c <MRF24ReciboPaquete+0x34>
	}
	SetLongAddr(BBREG1, VACIO);
 8002848:	2100      	movs	r1, #0
 800284a:	2039      	movs	r0, #57	@ 0x39
 800284c:	f7ff fdf0 	bl	8002430 <SetLongAddr>
	(void)GetShortAddr(INTSTAT);
 8002850:	2031      	movs	r0, #49	@ 0x31
 8002852:	f7ff fdcc 	bl	80023ee <GetShortAddr>
	return MSG_LEIDO;
 8002856:	2304      	movs	r3, #4
}
 8002858:	4618      	mov	r0, r3
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bd90      	pop	{r4, r7, pc}
 8002860:	200000ac 	.word	0x200000ac
 8002864:	200000e0 	.word	0x200000e0

08002868 <MRF24GetMensajeEntrada>:
/**
 * @brief   Devuelvo un puntero al mensaje recibido por RF.
 * @param   None.
 * @retval  Puntero a la cadena recibida.
 */
unsigned char * MRF24GetMensajeEntrada(void) {
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0

	return data_in_s.buffer;
 800286c:	4b02      	ldr	r3, [pc, #8]	@ (8002878 <MRF24GetMensajeEntrada+0x10>)
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	200000e6 	.word	0x200000e6

0800287c <MRF24GetMiPANID>:
/**
 * @brief   Obtengo el PANID en el que estoy.
 * @param   None.
 * @retval  La dirección de 2 bytes de mi PANID.
 */
uint16_t MRF24GetMiPANID(void) {
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0

	return data_config_s.my_panid;
 8002880:	4b02      	ldr	r3, [pc, #8]	@ (800288c <MRF24GetMiPANID+0x10>)
 8002882:	8b9b      	ldrh	r3, [r3, #28]
}
 8002884:	4618      	mov	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	200000b0 	.word	0x200000b0

08002890 <InicializoPines>:
/**
 * @brief  Inicialización del hardware relacionado con el módulo
 * @param  None
 * @retval None
 */
void InicializoPines(void){
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0

    SetCSPin(1);
 8002894:	2001      	movs	r0, #1
 8002896:	f000 f809 	bl	80028ac <SetCSPin>
    SetWakePin(1);
 800289a:	2001      	movs	r0, #1
 800289c:	f000 f818 	bl	80028d0 <SetWakePin>
    SetResetPin(0);
 80028a0:	2000      	movs	r0, #0
 80028a2:	f000 f827 	bl	80028f4 <SetResetPin>
    return;
 80028a6:	bf00      	nop
}
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <SetCSPin>:
/**
 * @brief  Escribo en el pin destinado a CS
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetCSPin(bool_t estado){
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_CS_GPIO_Port, MRF24_CS_Pin, estado);
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	461a      	mov	r2, r3
 80028ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028be:	4803      	ldr	r0, [pc, #12]	@ (80028cc <SetCSPin+0x20>)
 80028c0:	f7fe faf5 	bl	8000eae <HAL_GPIO_WritePin>
    return;
 80028c4:	bf00      	nop
}
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40010800 	.word	0x40010800

080028d0 <SetWakePin>:
/**
 * @brief  Escribo en el pin destinado a Wake
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetWakePin(bool_t estado){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_WAKE_GPIO_Port, MRF24_WAKE_Pin, estado);
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	461a      	mov	r2, r3
 80028de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028e2:	4803      	ldr	r0, [pc, #12]	@ (80028f0 <SetWakePin+0x20>)
 80028e4:	f7fe fae3 	bl	8000eae <HAL_GPIO_WritePin>
    return;
 80028e8:	bf00      	nop
}
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40010800 	.word	0x40010800

080028f4 <SetResetPin>:
/**
 * @brief  Escribo en el pin destinado a Reset
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetResetPin(bool_t estado){
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_RESET_GPIO_Port, MRF24_RESET_Pin, estado);
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	461a      	mov	r2, r3
 8002902:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002906:	4803      	ldr	r0, [pc, #12]	@ (8002914 <SetResetPin+0x20>)
 8002908:	f7fe fad1 	bl	8000eae <HAL_GPIO_WritePin>
    return;
 800290c:	bf00      	nop
}
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40010800 	.word	0x40010800

08002918 <IsMRF24Interrup>:

/**
 * @brief  Devuelvo el estado del pin interrup del módulo
 * @retval Booleano
 */
volatile bool_t IsMRF24Interrup(void) {
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0

	return HAL_GPIO_ReadPin(MRF24_INTERRUP_GPIO_Port, MRF24_INTERRUP_Pin);
 800291c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002920:	4805      	ldr	r0, [pc, #20]	@ (8002938 <IsMRF24Interrup+0x20>)
 8002922:	f7fe faad 	bl	8000e80 <HAL_GPIO_ReadPin>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	bf14      	ite	ne
 800292c:	2301      	movne	r3, #1
 800292e:	2300      	moveq	r3, #0
 8002930:	b2db      	uxtb	r3, r3
}
 8002932:	4618      	mov	r0, r3
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40010800 	.word	0x40010800

0800293c <WriteByteSPIPort>:
/**
 * @brief  Escribo en el puerto SPI
 * @param  Dato - 1 byte
 * @retval None
 */
void WriteByteSPIPort(uint8_t dato){
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	71fb      	strb	r3, [r7, #7]

	HAL_SPI_Transmit(&hspi1, &dato, _1_BYTE, TIME_OUT_SPI);
 8002946:	1df9      	adds	r1, r7, #7
 8002948:	2364      	movs	r3, #100	@ 0x64
 800294a:	2201      	movs	r2, #1
 800294c:	4803      	ldr	r0, [pc, #12]	@ (800295c <WriteByteSPIPort+0x20>)
 800294e:	f7fe ff41 	bl	80017d4 <HAL_SPI_Transmit>
    return;
 8002952:	bf00      	nop
}
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20000050 	.word	0x20000050

08002960 <Write2ByteSPIPort>:
/**
 * @brief  Escribo en el puerto SPI
 * @param  Dato - 1 byte
 * @retval None
 */
void Write2ByteSPIPort(uint16_t dato){
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	80fb      	strh	r3, [r7, #6]

	uint8_t dato_partido = (uint8_t) (dato >> SHIFT_BYTE);
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	b29b      	uxth	r3, r3
 8002970:	b2db      	uxtb	r3, r3
 8002972:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi1, &dato_partido, _1_BYTE, TIME_OUT_SPI);
 8002974:	f107 010f 	add.w	r1, r7, #15
 8002978:	2364      	movs	r3, #100	@ 0x64
 800297a:	2201      	movs	r2, #1
 800297c:	4808      	ldr	r0, [pc, #32]	@ (80029a0 <Write2ByteSPIPort+0x40>)
 800297e:	f7fe ff29 	bl	80017d4 <HAL_SPI_Transmit>
	dato_partido = (uint8_t) dato;
 8002982:	88fb      	ldrh	r3, [r7, #6]
 8002984:	b2db      	uxtb	r3, r3
 8002986:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi1, &dato_partido, _1_BYTE, TIME_OUT_SPI);
 8002988:	f107 010f 	add.w	r1, r7, #15
 800298c:	2364      	movs	r3, #100	@ 0x64
 800298e:	2201      	movs	r2, #1
 8002990:	4803      	ldr	r0, [pc, #12]	@ (80029a0 <Write2ByteSPIPort+0x40>)
 8002992:	f7fe ff1f 	bl	80017d4 <HAL_SPI_Transmit>
    return;
 8002996:	bf00      	nop
}
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000050 	.word	0x20000050

080029a4 <ReadByteSPIPort>:
/**
 * @brief  Leo en el puerto SPI
 * @param  None
 * @retval Dato - 1 byte
 */
uint8_t ReadByteSPIPort(void){
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0

	uint8_t dato = 0x01;
 80029aa:	2301      	movs	r3, #1
 80029ac:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Receive(&hspi1, &dato, _1_BYTE, TIME_OUT_SPI);
 80029ae:	1df9      	adds	r1, r7, #7
 80029b0:	2364      	movs	r3, #100	@ 0x64
 80029b2:	2201      	movs	r2, #1
 80029b4:	4803      	ldr	r0, [pc, #12]	@ (80029c4 <ReadByteSPIPort+0x20>)
 80029b6:	f7ff f851 	bl	8001a5c <HAL_SPI_Receive>
	return dato;
 80029ba:	79fb      	ldrb	r3, [r7, #7]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000050 	.word	0x20000050

080029c8 <memset>:
 80029c8:	4603      	mov	r3, r0
 80029ca:	4402      	add	r2, r0
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memset+0xa>
 80029d0:	4770      	bx	lr
 80029d2:	f803 1b01 	strb.w	r1, [r3], #1
 80029d6:	e7f9      	b.n	80029cc <memset+0x4>

080029d8 <strncpy>:
 80029d8:	4603      	mov	r3, r0
 80029da:	b510      	push	{r4, lr}
 80029dc:	3901      	subs	r1, #1
 80029de:	b132      	cbz	r2, 80029ee <strncpy+0x16>
 80029e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80029e4:	3a01      	subs	r2, #1
 80029e6:	f803 4b01 	strb.w	r4, [r3], #1
 80029ea:	2c00      	cmp	r4, #0
 80029ec:	d1f7      	bne.n	80029de <strncpy+0x6>
 80029ee:	2100      	movs	r1, #0
 80029f0:	441a      	add	r2, r3
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d100      	bne.n	80029f8 <strncpy+0x20>
 80029f6:	bd10      	pop	{r4, pc}
 80029f8:	f803 1b01 	strb.w	r1, [r3], #1
 80029fc:	e7f9      	b.n	80029f2 <strncpy+0x1a>
	...

08002a00 <__libc_init_array>:
 8002a00:	b570      	push	{r4, r5, r6, lr}
 8002a02:	2600      	movs	r6, #0
 8002a04:	4d0c      	ldr	r5, [pc, #48]	@ (8002a38 <__libc_init_array+0x38>)
 8002a06:	4c0d      	ldr	r4, [pc, #52]	@ (8002a3c <__libc_init_array+0x3c>)
 8002a08:	1b64      	subs	r4, r4, r5
 8002a0a:	10a4      	asrs	r4, r4, #2
 8002a0c:	42a6      	cmp	r6, r4
 8002a0e:	d109      	bne.n	8002a24 <__libc_init_array+0x24>
 8002a10:	f000 f822 	bl	8002a58 <_init>
 8002a14:	2600      	movs	r6, #0
 8002a16:	4d0a      	ldr	r5, [pc, #40]	@ (8002a40 <__libc_init_array+0x40>)
 8002a18:	4c0a      	ldr	r4, [pc, #40]	@ (8002a44 <__libc_init_array+0x44>)
 8002a1a:	1b64      	subs	r4, r4, r5
 8002a1c:	10a4      	asrs	r4, r4, #2
 8002a1e:	42a6      	cmp	r6, r4
 8002a20:	d105      	bne.n	8002a2e <__libc_init_array+0x2e>
 8002a22:	bd70      	pop	{r4, r5, r6, pc}
 8002a24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a28:	4798      	blx	r3
 8002a2a:	3601      	adds	r6, #1
 8002a2c:	e7ee      	b.n	8002a0c <__libc_init_array+0xc>
 8002a2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a32:	4798      	blx	r3
 8002a34:	3601      	adds	r6, #1
 8002a36:	e7f2      	b.n	8002a1e <__libc_init_array+0x1e>
 8002a38:	08002ac4 	.word	0x08002ac4
 8002a3c:	08002ac4 	.word	0x08002ac4
 8002a40:	08002ac4 	.word	0x08002ac4
 8002a44:	08002ac8 	.word	0x08002ac8

08002a48 <strcpy>:
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a4e:	f803 2b01 	strb.w	r2, [r3], #1
 8002a52:	2a00      	cmp	r2, #0
 8002a54:	d1f9      	bne.n	8002a4a <strcpy+0x2>
 8002a56:	4770      	bx	lr

08002a58 <_init>:
 8002a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5a:	bf00      	nop
 8002a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a5e:	bc08      	pop	{r3}
 8002a60:	469e      	mov	lr, r3
 8002a62:	4770      	bx	lr

08002a64 <_fini>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	bf00      	nop
 8002a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a6a:	bc08      	pop	{r3}
 8002a6c:	469e      	mov	lr, r3
 8002a6e:	4770      	bx	lr
