// Seed: 1037754269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd61,
    parameter id_5 = 32'd54,
    parameter id_7 = 32'd26
) (
    id_1,
    id_2[id_5 : id_4],
    _id_3,
    _id_4[id_3 : id_7],
    _id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  input wire id_6;
  input wire _id_5;
  output logic [7:0] _id_4;
  inout wire _id_3;
  input logic [7:0] id_2;
  output wire id_1;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_8,
      id_6
  );
endmodule
