<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyCPU1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Computer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Computer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Computer.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Computer_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Computer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Computer_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Computer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Computer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder38.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Decoder38.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decoder38.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder38.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decoder38.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ImmeExt.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ImmeExt.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ImmeExt.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ImmeExt.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ImmeExt.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imme_Seperator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Imme_Seperator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imme_Seperator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Imme_Seperator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Imme_Seperator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Seperator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Instruction_Seperator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_Seperator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Seperator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Seperator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Seperator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_ALU_OP.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_ALU_OP.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_ALU_OP.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_ALU_OP.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux_ALU_OP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_LB.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_LB.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_LB.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_LB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux_LB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_PC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_PC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux_PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_Reg.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_Reg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MyCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MyCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MyCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MyCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyCPU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MyCPU.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MyCPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MyCPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MyCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MyCPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MyCPU1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MyCPU1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="MyCPU1.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IBS" xil_pn:name="MyCPU1.ibs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="MyCPU1.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MyCPU1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="MyCPU1.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="MyCPU1.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MyCPU1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MyCPU1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MyCPU1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MyCPU1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="MyCPU1.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyCPU1.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MyCPU1.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MyCPU1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MyCPU1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="MyCPU1.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MyCPU1.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MyCPU1.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MyCPU1_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyCPU1_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="MyCPU1_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyCPU1_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MyCPU1_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyCPU1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyCPU1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyCPU1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyCPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyCPU_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyCPU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Oprand_Seperator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Oprand_Seperator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Oprand_Seperator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Oprand_Seperator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Oprand_Seperator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCHighExtender.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PCHighExtender.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCHighExtender.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PCHighExtender.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCHighExtender.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCHighExtender_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Adder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC_Adder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_Adder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC_Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Seperator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC_Seperator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_Seperator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Seperator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC_Seperator.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Seperator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Register32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Register32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterField.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RegisterField.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterField.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegisterField.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterField.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Register_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Register_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegistersField.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RegistersField.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegistersField.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegistersField.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegistersField.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SRAM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SRAM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SRAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SRAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShamtExt.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ShamtExt.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShamtExt.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ShamtExt.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShamtExt.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TriState.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TriState.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_logic_shift.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="alu_logic_shift.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_logic_shift.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu_logic_shift.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu_logic_shift.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/fit/MyCPU1_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/fit/MyCPU1_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/fit/MyCPU1_timesim.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testComputer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testComputer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testComputer_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testComputer_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testImmeExt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testImmeExt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testImmeSeperator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testImmeSeperator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testInstructionSeperator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testInstructionSeperator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX_ALU_OP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX_ALU_OP_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX_LB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX_LB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX_MDR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX_MDR_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX_PC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX_Reg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX_Reg_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testOperandSeperator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testOperandSeperator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testPCHighExtender_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testPCHighExtender_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testPC_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testPC_Adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testPC_Seperator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testPC_Seperator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testRF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testRF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testRegister32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testRegister32_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testSRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testSRAM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testShamtExt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testShamtExt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testTriState_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testTriState_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490369238" xil_pn:name="TRANEXT_compLibraries_CPLD" xil_pn:prop_ck="-84089622777923343" xil_pn:start_ts="1490369238">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1492270842" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492270842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492309647" xil_pn:in_ck="-7485373698308121275" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492309647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Seperator.vhd"/>
      <outfile xil_pn:name="MyCPU.vhd"/>
      <outfile xil_pn:name="Oprand_Seperator.vhd"/>
      <outfile xil_pn:name="cpu_test.vhd"/>
      <outfile xil_pn:name="source/ALU.vhd"/>
      <outfile xil_pn:name="source/CU.vhd"/>
      <outfile xil_pn:name="source/Computer.vhd"/>
      <outfile xil_pn:name="source/Decoder38.vhd"/>
      <outfile xil_pn:name="source/ImmeExt.vhd"/>
      <outfile xil_pn:name="source/Imme_Seperator.vhd"/>
      <outfile xil_pn:name="source/Mux_ALU_OP.vhd"/>
      <outfile xil_pn:name="source/Mux_LB.vhd"/>
      <outfile xil_pn:name="source/Mux_MDR.vhd"/>
      <outfile xil_pn:name="source/Mux_PC.vhd"/>
      <outfile xil_pn:name="source/Mux_Reg.vhd"/>
      <outfile xil_pn:name="source/PCHighExtender.vhd"/>
      <outfile xil_pn:name="source/PC_Adder.vhd"/>
      <outfile xil_pn:name="source/PC_Seperator.vhd"/>
      <outfile xil_pn:name="source/Register32.vhd"/>
      <outfile xil_pn:name="source/RegisterField.vhd"/>
      <outfile xil_pn:name="source/Register_32.vhd"/>
      <outfile xil_pn:name="source/SRAM.vhd"/>
      <outfile xil_pn:name="source/ShamtExt.vhd"/>
      <outfile xil_pn:name="source/TriState.vhd"/>
      <outfile xil_pn:name="source/alu_logic_shift.vhd"/>
      <outfile xil_pn:name="source/testALU.vhd"/>
      <outfile xil_pn:name="source/testComputer.vhd"/>
      <outfile xil_pn:name="source/testImmeExt.vhd"/>
      <outfile xil_pn:name="source/testImmeSeperator.vhd"/>
      <outfile xil_pn:name="source/testInstructionSeperator.vhd"/>
      <outfile xil_pn:name="source/testMUX_LB.vhd"/>
      <outfile xil_pn:name="source/testMUX_MDR.vhd"/>
      <outfile xil_pn:name="source/testMUX_PC.vhd"/>
      <outfile xil_pn:name="source/testOperandSeperator.vhd"/>
      <outfile xil_pn:name="source/testPCHighExtender.vhd"/>
      <outfile xil_pn:name="source/testPC_Adder.vhd"/>
      <outfile xil_pn:name="source/testPC_Seperator.vhd"/>
      <outfile xil_pn:name="source/testRegister32.vhd"/>
      <outfile xil_pn:name="source/testSRAM.vhd"/>
      <outfile xil_pn:name="source/testShamtExt.vhd"/>
      <outfile xil_pn:name="source/testTriState.vhd"/>
      <outfile xil_pn:name="source/test_CU.vhd"/>
      <outfile xil_pn:name="testMUX_ALU_OP.vhd"/>
      <outfile xil_pn:name="testMUX_Reg.vhd"/>
      <outfile xil_pn:name="testRF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492309074" xil_pn:in_ck="-8976754647023043861" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3682433518378203021" xil_pn:start_ts="1492309072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492309649" xil_pn:in_ck="-7485373698308121275" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492309649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Seperator.vhd"/>
      <outfile xil_pn:name="MyCPU.vhd"/>
      <outfile xil_pn:name="Oprand_Seperator.vhd"/>
      <outfile xil_pn:name="cpu_test.vhd"/>
      <outfile xil_pn:name="source/ALU.vhd"/>
      <outfile xil_pn:name="source/CU.vhd"/>
      <outfile xil_pn:name="source/Computer.vhd"/>
      <outfile xil_pn:name="source/Decoder38.vhd"/>
      <outfile xil_pn:name="source/ImmeExt.vhd"/>
      <outfile xil_pn:name="source/Imme_Seperator.vhd"/>
      <outfile xil_pn:name="source/Mux_ALU_OP.vhd"/>
      <outfile xil_pn:name="source/Mux_LB.vhd"/>
      <outfile xil_pn:name="source/Mux_MDR.vhd"/>
      <outfile xil_pn:name="source/Mux_PC.vhd"/>
      <outfile xil_pn:name="source/Mux_Reg.vhd"/>
      <outfile xil_pn:name="source/PCHighExtender.vhd"/>
      <outfile xil_pn:name="source/PC_Adder.vhd"/>
      <outfile xil_pn:name="source/PC_Seperator.vhd"/>
      <outfile xil_pn:name="source/Register32.vhd"/>
      <outfile xil_pn:name="source/RegisterField.vhd"/>
      <outfile xil_pn:name="source/Register_32.vhd"/>
      <outfile xil_pn:name="source/SRAM.vhd"/>
      <outfile xil_pn:name="source/ShamtExt.vhd"/>
      <outfile xil_pn:name="source/TriState.vhd"/>
      <outfile xil_pn:name="source/alu_logic_shift.vhd"/>
      <outfile xil_pn:name="source/testALU.vhd"/>
      <outfile xil_pn:name="source/testComputer.vhd"/>
      <outfile xil_pn:name="source/testImmeExt.vhd"/>
      <outfile xil_pn:name="source/testImmeSeperator.vhd"/>
      <outfile xil_pn:name="source/testInstructionSeperator.vhd"/>
      <outfile xil_pn:name="source/testMUX_LB.vhd"/>
      <outfile xil_pn:name="source/testMUX_MDR.vhd"/>
      <outfile xil_pn:name="source/testMUX_PC.vhd"/>
      <outfile xil_pn:name="source/testOperandSeperator.vhd"/>
      <outfile xil_pn:name="source/testPCHighExtender.vhd"/>
      <outfile xil_pn:name="source/testPC_Adder.vhd"/>
      <outfile xil_pn:name="source/testPC_Seperator.vhd"/>
      <outfile xil_pn:name="source/testRegister32.vhd"/>
      <outfile xil_pn:name="source/testSRAM.vhd"/>
      <outfile xil_pn:name="source/testShamtExt.vhd"/>
      <outfile xil_pn:name="source/testTriState.vhd"/>
      <outfile xil_pn:name="source/test_CU.vhd"/>
      <outfile xil_pn:name="testMUX_ALU_OP.vhd"/>
      <outfile xil_pn:name="testMUX_Reg.vhd"/>
      <outfile xil_pn:name="testRF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492309654" xil_pn:in_ck="-7485373698308121275" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1591366848068611396" xil_pn:start_ts="1492309649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testComputer_beh.prj"/>
      <outfile xil_pn:name="testComputer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492309654" xil_pn:in_ck="-1725907967583474119" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4406621556007590065" xil_pn:start_ts="1492309654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testComputer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490368659" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490368658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492267725" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="736452529283509402" xil_pn:start_ts="1492267725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492267932" xil_pn:in_ck="-2527061534904160674" xil_pn:name="TRANEXT_xstsynthesize_CPLD" xil_pn:prop_ck="-4929992474002021374" xil_pn:start_ts="1492267789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Computer.lso"/>
      <outfile xil_pn:name="Computer.ngc"/>
      <outfile xil_pn:name="Computer.ngr"/>
      <outfile xil_pn:name="Computer.prj"/>
      <outfile xil_pn:name="Computer.stx"/>
      <outfile xil_pn:name="Computer.syr"/>
      <outfile xil_pn:name="Computer.xst"/>
      <outfile xil_pn:name="Computer_stx_beh.prj"/>
      <outfile xil_pn:name="Computer_vhdl.prj"/>
      <outfile xil_pn:name="Computer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490368669" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1393408276587550007" xil_pn:start_ts="1490368669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1490368847" xil_pn:in_ck="3746821881269445" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1801237763891914866" xil_pn:start_ts="1490368842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369474" xil_pn:in_ck="3746821881269446" xil_pn:name="TRANEXT_vm6File_xc9500" xil_pn:prop_ck="-7266660267166645605" xil_pn:start_ts="1490369467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369476" xil_pn:in_ck="3746821881278310" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-9204593535224376705" xil_pn:start_ts="1490369474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369514" xil_pn:in_ck="3746821881271875" xil_pn:name="TRANEXT_createIBISModel_xc9500" xil_pn:prop_ck="-3084589074000578452" xil_pn:start_ts="1490369511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369502" xil_pn:in_ck="3746821881278310" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1490369499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369515" xil_pn:in_ck="3746821881262417" xil_pn:name="TRAN_lockPins" xil_pn:start_ts="1490369515">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1490369509" xil_pn:in_ck="3746821881269443" xil_pn:name="TRAN_postFitSimModel" xil_pn:prop_ck="5651055126223361081" xil_pn:start_ts="1490369505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
