<strong>verilog-read-sub-decls-gate</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-read-sub-decls-gate SUBMODDECLS COMMENT SUBMOD END-INST-POINT)<br/>
<br/>
For `verilog-read-sub-decls', read lines of UDP gate decl until none match.<br/>
Inserts the list of signals found.