{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652690916448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652690916448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:48:36 2022 " "Processing started: Mon May 16 16:48:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652690916448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652690916448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mea -c mea " "Command: quartus_map --read_settings_files=on --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652690916448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652690916666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Division-behav " "Found design unit 1: Clock_Division-behav" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/Clock_Division.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Division " "Found entity 1: Clock_Division" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/Clock_Division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690916918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_scoure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_scoure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_scoure-behav " "Found design unit 1: switch_scoure-behav" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/switch_scoure.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916919 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_scoure " "Found entity 1: switch_scoure" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/switch_scoure.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690916919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_add-behav " "Found design unit 1: count_add-behav" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/count_add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916921 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_add " "Found entity 1: count_add" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/count_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690916921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smg_display-behav " "Found design unit 1: smg_display-behav" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916922 ""} { "Info" "ISGN_ENTITY_NAME" "1 smg_display " "Found entity 1: smg_display" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690916922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mea " "Found entity 1: mea" {  } { { "mea.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/mea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690916923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690916923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smg_display " "Elaborating entity \"smg_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652690916965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "smg_display.vhd" "Div1" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "smg_display.vhd" "Mod2" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "smg_display.vhd" "Div0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "smg_display.vhd" "Mod1" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "smg_display.vhd" "Mod0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "smg_display.vhd" "Div2" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "smg_display.vhd" "Mod3" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "smg_display.vhd" "Div5" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "smg_display.vhd" "Mod6" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "smg_display.vhd" "Div4" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "smg_display.vhd" "Mod5" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "smg_display.vhd" "Div3" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "smg_display.vhd" "Mod4" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "smg_display.vhd" "Div6" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "smg_display.vhd" "Mod7" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917164 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1652690917164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690917371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690917371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690917371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690917371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690917371 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690917371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690917413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690917413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690917424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690917424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690917458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690917458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690917695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690917695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690917740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690917740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690918079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918079 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690918079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690918776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690918776 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690918776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690918863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690918863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690919246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919246 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690919246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690919856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690919856 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690919856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690919956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690919956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690920514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690920514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690920514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690920514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690920514 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690920514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690920554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690920554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690920565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690920565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690920608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690920608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690921139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921139 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690921139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690921826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652690921827 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652690921827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_9af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652690921938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652690921938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[7\] GND " "Pin \"LED8s\[7\]\" is stuck at GND" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/smg_display.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652690934286 "|smg_display|LED8s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652690934286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652690934606 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~18 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~22 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~26 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~30 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~34 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~38 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~42 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~46 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~50 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~18 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~22 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~26 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~30 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~34 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~18 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~22 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~26 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~30 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~34 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~38 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~42 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~46 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~18 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~22 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~26 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~30 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~34 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_30~18 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_30~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_10_result_int\[0\]~22" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_13_result_int\[0\]~28" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_7_result_int\[0\]~16" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_8_result_int\[0\]~18" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_9_result_int\[0\]~20" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_10_result_int\[0\]~22" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_13_result_int\[0\]~28" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_3~18 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_4~22 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_5~26 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_5~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_6~30 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_6~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_1/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690936995 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1652690936995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652690937517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652690937517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12536 " "Implemented 12536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652690938291 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652690938291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12488 " "Implemented 12488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652690938291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652690938291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652690938329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:48:58 2022 " "Processing ended: Mon May 16 16:48:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652690938329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652690938329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652690938329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652690938329 ""}
