MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 20010005
MEM[1]: 2402000a
MEM[2]: 30030002
MEM[3]: ac000000
MEM[4]: ac000000
MEM[5]: ac000000
MEM[6]: 8c040000
MEM[7]: 8c050000
IF: Memory stall during fetch at PC 0x0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 536936453<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 536936453<-[0]
IF: Fetched instruction 0x20010005 from PC 0x0

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 604110858<-[4]
IF: Fetched instruction 0x2402000a from PC 0x4

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 805502978<-[8]
IF: Fetched instruction 0x30030002 from PC 0x8

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2885681152<-[c]
IF: Fetched instruction 0xac000000 from PC 0xc

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[1]
L1 Cache (read hit): 2885681152<-[10]
IF: Fetched instruction 0xac000000 from PC 0x10

CYCLE 64
R[0]: 0
R[1]: 5
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[2]
L1 Cache (read hit): 2885681152<-[14]
IF: Fetched instruction 0xac000000 from PC 0x14

CYCLE 65
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (write hit): [0]<-0
L1 Cache (read hit): 2349072384<-[18]
IF: Fetched instruction 0x8c040000 from PC 0x18

CYCLE 66
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write hit): [0]<-0
L1 Cache (read hit): 2349137920<-[1c]
IF: Fetched instruction 0x8c050000 from PC 0x1c

CYCLE 67
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write hit): [0]<-0
L1 Cache (read hit): 2349203456<-[20]
IF: Fetched instruction 0x8c060000 from PC 0x20

CYCLE 68
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[0]
L1 Cache (read hit): 2349268992<-[24]
IF: Fetched instruction 0x8c070000 from PC 0x24

CYCLE 69
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[4]
L1 Cache (read hit): 0<-[0]
L1 Cache (read hit): 1007157283<-[28]
IF: Fetched instruction 0x3c080023 from PC 0x28

CYCLE 70
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[5]
L1 Cache (read hit): 0<-[0]
L1 Cache (read hit): 873005058<-[2c]
IF: Fetched instruction 0x34090002 from PC 0x2c

CYCLE 71
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[6]
L1 Cache (read hit): 0<-[0]
L1 Cache (read hit): 671744001<-[30]
IF: Fetched instruction 0x280a0001 from PC 0x30

CYCLE 72
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[7]
L1 Cache (read hit): 738918401<-[34]
IF: Fetched instruction 0x2c0b0001 from PC 0x34

CYCLE 73
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2293760 to R[8]
L1 Cache (read hit): 2252832<-[38]
IF: Fetched instruction 0x226020 from PC 0x38

CYCLE 74
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[9]
L1 Cache (read hit): 2254881<-[3c]
IF: Fetched instruction 0x226821 from PC 0x3c

CYCLE 75
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[10]
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 76
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[11]
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 58 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 77
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[12]
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 57 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 78
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[13]
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 56 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 79
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 55 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 80
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 54 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 81
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 53 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 82
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 52 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 83
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 51 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 84
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 50 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 85
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 49 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 86
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 48 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 87
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 47 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 88
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 46 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 89
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 45 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 90
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 44 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 91
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 43 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 92
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 42 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 93
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 41 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 94
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 40 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 95
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 39 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 96
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 38 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 97
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 37 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 98
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 36 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 99
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 35 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 100
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 34 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 101
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 33 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 102
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 32 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 103
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 31 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 104
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 30 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 105
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 29 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 106
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 28 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 107
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 27 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 108
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 26 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 109
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 25 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 110
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 24 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 111
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 23 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 112
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 22 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 113
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 21 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 114
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 20 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 115
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 19 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 116
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 18 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 117
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 17 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 118
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 16 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 119
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 15 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 120
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 14 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 121
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 13 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 122
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 12 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 123
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 11 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 124
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 10 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 125
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 9 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 126
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 8 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 127
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 7 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 128
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 6 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 129
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 5 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 130
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 4 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 131
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 3 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 132
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 2 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 133
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 1 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 134
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read hit): 2256932<-[40]
L1 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 135
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2256932<-[40]
IF: Fetched instruction 0x227024 from PC 0x40

CYCLE 136
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2258983<-[44]
IF: Fetched instruction 0x227827 from PC 0x44

CYCLE 137
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2261029<-[48]
IF: Fetched instruction 0x228025 from PC 0x48

CYCLE 138
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2263082<-[4c]
IF: Fetched instruction 0x22882a from PC 0x4c

CYCLE 139
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[14]
L1 Cache (read hit): 4296747<-[50]
IF: Fetched instruction 0x41902b from PC 0x50

CYCLE 140
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967280 to R[15]
L1 Cache (read hit): 104576<-[54]
IF: Fetched instruction 0x19880 from PC 0x54

CYCLE 141
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[16]
L1 Cache (read hit): 172098<-[58]
IF: Fetched instruction 0x2a042 from PC 0x58

CYCLE 142
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[17]
L1 Cache (read hit): 2271266<-[5c]
IF: Fetched instruction 0x22a822 from PC 0x5c

CYCLE 143
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[18]
L1 Cache (read hit): 2273315<-[60]
IF: Fetched instruction 0x22b023 from PC 0x60

CYCLE 144
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 20 to R[19]
L1 Cache (read hit): 0<-[64]
IF: Detected NOP at PC 0x64, entering draining mode.

CYCLE 91
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[20]

CYCLE 146
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967291 to R[21]

CYCLE 147
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: -5
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967291 to R[22]

CYCLE 148
R[0]: 0
R[1]: 5
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 2293760
R[9]: 2
R[10]: 1
R[11]: 1
R[12]: 15
R[13]: 15
R[14]: 0
R[15]: -16
R[16]: 15
R[17]: 1
R[18]: 0
R[19]: 20
R[20]: 5
R[21]: -5
R[22]: -5
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 74.5 nanoseconds.
