{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:56:29 2007 " "Info: Processing started: Wed May 02 18:56:29 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Count\[0\] register Count\[15\] 401.61 MHz 2.49 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 401.61 MHz between source register \"Count\[0\]\" and destination register \"Count\[15\]\" (period= 2.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.276 ns + Longest register register " "Info: + Longest register to register delay is 2.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count\[0\] 1 REG LCFF_X64_Y7_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 9; REG Node = 'Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns Count\[0\]~162 2 COMB LCCOMB_X64_Y7_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 2; COMB Node = 'Count\[0\]~162'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { Count[0] Count[0]~162 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns Count\[1\]~163 3 COMB LCCOMB_X64_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X64_Y7_N2; Fanout = 2; COMB Node = 'Count\[1\]~163'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[0]~162 Count[1]~163 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns Count\[2\]~164 4 COMB LCCOMB_X64_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 2; COMB Node = 'Count\[2\]~164'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[1]~163 Count[2]~164 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns Count\[3\]~165 5 COMB LCCOMB_X64_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; COMB Node = 'Count\[3\]~165'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[2]~164 Count[3]~165 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns Count\[4\]~166 6 COMB LCCOMB_X64_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X64_Y7_N8; Fanout = 2; COMB Node = 'Count\[4\]~166'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[3]~165 Count[4]~166 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns Count\[5\]~167 7 COMB LCCOMB_X64_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X64_Y7_N10; Fanout = 2; COMB Node = 'Count\[5\]~167'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[4]~166 Count[5]~167 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns Count\[6\]~168 8 COMB LCCOMB_X64_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'Count\[6\]~168'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[5]~167 Count[6]~168 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns Count\[7\]~169 9 COMB LCCOMB_X64_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 2; COMB Node = 'Count\[7\]~169'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Count[6]~168 Count[7]~169 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns Count\[8\]~170 10 COMB LCCOMB_X64_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 2; COMB Node = 'Count\[8\]~170'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[7]~169 Count[8]~170 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns Count\[9\]~171 11 COMB LCCOMB_X64_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; COMB Node = 'Count\[9\]~171'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[8]~170 Count[9]~171 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns Count\[10\]~172 12 COMB LCCOMB_X64_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 2; COMB Node = 'Count\[10\]~172'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[9]~171 Count[10]~172 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns Count\[11\]~173 13 COMB LCCOMB_X64_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X64_Y7_N22; Fanout = 2; COMB Node = 'Count\[11\]~173'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[10]~172 Count[11]~173 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns Count\[12\]~174 14 COMB LCCOMB_X64_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 2; COMB Node = 'Count\[12\]~174'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[11]~173 Count[12]~174 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns Count\[13\]~175 15 COMB LCCOMB_X64_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 2; COMB Node = 'Count\[13\]~175'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[12]~174 Count[13]~175 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns Count\[14\]~176 16 COMB LCCOMB_X64_Y7_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'Count\[14\]~176'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[13]~175 Count[14]~176 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.192 ns Count\[15\]~149 17 COMB LCCOMB_X64_Y7_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.192 ns; Loc. = LCCOMB_X64_Y7_N30; Fanout = 1; COMB Node = 'Count\[15\]~149'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Count[14]~176 Count[15]~149 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.276 ns Count\[15\] 18 REG LCFF_X64_Y7_N31 8 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.276 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'Count\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count[15]~149 Count[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 86.51 % ) " "Info: Total cell delay = 1.969 ns ( 86.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 13.49 % ) " "Info: Total interconnect delay = 0.307 ns ( 13.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { Count[0] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { Count[0] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns Count\[15\] 2 REG LCFF_X64_Y7_N31 8 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'Count\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.443 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns Count\[0\] 2 REG LCFF_X64_Y7_N1 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N1; Fanout = 9; REG Node = 'Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { Count[0] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { Count[0] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[0] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Count\[15\] SW\[1\] KEY\[0\] 0.819 ns register " "Info: tsu for register \"Count\[15\]\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 0.819 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.298 ns + Longest pin register " "Info: + Longest pin to register delay is 4.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.414 ns) 2.722 ns Count\[0\]~162 2 COMB LCCOMB_X64_Y7_N0 2 " "Info: 2: + IC(1.309 ns) + CELL(0.414 ns) = 2.722 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 2; COMB Node = 'Count\[0\]~162'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { SW[1] Count[0]~162 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.793 ns Count\[1\]~163 3 COMB LCCOMB_X64_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.793 ns; Loc. = LCCOMB_X64_Y7_N2; Fanout = 2; COMB Node = 'Count\[1\]~163'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[0]~162 Count[1]~163 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.864 ns Count\[2\]~164 4 COMB LCCOMB_X64_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.864 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 2; COMB Node = 'Count\[2\]~164'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[1]~163 Count[2]~164 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.935 ns Count\[3\]~165 5 COMB LCCOMB_X64_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.935 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 2; COMB Node = 'Count\[3\]~165'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[2]~164 Count[3]~165 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.006 ns Count\[4\]~166 6 COMB LCCOMB_X64_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.006 ns; Loc. = LCCOMB_X64_Y7_N8; Fanout = 2; COMB Node = 'Count\[4\]~166'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[3]~165 Count[4]~166 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.077 ns Count\[5\]~167 7 COMB LCCOMB_X64_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.077 ns; Loc. = LCCOMB_X64_Y7_N10; Fanout = 2; COMB Node = 'Count\[5\]~167'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[4]~166 Count[5]~167 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.148 ns Count\[6\]~168 8 COMB LCCOMB_X64_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.148 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'Count\[6\]~168'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[5]~167 Count[6]~168 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.307 ns Count\[7\]~169 9 COMB LCCOMB_X64_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 3.307 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 2; COMB Node = 'Count\[7\]~169'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Count[6]~168 Count[7]~169 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.378 ns Count\[8\]~170 10 COMB LCCOMB_X64_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.378 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 2; COMB Node = 'Count\[8\]~170'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[7]~169 Count[8]~170 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.449 ns Count\[9\]~171 11 COMB LCCOMB_X64_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.449 ns; Loc. = LCCOMB_X64_Y7_N18; Fanout = 2; COMB Node = 'Count\[9\]~171'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[8]~170 Count[9]~171 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.520 ns Count\[10\]~172 12 COMB LCCOMB_X64_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.520 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 2; COMB Node = 'Count\[10\]~172'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[9]~171 Count[10]~172 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.591 ns Count\[11\]~173 13 COMB LCCOMB_X64_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.591 ns; Loc. = LCCOMB_X64_Y7_N22; Fanout = 2; COMB Node = 'Count\[11\]~173'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[10]~172 Count[11]~173 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.662 ns Count\[12\]~174 14 COMB LCCOMB_X64_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.662 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 2; COMB Node = 'Count\[12\]~174'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[11]~173 Count[12]~174 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.733 ns Count\[13\]~175 15 COMB LCCOMB_X64_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.733 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 2; COMB Node = 'Count\[13\]~175'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[12]~174 Count[13]~175 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.804 ns Count\[14\]~176 16 COMB LCCOMB_X64_Y7_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.804 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'Count\[14\]~176'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Count[13]~175 Count[14]~176 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.214 ns Count\[15\]~149 17 COMB LCCOMB_X64_Y7_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 4.214 ns; Loc. = LCCOMB_X64_Y7_N30; Fanout = 1; COMB Node = 'Count\[15\]~149'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Count[14]~176 Count[15]~149 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.298 ns Count\[15\] 18 REG LCFF_X64_Y7_N31 8 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 4.298 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'Count\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count[15]~149 Count[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.989 ns ( 69.54 % ) " "Info: Total cell delay = 2.989 ns ( 69.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 30.46 % ) " "Info: Total interconnect delay = 1.309 ns ( 30.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { SW[1] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { SW[1] SW[1]~combout Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } { 0.000ns 0.000ns 1.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns Count\[15\] 2 REG LCFF_X64_Y7_N31 8 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N31; Fanout = 8; REG Node = 'Count\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { SW[1] Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { SW[1] SW[1]~combout Count[0]~162 Count[1]~163 Count[2]~164 Count[3]~165 Count[4]~166 Count[5]~167 Count[6]~168 Count[7]~169 Count[8]~170 Count[9]~171 Count[10]~172 Count[11]~173 Count[12]~174 Count[13]~175 Count[14]~176 Count[15]~149 Count[15] } { 0.000ns 0.000ns 1.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[15] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[0\] Count\[1\] 10.087 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[0\]\" through register \"Count\[1\]\" is 10.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.443 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns Count\[1\] 2 REG LCFF_X64_Y7_N3 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 9; REG Node = 'Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] Count[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[1] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.394 ns + Longest register pin " "Info: + Longest register to pin delay is 6.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count\[1\] 1 REG LCFF_X64_Y7_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 9; REG Node = 'Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.420 ns) 2.719 ns hex7seg:digit0\|Mux0~15 2 COMB LCCOMB_X28_Y3_N24 1 " "Info: 2: + IC(2.299 ns) + CELL(0.420 ns) = 2.719 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'hex7seg:digit0\|Mux0~15'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { Count[1] hex7seg:digit0|Mux0~15 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(2.798 ns) 6.394 ns HEX0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.877 ns) + CELL(2.798 ns) = 6.394 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 50.33 % ) " "Info: Total cell delay = 3.218 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 49.67 % ) " "Info: Total interconnect delay = 3.176 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { Count[1] hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { Count[1] hex7seg:digit0|Mux0~15 HEX0[0] } { 0.000ns 2.299ns 0.877ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[1] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { Count[1] hex7seg:digit0|Mux0~15 HEX0[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { Count[1] hex7seg:digit0|Mux0~15 HEX0[0] } { 0.000ns 2.299ns 0.877ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Count\[12\] SW\[0\] KEY\[0\] 0.928 ns register " "Info: th for register \"Count\[12\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.443 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.537 ns) 3.443 ns Count\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(2.044 ns) + CELL(0.537 ns) = 3.443 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'Count\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { KEY[0] Count[12] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.63 % ) " "Info: Total cell delay = 1.399 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 59.37 % ) " "Info: Total interconnect delay = 2.044 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.781 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 16; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.510 ns) 2.781 ns Count\[12\] 2 REG LCFF_X64_Y7_N25 9 " "Info: 2: + IC(1.272 ns) + CELL(0.510 ns) = 2.781 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 9; REG Node = 'Count\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { SW[0] Count[12] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part2.VHDL/part2.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 54.26 % ) " "Info: Total cell delay = 1.509 ns ( 54.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 45.74 % ) " "Info: Total interconnect delay = 1.272 ns ( 45.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { SW[0] Count[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { SW[0] SW[0]~combout Count[12] } { 0.000ns 0.000ns 1.272ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { KEY[0] Count[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.443 ns" { KEY[0] KEY[0]~combout Count[12] } { 0.000ns 0.000ns 2.044ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { SW[0] Count[12] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { SW[0] SW[0]~combout Count[12] } { 0.000ns 0.000ns 1.272ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:56:30 2007 " "Info: Processing ended: Wed May 02 18:56:30 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
