Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu May 11 14:31:48 2017
| Host         : i1A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_driver_control_sets_placed.rpt
| Design       : vga_driver
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |              18 |            8 |
| No           | Yes                   | No                     |             723 |          250 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              17 |            8 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+---------------+-------------------------+------------------+----------------+
|  CLK_25MHz_BUFG     |               | RGB[0]_i_1_n_0          |                1 |              1 |
|  CLK_25MHz_BUFG     |               | RGB[1]_i_1_n_0          |                1 |              1 |
|  CLK_25MHz_BUFG     |               | RGB[2]_i_1_n_0          |                1 |              1 |
|  CLK_25MHz_BUFG     |               |                         |                2 |              2 |
|  CLK_25MHz_BUFG     | SRF           | RST_IBUF                |                2 |              7 |
|  CLK_25MHz_BUFG     | Vpos          | RST_IBUF                |                6 |             10 |
|  CLK_divided_BUFG   | SampleCounter |                         |                3 |             10 |
|  CLK_divided_BUFG   | first1_out    | offset                  |                4 |             11 |
|  CLK_1000HZ_reg_n_0 |               | secondCount[13]_i_1_n_0 |                4 |             14 |
|  CLK_IBUF_BUFG      |               | CLK_div_2000Hz          |                4 |             15 |
|  CLK_IBUF_BUFG      |               |                         |                8 |             16 |
|  CLK_IBUF_BUFG      |               | CLK_1000HZ              |                4 |             16 |
|  CLK_IBUF_BUFG      |               | CLK_div_500Hz           |                5 |             17 |
|  CLK_25MHz_BUFG     |               | RST_IBUF                |                8 |             18 |
|  CLK_IBUF_BUFG      |               | CLK_div_250Hz           |                5 |             18 |
|  CLK_divided_BUFG   |               | offset                  |              225 |            640 |
+---------------------+---------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 7      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


