Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Jan 30 15:40:59 2018
| Host         : ubuntu running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 3265        0.031        0.000                      0                 3237        1.845        0.000                       0                  1521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
adc_clk                                           {0.000 4.000}        8.000           125.000         
rx_clk                                            {0.000 2.000}        4.000           250.000         
system_i/clocking_system/clk_wiz_0/inst/clk_in1   {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_1                     {0.000 4.000}        8.000           125.000         
system_i/signal_generator/clk_wiz_1/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0_1                   {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0_1                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clocking_system/clk_wiz_0/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                           0.638        0.000                      0                 3235        0.031        0.000                      0                 3235        3.020        0.000                       0                  1509  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                                       5.845        0.000                       0                     3  
system_i/signal_generator/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0_1                                                                                                                                                                     1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk                      clk_out1_system_clk_wiz_0_1        0.637        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_1  clk_out1_system_clk_wiz_0_1        2.446        0.000                      0                    2        1.808        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clocking_system/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clocking_system/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.210ns (34.480%)  route 4.199ns (65.520%))
  Logic Levels:           5  (LUT2=2 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 5.323 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.765    -2.099    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -0.765 r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.341     0.575    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.699 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.778     1.477    system_i/signal_generator/sig_gen_config/s_axi_wvalid
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.149     1.626 r  system_i/signal_generator/sig_gen_config/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.433     2.059    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.355     2.414 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.312     2.726    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_1
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.850 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.740     3.590    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124     3.714 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.596     4.310    system_i/processing_system/ps_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.589     5.323    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.578     5.901    
                         clock uncertainty           -0.069     5.831    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     4.948    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.334ns (36.690%)  route 4.027ns (63.310%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.759ns = ( 5.241 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.765    -2.099    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -0.765 f  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.341     0.575    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.699 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.778     1.477    system_i/signal_generator/sig_gen_config/s_axi_wvalid
    SLICE_X16Y45         LUT2 (Prop_lut2_I1_O)        0.149     1.626 f  system_i/signal_generator/sig_gen_config/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.433     2.059    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X15Y45         LUT5 (Prop_lut5_I4_O)        0.355     2.414 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.312     2.726    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_1
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.850 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=1, routed)           0.450     3.300    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.424 f  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.714     4.138    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     4.262 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     4.262    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.507     5.241    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y44         FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.517     5.758    
                         clock uncertainty           -0.069     5.689    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.081     5.770    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.675ns (46.814%)  route 3.039ns (53.186%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.715     3.525    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.675ns (46.814%)  route 3.039ns (53.186%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.715     3.525    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.675ns (46.814%)  route 3.039ns (53.186%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.715     3.525    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.675ns (46.814%)  route 3.039ns (53.186%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.715     3.525    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_clk_wiz_0_1 fall@4.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.345%)  route 0.948ns (64.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.731    -2.133    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y80         FDRE                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.615 r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           0.948    -0.667    system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    U18                  IBUFDS                       0.000     4.000 f  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     5.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.957 f  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.357    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.266 f  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.544     1.278    system_i/signal_generator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.517     1.794    
                         clock uncertainty           -0.069     1.725    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     0.891    system_i/signal_generator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.675ns (47.178%)  route 2.995ns (52.822%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.671     3.481    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[4]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.675ns (47.178%)  route 2.995ns (52.822%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.671     3.481    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[5]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.675ns (47.178%)  route 2.995ns (52.822%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.675    -2.189    system_i/receive_chain/config_settings/cfg/inst/aclk
    SLICE_X16Y47         FDRE                                         r  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.671 f  system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[18].FDRE_inst/Q
                         net (fo=5, routed)           0.620    -1.051    system_i/receive_chain/channel_b/axis_decimator_0/inst/cfg_data[2]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    -0.927 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.927    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_i_3_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.377 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.377    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.263 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.263    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.050 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1_carry__1/O[3]
                         net (fo=2, routed)           1.090     1.141    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter1[12]
    SLICE_X11Y50         LUT4 (Prop_lut4_I2_O)        0.306     1.447 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.447    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_i_6_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.845 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.845    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__0_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.614     2.686    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter0_carry__2_n_0
    SLICE_X10Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.810 r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1/O
                         net (fo=16, routed)          0.671     3.481    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.498     5.231    system_i/receive_chain/channel_b/axis_decimator_0/inst/aclk
    SLICE_X12Y51         FDRE                                         r  system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[6]/C
                         clock pessimism              0.403     5.634    
                         clock uncertainty           -0.069     5.564    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     5.040    system_i/receive_chain/channel_b/axis_decimator_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          5.040    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.561    -0.763    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X20Y49         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.067    -0.532    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[17]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.382 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.381    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.328 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.328    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[20]
    SLICE_X20Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.830    -1.183    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X20Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.690    -0.493    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134    -0.359    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.838%)  route 0.193ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.563    -0.761    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X18Y46         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.633 r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[14].FDRE_inst/Q
                         net (fo=2, routed)           0.193    -0.439    system_i/signal_generator/sig_gen_config/inst/cfg_data[14]
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.829    -1.184    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[14]/C
                         clock pessimism              0.685    -0.499    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.016    -0.483    system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.380ns (84.879%)  route 0.068ns (15.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.561    -0.763    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X20Y49         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.067    -0.532    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[17]
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.382 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.381    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.315 r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.315    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[22]
    SLICE_X20Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.830    -1.183    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X20Y50         FDRE                                         r  system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.690    -0.493    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134    -0.359    system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.167%)  route 0.199ns (60.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.563    -0.761    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X18Y46         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.633 r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.199    -0.434    system_i/signal_generator/sig_gen_config/inst/cfg_data[15]
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.829    -1.184    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[15]/C
                         clock pessimism              0.685    -0.499    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.019    -0.480    system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.215    -0.384    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.217    -0.382    system_i/processing_system/ps_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.893    -1.120    system_i/processing_system/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000    -0.431    system_i/processing_system/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.582    -0.742    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.226    -0.375    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.045    -0.330 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.852    -1.161    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.690    -0.471    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092    -0.379    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.552%)  route 0.231ns (55.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.584    -0.740    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.231    -0.367    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045    -0.322 r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_2/O
                         net (fo=1, routed)           0.000    -0.322    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_2_n_0
    SLICE_X3Y49          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.854    -1.159    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.690    -0.469    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092    -0.377    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.566    -0.758    system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.617 r  system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.134    -0.483    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X8Y46          SRLC32E                                      r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.834    -1.179    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.456    -0.723    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.540    system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.673%)  route 0.243ns (63.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.563    -0.761    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X18Y46         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  system_i/signal_generator/sig_gen_config/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.243    -0.376    system_i/signal_generator/sig_gen_config/inst/cfg_data[13]
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.829    -1.184    system_i/signal_generator/sig_gen_config/inst/aclk
    SLICE_X22Y47         FDRE                                         r  system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[13]/C
                         clock pessimism              0.685    -0.499    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.066    -0.433    system_i/signal_generator/sig_gen_config/inst/int_rdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30     system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y53     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y39      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y53     system_i/signal_generator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4___i_has_nd_rdy_pipe.valid_phase_read_del_opt_has_pipe.i_pipe_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y37      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y37     system_i/processing_system/sys_reset_controller/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46      system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    system_i/clocking_system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/signal_generator/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/signal_generator/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0_1
  To Clock:  clk_out1_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   system_i/signal_generator/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/signal_generator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/signal_generator/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/signal_generator/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.470    system_i/receive_chain/adc_streamer/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y33         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 5.283 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.468    system_i/receive_chain/adc_streamer/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.550     5.283    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y34         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.283    
                         clock uncertainty           -0.166     5.117    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.010     5.107    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.454    system_i/receive_chain/adc_streamer/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.448    system_i/receive_chain/adc_streamer/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.546     5.279    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y29         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.279    
                         clock uncertainty           -0.166     5.113    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.010     5.103    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.452    system_i/receive_chain/adc_streamer/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y36         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 adc_dat_a_i[0]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 5.284 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[0] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.445    system_i/receive_chain/adc_streamer/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.551     5.284    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y35         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.284    
                         clock uncertainty           -0.166     5.118    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.010     5.108    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.424    system_i/receive_chain/adc_streamer/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 5.282 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.413    system_i/receive_chain/adc_streamer/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.549     5.282    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.282    
                         clock uncertainty           -0.166     5.116    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.010     5.106    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.418    system_i/receive_chain/adc_streamer/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 5.288 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.404    system_i/receive_chain/adc_streamer/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.555     5.288    system_i/receive_chain/adc_streamer/inst/int_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.288    
                         clock uncertainty           -0.166     5.122    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.010     5.112    system_i/receive_chain/adc_streamer/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.456ns (14.750%)  route 2.636ns (85.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 5.271 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.677    -2.187    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          2.636     0.905    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.538     5.271    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.788    
                         clock uncertainty           -0.069     5.719    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     3.351    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.351    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_clk_wiz_0_1 rise@8.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.456ns (15.317%)  route 2.521ns (84.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.724ns = ( 5.276 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.285     1.285    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.677    -2.187    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.731 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          2.521     0.790    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.162     9.162    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        1.543     5.276    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RDCLK
                         clock pessimism              0.517     5.793    
                         clock uncertainty           -0.069     5.724    
    RAMB36_X0Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     3.356    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  2.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.141ns (10.854%)  route 1.158ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.564    -0.760    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          1.158     0.539    system_i/receive_chain/channel_a/ch_a_writer/inst/aresetn
    RAMB36_X0Y0          FIFO36E1                                     f  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.877    -1.136    system_i/receive_chain/channel_a/ch_a_writer/inst/aclk
    RAMB36_X0Y0          FIFO36E1                                     r  system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.679    
    RAMB36_X0Y0          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -1.268    system_i/receive_chain/channel_a/ch_a_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.141ns (9.713%)  route 1.311ns (90.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.440     0.440    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.564    -0.760    system_i/gpio_interface/gpio_register/inst/aclk
    SLICE_X15Y47         FDRE                                         r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[16].FDRE_inst/Q
                         net (fo=10, routed)          1.311     0.692    system_i/receive_chain/channel_b/ch_b_writer/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.480     0.480    system_i/clocking_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_i/clocking_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1511, routed)        0.874    -1.139    system_i/receive_chain/channel_b/ch_b_writer/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0/WRCLK
                         clock pessimism              0.456    -0.682    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -1.271    system_i/receive_chain/channel_b/ch_b_writer/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          1.271    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  1.963    





