#ifndef __LINUX_REGULATOR_MT6363_H_
#define __LINUX_REGULATOR_MT6363_H_

#include <typedefs.h>

#define LDO_SUPPORT
#define LDO_VOTRIM_SUPPORT

/* Initialize struct linear_range for regulators */
#define REGULATOR_LINEAR_RANGE(_min_uV, _min_sel, _max_sel, _step_uV)	\
{									\
	.min		= _min_uV,					\
	.min_sel	= _min_sel,					\
	.max_sel	= _max_sel,					\
	.step		= _step_uV,					\
}

struct linear_range {
	unsigned int min;
	unsigned int min_sel;
	unsigned int max_sel;
	unsigned int step;
};

enum {
	MT6363_ID_VBUCK1,
	MT6363_ID_VBUCK2,
	MT6363_ID_VBUCK4,
	MT6363_ID_VBUCK5,
	MT6363_ID_VBUCK6,
	MT6363_ID_VSRAM_DIGRF,
	MT6363_ID_VSRAM_MODEM,
	MT6363_ID_VSRAM_CPUB,
	MT6363_ID_VSRAM_CPUM,
	MT6363_ID_VSRAM_CPUL,
	MT6363_ID_VCN15,
	MT6363_ID_VM18,
	MT6319_S6_VBUCK1,
	MT6319_S6_VBUCK3,
	MT6319_S7_VBUCK1,
	MT6319_S7_VBUCK3,
#if (SECOND_PMIC_CHIP == 0x6373)
	MT6373_ID_VBUCK0,
	MT6373_ID_VBUCK1,
	MT6373_ID_VBUCK2,
	MT6373_ID_VBUCK3,
	MT6373_ID_VBUCK4,
	MT6373_ID_VBUCK4_VMDDR,
	MT6373_ID_VBUCK5,
	MT6373_ID_VBUCK6,
	MT6373_ID_VBUCK7,
	MT6373_ID_VBUCK8,
	MT6373_ID_VBUCK9,
	MT6373_ID_VSIM1,
	MT6373_ID_VSIM2,
	MT6373_ID_VMDDR,
	MT6373_ID_VUSB,
	MT6373_ID_VAUX18,
	MT6373_ID_VRF13_AIF,
	MT6373_ID_VRF18_AIF,
	MT6373_ID_VRFIO18_AIF,
	MT6373_ID_VRF09_AIF,
	MT6373_ID_VRF12_AIF,
	MT6373_ID_VANT18,
	MT6373_ID_VSRAM_DIGRF_AIF,
	MT6373_ID_VIBR,
	MT6373_ID_VIO28,
	MT6373_ID_VFP,
	MT6373_ID_VTP,
	MT6373_ID_VMCH,
	MT6373_ID_VMC,
	MT6373_ID_VAUD18,
	MT6373_ID_VCN33_1,
	MT6373_ID_VCN33_2,
	MT6373_ID_VCN33_3,
	MT6373_ID_VCN18IO,
	MT6373_ID_VEFUSE,
#elif (SECOND_PMIC_CHIP == 0x6368)
	MT6368_ID_VBUCK1,
	MT6368_ID_VBUCK2,
	MT6368_ID_VBUCK3,
	MT6368_ID_VBUCK4,
	MT6368_ID_VBUCK5,
	MT6368_ID_VBUCK6,
	MT6368_ID_VPA,
	MT6368_ID_VSIM1,
	MT6368_ID_VSIM2,
	MT6368_ID_VMDDR,
	MT6368_ID_VMDDQ,
	MT6368_ID_VUSB,
	MT6368_ID_VAUX18,
	MT6368_ID_VRF13_AIF,
	MT6368_ID_VRF18_AIF,
	MT6368_ID_VANT18,
	MT6368_ID_VIBR,
	MT6368_ID_VIO28,
	MT6368_ID_VFP,
	MT6368_ID_VTP,
	MT6368_ID_VMCH,
	MT6368_ID_VMC,
	MT6368_ID_VAUD18,
	MT6368_ID_VCN33_1,
	MT6368_ID_VCN33_2,
	MT6368_ID_VEFUSE,
#endif
	MT6363_MAX_REGULATOR,
};

#define MTK_REGULATOR_MAX_NR		MT6363_MAX_REGULATOR

/* Register */
#define MT6363_BUCK_TOP_KEY_PROT_LO                 0x142a
#define MT6363_RG_BUCK_VBUCK1_EN_ADDR               0x240
#define MT6363_RG_BUCK_VBUCK1_EN_SHIFT              1
#define MT6363_RG_BUCK_VBUCK2_EN_ADDR               0x240
#define MT6363_RG_BUCK_VBUCK2_EN_SHIFT              2
#define MT6363_RG_BUCK_VBUCK4_EN_ADDR               0x240
#define MT6363_RG_BUCK_VBUCK4_EN_SHIFT              4
#define MT6363_RG_BUCK_VBUCK5_EN_ADDR               0x240
#define MT6363_RG_BUCK_VBUCK5_EN_SHIFT              5
#define MT6363_RG_BUCK_VBUCK6_EN_ADDR               0x240
#define MT6363_RG_BUCK_VBUCK6_EN_SHIFT              6
#define MT6363_RG_LDO_VSRAM_DIGRF_EN_ADDR           0x243
#define MT6363_RG_LDO_VSRAM_DIGRF_EN_SHIFT          4
#define MT6363_RG_LDO_VSRAM_MODEM_EN_ADDR           0x243
#define MT6363_RG_LDO_VSRAM_MODEM_EN_SHIFT          6
#define MT6363_RG_BUCK_VBUCK1_LP_ADDR               0x246
#define MT6363_RG_BUCK_VBUCK1_LP_SHIFT              1
#define MT6363_RG_BUCK_VBUCK2_LP_ADDR               0x246
#define MT6363_RG_BUCK_VBUCK2_LP_SHIFT              2
#define MT6363_RG_BUCK_VBUCK4_LP_ADDR               0x246
#define MT6363_RG_BUCK_VBUCK4_LP_SHIFT              4
#define MT6363_RG_BUCK_VBUCK5_LP_ADDR               0x246
#define MT6363_RG_BUCK_VBUCK5_LP_SHIFT              5
#define MT6363_RG_BUCK_VBUCK6_LP_ADDR               0x246
#define MT6363_RG_BUCK_VBUCK6_LP_SHIFT              6
#define MT6363_RG_LDO_VSRAM_DIGRF_LP_ADDR           0x249
#define MT6363_RG_LDO_VSRAM_DIGRF_LP_SHIFT          4
#define MT6363_RG_LDO_VSRAM_MODEM_LP_ADDR           0x249
#define MT6363_RG_LDO_VSRAM_MODEM_LP_SHIFT          6
#define MT6363_RG_BUCK_VBUCK1_VOSEL_ADDR            0x24d
#define MT6363_RG_BUCK_VBUCK1_VOSEL_MASK            0xFF
#define MT6363_RG_BUCK_VBUCK2_VOSEL_ADDR            0x24e
#define MT6363_RG_BUCK_VBUCK2_VOSEL_MASK            0xFF
#define MT6363_RG_BUCK_VBUCK4_VOSEL_ADDR            0x250
#define MT6363_RG_BUCK_VBUCK4_VOSEL_MASK            0xFF
#define MT6363_RG_BUCK_VBUCK5_VOSEL_ADDR            0x251
#define MT6363_RG_BUCK_VBUCK5_VOSEL_MASK            0xFF
#define MT6363_RG_BUCK_VBUCK6_VOSEL_ADDR            0x252
#define MT6363_RG_BUCK_VBUCK6_VOSEL_MASK            0xFF
#define MT6363_RG_LDO_VSRAM_DIGRF_VOSEL_ADDR        0x258
#define MT6363_RG_LDO_VSRAM_DIGRF_VOSEL_MASK        0x7F
#define MT6363_RG_LDO_VSRAM_MODEM_VOSEL_ADDR        0x25a
#define MT6363_RG_LDO_VSRAM_MODEM_VOSEL_MASK        0x7F
#define MT6363_BUCK_VBUCK1_WDTDBG_VOSEL_ADDR        0x142d
#define MT6363_BUCK_VBUCK2_WDTDBG_VOSEL_ADDR        0x142e
#define MT6363_BUCK_VBUCK4_WDTDBG_VOSEL_ADDR        0x1430
#define MT6363_BUCK_VBUCK5_WDTDBG_VOSEL_ADDR        0x1431
#define MT6363_BUCK_VBUCK6_WDTDBG_VOSEL_ADDR        0x1432
#define MT6363_RG_VBUCK1_FCCM_ADDR                  0x1a32
#define MT6363_RG_VBUCK1_FCCM_SHIFT                 0
#define MT6363_RG_VBUCK2_FCCM_ADDR                  0x1a32
#define MT6363_RG_VBUCK2_FCCM_SHIFT                 1
#define MT6363_RG_VBUCK4_FCCM_ADDR                  0x1ab2
#define MT6363_RG_VBUCK4_FCCM_SHIFT                 0
#define MT6363_RG_VBUCK5_FCCM_ADDR                  0x1ab2
#define MT6363_RG_VBUCK5_FCCM_SHIFT                 1
#define MT6363_RG_VBUCK6_FCCM_ADDR                  0x1ab2
#define MT6363_RG_VBUCK6_FCCM_SHIFT                 2
#define MT6363_RG_LDO_VSRAM_CPUB_VOSEL_ADDR         0x1b44
#define MT6363_RG_LDO_VSRAM_CPUB_VOSEL_MASK         0x7F
#define MT6363_RG_LDO_VSRAM_CPUM_VOSEL_ADDR         0x1b45
#define MT6363_RG_LDO_VSRAM_CPUM_VOSEL_MASK         0x7F
#define MT6363_RG_LDO_VSRAM_CPUL_VOSEL_ADDR         0x1b46
#define MT6363_RG_LDO_VSRAM_CPUL_VOSEL_MASK         0x7F
#define MT6363_RG_LDO_VCN15_EN_ADDR                 0x1b87
#define MT6363_RG_LDO_VCN15_EN_SHIFT                0
#define MT6363_RG_LDO_VCN15_LP_ADDR                 0x1b87
#define MT6363_RG_LDO_VCN15_LP_SHIFT                1
#define MT6363_RG_LDO_VM18_EN_ADDR                  0x1cbf
#define MT6363_RG_LDO_VM18_EN_SHIFT                 0
#define MT6363_RG_LDO_VM18_LP_ADDR                  0x1cbf
#define MT6363_RG_LDO_VM18_LP_SHIFT                 1
#define MT6363_LDO_VSRAM_DIGRF_WDTDBG_VOSEL_ADDR    0x1d24
#define MT6363_LDO_VSRAM_MODEM_WDTDBG_VOSEL_ADDR    0x1da9
#define MT6363_RG_LDO_VSRAM_CPUB_EN_ADDR            0x1e07
#define MT6363_RG_LDO_VSRAM_CPUB_EN_SHIFT           0
#define MT6363_RG_LDO_VSRAM_CPUB_LP_ADDR            0x1e07
#define MT6363_RG_LDO_VSRAM_CPUB_LP_SHIFT           1
#define MT6363_LDO_VSRAM_CPUB_WDTDBG_VOSEL_ADDR     0x1e0e
#define MT6363_RG_LDO_VSRAM_CPUM_EN_ADDR            0x1e1d
#define MT6363_RG_LDO_VSRAM_CPUM_EN_SHIFT           0
#define MT6363_RG_LDO_VSRAM_CPUM_LP_ADDR            0x1e1d
#define MT6363_RG_LDO_VSRAM_CPUM_LP_SHIFT           1
#define MT6363_LDO_VSRAM_CPUM_WDTDBG_VOSEL_ADDR     0x1e24
#define MT6363_RG_LDO_VSRAM_CPUL_EN_ADDR            0x1e87
#define MT6363_RG_LDO_VSRAM_CPUL_EN_SHIFT           0
#define MT6363_RG_LDO_VSRAM_CPUL_LP_ADDR            0x1e87
#define MT6363_RG_LDO_VSRAM_CPUL_LP_SHIFT           1
#define MT6363_LDO_VSRAM_CPUL_WDTDBG_VOSEL_ADDR     0x1e8e
#define MT6363_RG_VCN15_VOCAL_ADDR                  0x1f13
#define MT6363_RG_VCN15_VOCAL_MASK                  0xF
#define MT6363_RG_VCN15_VOSEL_ADDR                  0x1f14
#define MT6363_RG_VCN15_VOSEL_MASK                  0xF
#define MT6363_RG_VM18_VOCAL_ADDR                   0x1f1f
#define MT6363_RG_VM18_VOCAL_MASK                   0xF
#define MT6363_RG_VM18_VOSEL_ADDR                   0x1f20
#define MT6363_RG_VM18_VOSEL_MASK                   0xF


extern int mt6363_regulator_probe(void);
extern int pmic_scp_set_regulator(const char *name, u32 vosel_reg, u32 volt);

#endif /* __LINUX_REGULATOR_MT6363_H_ */
