/home/everton/OpenFPGA_bitstream_generation/build/openfpga/openfpga -batch -f maskmul_run.openfpga
Reading script file maskmul_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: pcf2place --pcf /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pcf_files/maskmul.pcf           --blif maskmul.blif           --pin_table /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pinmap_sofa_a.csv           --fpga_io_map /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/fpga_io_location.xml           --fpga_fix_pins /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place           --pin_table_direction_convention explicit

Confirm selected options when call command 'pcf2place':
--pcf: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pcf_files/maskmul.pcf
--blif: maskmul.blif
--fpga_io_map: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/fpga_io_location.xml
--pin_table: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pinmap_sofa_a.csv
--fpga_fix_pins: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place
--pin_table_direction_convention: explicit
--no_time_stamp: off
--verbose: off
Read /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pcf_files/maskmul.pcf
Read /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pcf_files/maskmul.pcf took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Read the design constraints from a pcf file: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pcf_files/maskmul.pcf.
Read the blif from a file: maskmul.blif.
Read I/O Location Map
Read I/O Location Map took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Read the I/O location map from an XML file: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/fpga_io_location.xml.
Read I/O Pin Table
Read I/O Pin Table took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Read the I/O pin table from a csv file: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/pinmap_sofa_a.csv.
Convert PCF data to VPR I/O place data
PCF basic check passed
Convert PCF data to VPR I/O place data took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Warning 1: Directory '/home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks' already exists. Will overwrite contents
Write I/O coordinates to a place file '/home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place'
Write I/O coordinates to a place file '/home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place' took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)

Command line to execute: vpr /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml maskmul.blif   --clock_modeling ideal   --device FPGA88   --route_chan_width 60   --absorb_buffer_luts off   --write_rr_graph rr_graph_out.xml   --skip_sync_clustering_and_routing_results on  --fix_clusters /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-09T12:34:30
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml maskmul.blif --clock_modeling ideal --device FPGA88 --route_chan_width 60 --absorb_buffer_luts off --write_rr_graph rr_graph_out.xml --skip_sync_clustering_and_routing_results on --fix_clusters /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place


Architecture file: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml
Circuit name: maskmul

# Loading Architecture Description
Warning 2: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 3: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 4: Model 'frac_lut4' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'frac_lut4' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut4' output port 'lut3_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'frac_lut4' output port 'lut2_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'carry_follower' input port 'cin' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'carry_follower' input port 'b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'carry_follower' input port 'a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'carry_follower' output port 'cout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.01 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: maskmul.net
Circuit placement file: maskmul.place
Circuit routing file: maskmul.route
Circuit SDC file: maskmul.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file '/home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 60
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 60
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 12: [LINE 607] false logically-equivalent pin clb[0].I0[1].
Warning 13: [LINE 611] false logically-equivalent pin clb[0].I1[1].
Warning 14: [LINE 615] false logically-equivalent pin clb[0].I2[1].
Warning 15: [LINE 619] false logically-equivalent pin clb[0].I3[1].
Warning 16: [LINE 623] false logically-equivalent pin clb[0].I4[1].
Warning 17: [LINE 627] false logically-equivalent pin clb[0].I5[1].
Warning 18: [LINE 631] false logically-equivalent pin clb[0].I6[1].
Warning 19: [LINE 635] false logically-equivalent pin clb[0].I7[1].
# Building complex block graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit file: maskmul.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 24
    .input :      12
    .latch :       2
    .output:       2
    4-LUT  :       8
  Nets  : 22
    Avg Fanout:     1.5
    Max Fanout:     2.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 55
  Timing Graph Edges: 64
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock' Fanout: 2 pins (3.6%), 2 blocks (8.3%)
# Load Timing Constraints

SDC file 'maskmul.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock' Source: 'clock.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Packing
Warning 20: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 21: Ambiguous block type specification at grid location (0,9). Existing block type 'io_top' at (0,9) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 22: Ambiguous block type specification at grid location (9,0). Existing block type 'io_bottom' at (9,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 23: Ambiguous block type specification at grid location (9,9). Existing block type 'io_top' at (9,9) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'maskmul.blif'.

After removing unused inputs...
	total blocks: 24, total nets: 22, total inputs: 12, total outputs: 2
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 2.344e-08
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 24: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 25: Ambiguous block type specification at grid location (0,9). Existing block type 'io_top' at (0,9) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 26: Ambiguous block type specification at grid location (9,0). Existing block type 'io_bottom' at (9,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 27: Ambiguous block type specification at grid location (9,9). Existing block type 'io_top' at (9,9) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 8
  LEs used for logic and registers    : 2
  LEs used for logic only             : 6
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.61e-06 sec
Full Max Req/Worst Slack updates 1 in 1e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.14e-06 sec
Warning 28: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 29: Ambiguous block type specification at grid location (0,9). Existing block type 'io_top' at (0,9) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 30: Ambiguous block type specification at grid location (9,0). Existing block type 'io_bottom' at (9,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 31: Ambiguous block type specification at grid location (9,9). Existing block type 'io_top' at (9,9) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 10 x 10 (FPGA88)
Device Utilization: 0.05 (target 1.00)
	Block Utilization: 0.11 Type: io
	Block Utilization: 0.02 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         14                               0.142857                     0.857143   
       clb          1                                     28                            8   
Absorbed logical nets 2 out of 22 nets, 20 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 23.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'maskmul.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.005897 seconds).
Warning 32: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 49.3 MiB, delta_rss +26.3 MiB)
Warning 33: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 20
Netlist num_blocks: 15
Netlist EMPTY blocks: 0.
Netlist io blocks: 14.
Netlist clb blocks: 1.
Netlist inputs pins: 12
Netlist output pins: 2

Pb types usage...
  io             : 14
   inpad         : 12
   outpad        : 2
  clb            : 1
   fle           : 8
    lut3inter    : 3
     ble3        : 3
      lut3       : 3
       lut       : 3
      ff         : 1
    ble4         : 5
     lut4        : 5
      lut        : 5
     ff          : 1

# Create Device
## Build Device Grid
Warning 34: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 35: Ambiguous block type specification at grid location (0,9). Existing block type 'io_top' at (0,9) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 36: Ambiguous block type specification at grid location (9,0). Existing block type 'io_bottom' at (9,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 37: Ambiguous block type specification at grid location (9,9). Existing block type 'io_top' at (9,9) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 10 x 10: 100 grid tiles (FPGA88)

Resource usage...
	Netlist
		14	blocks of type: io
	Architecture
		32	blocks of type: io_top
		32	blocks of type: io_right
		32	blocks of type: io_bottom
		32	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		64	blocks of type: clb

Device Utilization: 0.05 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.44 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.44 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.44 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.44 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
Warning 38: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 60
Y-direction routing channel width is 60
Warning 39: Sized nonsensical R=0 transistor to minimum width
Warning 40: Sized nonsensical R=0 transistor to minimum width
Warning 41: Sized nonsensical R=0 transistor to minimum width
Warning 42: Sized nonsensical R=0 transistor to minimum width
Warning 43: Node: 7440 with RR_type: CHANX  at Location:CHANX:7440 L4 length:1 (1,1)->(1,1), had no out-going switches
Warning 44: Node: 7654 with RR_type: CHANX  at Location:CHANX:7654 L4 length:1 (1,2)->(1,2), had no out-going switches
Warning 45: Node: 7868 with RR_type: CHANX  at Location:CHANX:7868 L4 length:1 (1,3)->(1,3), had no out-going switches
Warning 46: Node: 8082 with RR_type: CHANX  at Location:CHANX:8082 L4 length:1 (1,4)->(1,4), had no out-going switches
Warning 47: Node: 8296 with RR_type: CHANX  at Location:CHANX:8296 L4 length:1 (1,5)->(1,5), had no out-going switches
Warning 48: Node: 8510 with RR_type: CHANX  at Location:CHANX:8510 L4 length:1 (1,6)->(1,6), had no out-going switches
Warning 49: Node: 8724 with RR_type: CHANX  at Location:CHANX:8724 L4 length:1 (1,7)->(1,7), had no out-going switches
Warning 50: in check_rr_graph: fringe node 7440 CHANX at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.02 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 11020
  RR Graph Edges: 55564
# Create Device took 0.04 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.13 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.13 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Reading /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place.

Successfully read constraints file /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/maskmul.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)

There are 29 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 51

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.85 td_cost: 8.07387e-08
Initial placement estimated Critical Path Delay (CPD): 16.24 ns
Initial placement estimated setup Total Negative Slack (sTNS): -37.44 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.24 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 1 ( 25.0%) |*************************
[ -1.5e-08: -1.4e-08) 0 (  0.0%) |
[ -1.4e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.1e-08) 1 ( 25.0%) |*************************
[ -1.1e-08:   -1e-08) 0 (  0.0%) |
[   -1e-08: -9.1e-09) 0 (  0.0%) |
[ -9.1e-09: -7.9e-09) 0 (  0.0%) |
[ -7.9e-09: -6.7e-09) 0 (  0.0%) |
[ -6.7e-09: -5.5e-09) 0 (  0.0%) |
[ -5.5e-09: -4.3e-09) 2 ( 50.0%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 18
Warning 51: Starting t: 0 of 15 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   0.926       0.80 7.3586e-08  16.240      -37.4  -16.240   0.056  0.0000    9.0     1.00        18  0.200
   2    0.0 0.0e+00   1.000       0.80 7.3096e-08  16.240      -40.3  -16.240   0.000  0.0000    9.0     1.00        36  0.950
## Placement Quench took 0.00 seconds (max_rss 49.5 MiB)
post-quench CPD = 16.24 (ns) 

BB estimate of min-dist (placement) wire length: 48

Completed placement consistency check successfully.

Swaps called: 51

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 16.24 ns, Fmax: 61.5764 MHz
Placement estimated setup Worst Negative Slack (sWNS): -16.24 ns
Placement estimated setup Total Negative Slack (sTNS): -40.32 ns

Placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 1 ( 25.0%) |*************************
[ -1.5e-08: -1.4e-08) 0 (  0.0%) |
[ -1.4e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.2e-08) 1 ( 25.0%) |*************************
[ -1.2e-08: -1.1e-08) 0 (  0.0%) |
[ -1.1e-08:   -1e-08) 0 (  0.0%) |
[   -1e-08: -8.9e-09) 0 (  0.0%) |
[ -8.9e-09: -7.9e-09) 0 (  0.0%) |
[ -7.9e-09: -6.8e-09) 0 (  0.0%) |
[ -6.8e-09: -5.8e-09) 2 ( 50.0%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 16.24 ns (61.5764 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 16.24 ns (61.5764 MHz)

Placement cost: 1, bb_cost: 0.8, td_cost: 7.30963e-08, 

Placement resource usage:
  io  implemented as io_right: 14
  clb implemented as clb     : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 51
	Swaps accepted:  1 ( 2.0 %)
	Swaps rejected: 47 (92.2 %)
	Swaps aborted :  3 ( 5.9 %)


Percentage of different move types:
	Uniform move: 21.57 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Median move: 9.80 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	W. Centroid move: 39.22 % (acc=5.00 %, rej=95.00 %, aborted=0.00 %)
	Centroid move: 7.84 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	W. Median move: 11.76 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Crit. Uniform move: 3.92 % (acc=0.00 %, rej=50.00 %, aborted=50.00 %)
	Feasible Region move: 5.88 % (acc=0.00 %, rej=33.33 %, aborted=66.67 %)

Placement Quench timing analysis took 8.15e-06 seconds (5.7e-06 STA, 2.45e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000112126 seconds (9.9596e-05 STA, 1.253e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
Incr Slack updates 4 in 3.63e-06 sec
Full Max Req/Worst Slack updates 1 in 1.58e-06 sec
Incr Max Req/Worst Slack updates 3 in 1.47e-06 sec
Incr Criticality updates 3 in 2.65e-06 sec
Full Criticality updates 1 in 1.43e-06 sec

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1 (  3.3%) |*****
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 2 (  6.7%) |**********
[      0.3:      0.4) 3 ( 10.0%) |***************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 5 ( 16.7%) |*************************
[      0.7:      0.8) 10 ( 33.3%) |*************************************************
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 9 ( 30.0%) |********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2560      19      29      11 ( 0.100%)      95 ( 1.1%)   22.000     -50.40    -22.000      0.000      0.000      N/A
   2    0.0     0.5    0    2391      16      25      10 ( 0.091%)      96 ( 1.1%)   22.000     -50.40    -22.000      0.000      0.000      N/A
   3    0.0     0.6    0    2658      16      25      10 ( 0.091%)     111 ( 1.3%)   22.000     -56.16    -22.000      0.000      0.000      N/A
   4    0.0     0.8    0    2058      12      20       9 ( 0.082%)     106 ( 1.2%)   22.000     -56.16    -22.000      0.000      0.000      N/A
   5    0.0     1.1    0    2074      11      18       6 ( 0.054%)     119 ( 1.4%)   22.000     -56.16    -22.000      0.000      0.000      N/A
   6    0.0     1.4    0    1308       6      10       4 ( 0.036%)     119 ( 1.4%)   22.000     -56.16    -22.000      0.000      0.000      N/A
   7    0.0     1.9    0    1679       7      11       3 ( 0.027%)     125 ( 1.4%)   22.000     -57.60    -22.000      0.000      0.000      N/A
   8    0.0     2.4    0    2077       6      10       2 ( 0.018%)     136 ( 1.6%)   22.000     -57.60    -22.000      0.000      0.000      N/A
   9    0.0     3.1    0     773       2       4       1 ( 0.009%)     139 ( 1.6%)   22.000     -57.60    -22.000      0.000      0.000      N/A
  10    0.0     4.1    0     827       1       2       0 ( 0.000%)     137 ( 1.6%)   22.000     -59.04    -22.000      0.000      0.000        9
Restoring best routing
Critical path: 22 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1 (  3.3%) |******
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 1 (  3.3%) |******
[      0.3:      0.4) 2 (  6.7%) |************
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 8 ( 26.7%) |*************************************************
[      0.6:      0.7) 4 ( 13.3%) |*************************
[      0.7:      0.8) 5 ( 16.7%) |*******************************
[      0.8:      0.9) 2 (  6.7%) |************
[      0.9:        1) 7 ( 23.3%) |*******************************************
Router Stats: total_nets_routed: 96 total_connections_routed: 154 total_heap_pushes: 18405 total_heap_pops: 6898
# Routing took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 49.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -658153
Circuit successfully routed with a channel width factor of 60.
Incr Slack updates 11 in 1.0321e-05 sec
Full Max Req/Worst Slack updates 1 in 1.15e-06 sec
Incr Max Req/Worst Slack updates 10 in 4.77e-06 sec
Incr Criticality updates 9 in 7.421e-06 sec
Full Criticality updates 2 in 2.49e-06 sec
Warning 52: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 2.05263  Maximum # of bends: 7

Number of global nets: 1
Number of routed nets (nonglobal): 19
Wire length results (in units of 1 clb segments)...
	Total wirelength: 137, average net length: 7.21053
	Maximum net length: 19

Wire length results in terms of physical segments...
	Total wiring segments used: 68, average wire segments per net: 3.57895
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   2 (  1.2%) |*
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 160 ( 98.8%) |***********************************************
Maximum routing channel utilization:      0.25 at (8,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.500       60
                         1       4   0.400       60
                         2       2   0.200       60
                         3      15   2.100       60
                         4       2   0.300       60
                         5       2   0.200       60
                         6       0   0.000       60
                         7       0   0.000       60
                         8       0   0.000       60
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000       60
                         1       0   0.000       60
                         2       0   0.000       60
                         3       0   0.000       60
                         4       0   0.000       60
                         5       2   0.500       60
                         6       0   0.000       60
                         7       7   2.600       60
                         8      22   6.900       60

Total tracks in x-direction: 540, in y-direction: 540

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 373865., per logic tile: 3738.65

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1    432
                                                      Y      1    432
                                                      X      2    306
                                                      Y      2    306
                                                      X      4   1188
                                                      Y      4   1188

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0208
                                            2      0.0196
                                            4      0.0101

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0301
                                            2      0.0261
                                            4      0.0168

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0      0.0509
                                 L2    1      0.0458
                                 L4    2      0.0269

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.6e-09:  4.3e-09) 1 ( 25.0%) |**************************************************
[  4.3e-09:    5e-09) 0 (  0.0%) |
[    5e-09:  5.7e-09) 0 (  0.0%) |
[  5.7e-09:  6.4e-09) 1 ( 25.0%) |**************************************************
[  6.4e-09:    7e-09) 0 (  0.0%) |
[    7e-09:  7.7e-09) 1 ( 25.0%) |**************************************************
[  7.7e-09:  8.4e-09) 0 (  0.0%) |
[  8.4e-09:  9.1e-09) 0 (  0.0%) |
[  9.1e-09:  9.8e-09) 0 (  0.0%) |
[  9.8e-09:    1e-08) 1 ( 25.0%) |**************************************************

Final critical path delay (least slack): 22 ns, Fmax: 45.4545 MHz
Final setup Worst Negative Slack (sWNS): -22 ns
Final setup Total Negative Slack (sTNS): -59.04 ns

Final setup slack histogram:
[ -2.2e-08: -2.1e-08) 1 ( 25.0%) |**************************************************
[ -2.1e-08: -1.9e-08) 0 (  0.0%) |
[ -1.9e-08: -1.8e-08) 1 ( 25.0%) |**************************************************
[ -1.8e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.5e-08) 0 (  0.0%) |
[ -1.5e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08:   -1e-08) 1 ( 25.0%) |**************************************************
[   -1e-08: -8.7e-09) 0 (  0.0%) |
[ -8.7e-09: -7.2e-09) 1 ( 25.0%) |**************************************************

Final geomean non-virtual intra-domain period: 22 ns (45.4545 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 22 ns (45.4545 MHz)

Incr Slack updates 1 in 1.33e-06 sec
Full Max Req/Worst Slack updates 1 in 7.9e-07 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.35e-06 sec
Flow timing analysis took 0.000396545 seconds (0.000339052 STA, 5.7493e-05 slack) (17 full updates: 5 setup, 0 hold, 12 combined).
VPR suceeded
The entire flow of VPR took 0.22 seconds (max_rss 49.5 MiB)

Command line to execute: read_openfpga_arch -f /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/openfpga_arch.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/openfpga_arch.xml
Reading XML architecture '/home/everton/OpenFPGA_bitstream_generation/openfpga_flow/tasks/SOFA_tasks/run031/vpr_arch/maskmul/MIN_ROUTE_CHAN_WIDTH/arch/openfpga_arch.xml'...
Read OpenFPGA architecture
Warning 53: Automatically set circuit model 'frac_lut4' to be default in its type.
Warning 54: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 55: Automatically set circuit model 'sky130_fd_sc_hd__mux2_1_wrapper' to be default in its type.
Warning 56: Automatically set circuit model 'DFFR' to be default in its type.
Invalid memory model name 'sky130_fd_sc_hd__dfrtp_1' defined in <configuration_protocol>!1