[["Logic optimization by output phase assignment in dynamic logic synthesis.", ["Ruchir Puri", "Andrew Bjorksten", "Thomas E. Rosser"], "https://doi.org/10.1109/ICCAD.1996.568901", 6], ["A new method towards achieving global optimality in technology mapping.", ["Xiaoqing Wen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1996.568902", 4], ["An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping.", ["Juinn-Dar Huang", "Jing-Yang Jou", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1996.568903", 5], ["An efficient approach for moment-matching simulation of linear subnetworks with measured or tabulated data.", ["Guowu Zheng", "Qi-Jun Zhang", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1109/ICCAD.1996.568904", 4], ["Automatic netlist extraction for measurement-based characterization of off-chip interconnect.", ["Steven D. Corey", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1996.568905", 6], ["Analytical delay models for VLSI interconnects under ramp input.", ["Andrew B. Kahng", "Kei Masuko", "Sudhakar Muddu"], "https://doi.org/10.1109/ICCAD.1996.568907", 7], ["Optimal non-uniform wire-sizing under the Elmore delay model.", ["Chung-Ping Chen", "Hai Zhou", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1996.568937", 6], ["Buffered Steiner tree construction with wire sizing for interconnect layout optimization.", ["Takumi Okamoto", "Jason Cong"], "https://doi.org/10.1109/ICCAD.1996.568938", 6], ["Clock tree synthesis for multi-chip modules.", ["Daksh Lehther", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1996.568939", 4], ["Sequential redundancy identification using recursive learning.", ["Wanlin Cao", "Dhiraj K. Pradhan"], "https://doi.org/10.1109/ICCAD.1996.568940", 7], ["Identification of unsettable flip-flops for partial scan and faster ATPG.", ["Ismed Hartanto", "Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1996.568941", 4], ["Simulation-based techniques for dynamic test sequence compaction.", ["Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1996.568942", 7], ["Tearing based automatic abstraction for CTL model checking.", ["Woohyuk Lee", "Abelardo Pardo", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1996.568969", 6], ["CTL model checking based on forward state traversal.", ["Hiroaki Iwashita", "Tsuneo Nakata", "Fumiyasu Hirose"], "https://doi.org/10.1109/ICCAD.1996.569084", 6], ["VERILAT: verification using logic augmentation and transformations.", ["Dhiraj K. Pradhan", "Debjyoti Paul", "Mitrajit Chatterjee"], "https://doi.org/10.1109/ICCAD.1996.569111", 8], ["Software synthesis through task decomposition by dependency analysis.", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.1996.569170", 7], ["Synthesis of reusable DSP cores based on multiple behaviors.", ["Wei Zhao", "Christos A. Papachristou"], "https://doi.org/10.1109/ICCAD.1996.569408", 6], ["Algorithms for address assignment in DSP code generation.", ["Rainer Leupers", "Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1996.569409", 4], ["An approximate timing analysis method for datapath circuits.", ["Hakan Yalcin", "John P. Hayes", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1996.569410", 5], ["Static timing analysis for self resetting circuits.", ["Vinod Narayanan", "Barbara A. Chappell", "Bruce M. Fleischer"], "https://doi.org/10.1109/ICCAD.1996.569415", 8], ["Timing verification of sequential domino circuits.", ["David Van Campenhout", "Trevor N. Mudge", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1996.569418", 6], ["Basic concepts for an HDL reverse engineering tool-set.", ["Gunther Lehmann", "Bernhard Wunder", "Klaus D. Muller-Glaser"], "https://doi.org/10.1109/ICCAD.1996.569423", 8], ["Sensitivity analysis of iterative design processes.", ["Eric W. Johnson", "Jay B. Brockman"], "https://doi.org/10.1109/ICCAD.1996.569536", 4], ["Validation coverage analysis for complex digital designs.", ["Richard C. Ho", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1996.569537", 6], ["Clock-driven performance optimization in interactive behavioral synthesis.", ["Hsiao-Ping Juan", "Daniel Gajski", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1996.569538", 4], ["Register-transfer level estimation techniques for switching activity and power consumption.", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1996.569539", 8], ["Exploiting regularity for low-power design.", ["Renu Mehra", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1996.569540", 7], ["Optimization of custom MOS circuits by transistor sizing.", ["Andrew R. Conn", "Paula K. Coulman", "Ruud A. Haring", "Gregory L. Morrill", "Chandramouli Visweswariah"], "https://doi.org/10.1109/ICCAD.1996.569578", 7], ["An efficient approach to simultaneous transistor and interconnect sizing.", ["Jason Cong", "Lei He"], "https://doi.org/10.1109/ICCAD.1996.569580", 6], ["Generalized constraint generation in the presence of non-deterministic parasitics.", ["Edoardo Charbon", "Paolo Miliozzi", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569587", 6], ["VLSI circuit partitioning by cluster-removal using iterative improvement techniques.", ["Shantanu Dutt", "Wenyong Deng"], "https://doi.org/10.1109/ICCAD.1996.569591", 7], ["Multi-level spectral hypergraph partitioning with arbitrary vertex sizes.", ["Jason Y. Zien", "Martine D. F. Schlag", "Pak K. Chan"], "https://doi.org/10.1109/ICCAD.1996.569592", 4], ["Minimum replication min-cut partitioning.", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1996.569594", 6], ["Compact and complete test set generation for multiple stuck-faults.", ["Alok Agrawal", "Alexander Saldanha", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569601", 8], ["GRASP - a new search algorithm for satisfiability.", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1996.569607", 8], ["Driving toward higher IDDQ test quality for sequential circuits: a generalized fault model and its ATPG.", ["Hisashi Kondo", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1996.569610", 5], ["Comparing models of computation.", ["Edward A. Lee", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569613", 8], ["Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits.", ["N. P. van der Meijs", "T. Smedes"], "https://doi.org/10.1109/ICCAD.1996.569621", 8], ["A new method to express functional permissibilities for LUT based FPGAs and its applications.", ["Shigeru Yamashita", "Hiroshi Sawada", "Akira Nagoya"], "https://doi.org/10.1109/ICCAD.1996.569635", 8], ["Fast Boolean optimization by rewiring.", ["Shih-Chieh Chang", "Lukas P. P. P. van Ginneken", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1996.569641", 8], ["Multi-level logic optimization for low power using local logic transformations.", ["Qi Wang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.1996.569643", 8], ["Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm.", ["Roland W. Freund", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1996.569707", 8], ["A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits.", ["Luis Miguel Silveira", "Mattan Kamon", "Ibrahim M. Elfadel", "Jacob White"], "https://doi.org/10.1109/ICCAD.1996.569710", 7], ["Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm.", ["Peter Feldmann", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.1996.569712", 6], ["Post global routing crosstalk risk estimation and reduction.", ["Tianxiong Xue", "Ernest S. Kuh", "Dongsheng Wang"], "https://doi.org/10.1109/ICCAD.1996.569714", 8], ["An optimal algorithm for river routing with crosstalk constraints.", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1996.569717", 6], ["Jitter-tolerant clock routing in two-phase synchronous systems.", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1996.569719", 5], ["Enhancing high-level control-flow for improved testability.", ["Frank F. Hsu", "Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1996.569720", 7], ["A design for testability technique for RTL circuits using control/data flow extraction.", ["Indradeep Ghosh", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1996.569798", 8], ["Bit-flipping BIST.", ["Hans-Joachim Wunderlich", "Gundolf Kiefer"], "https://doi.org/10.1109/ICCAD.1996.569803", 7], ["Using complete-1-distinguishability for FSM equivalence checking.", ["Pranav Ashar", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1996.569807", 8], ["Improved reachability analysis of large finite state machines.", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1109/ICCAD.1996.569819", 7], ["ACV: an arithmetic circuit verifier.", ["Yirng-An Chen", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1996.569822", 5], ["Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs.", ["Hans T. Heineken", "Wojciech Maly"], "https://doi.org/10.1109/ICCAD.1996.569823", 6], ["Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling.", ["Eric Felt", "Stefano Zanella", "Carlo Guardiani", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569824", 7], ["A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects.", ["Wei Hong II", "Weikai Sun", "Zhenhai Zhu", "Hao Ji", "Ben Song", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1996.569825", 6], ["Inaccuracies in power estimation during logic synthesis.", ["Daniel Brand", "Chandramouli Visweswariah"], "https://doi.org/10.1109/ICCAD.1996.569826", 7], ["Clock skew optimization for ground bounce control.", ["Ashok Vittal", "Hein Ha", "Forrest Brewer", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1996.569827", 5], ["A power modeling and characterization method for the CMOS standard cell library.", ["Jiing-Yuan Lin", "Wen-Zen Shen", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1996.569828", 5], ["Heterogeneous built-in resiliency of application specific programmable processors.", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1996.569830", 6], ["Unit delay simulation with the inversion algorithm.", ["William J. Schilp", "Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1996.569831", 6], ["An observability-based code coverage metric for functional simulation.", ["Srinivas Devadas", "Abhijit Ghosh", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1996.569832", 8], ["Latch optimization in circuits generated from high-level descriptions.", ["Ellen Sentovich", "Horia Toma", "Gerard Berry"], "https://doi.org/10.1109/ICCAD.1996.569833", 8], ["Synthesis using sequential functional modules (SFMs).", ["Samit Chaudhuri", "Michael Quayle"], "https://doi.org/10.1109/ICCAD.1996.569834", 6], ["An algorithm for synthesis of system-level interface circuits.", ["Ki-Seok Chung", "Rajesh K. Gupta", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1996.569835", 6], ["An algorithm for power estimation in switched-capacitor circuits.", ["Chad Young", "Giorgio Casinovi", "Jonathan Fowler", "Paul Kerstetter"], "https://doi.org/10.1109/ICCAD.1996.569837", 5], ["Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs.", ["Edoardo Charbon", "Ranjit Gharpurey", "Alberto L. Sangiovanni-Vincentelli", "Robert G. Meyer"], "https://doi.org/10.1109/ICCAD.1996.569838", 8], ["A video driver system designed using a top-down, constraint-driven methodology.", ["Iasson Vassiliou", "Henry Chang", "Alper Demir", "Edoardo Charbon", "Paolo Miliozzi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569839", 6], ["Hierarchical partitioning.", ["Dirk Behrens", "Klaus Harbich", "Erich Barke"], "https://doi.org/10.1109/ICCAD.1996.569862", 8], ["Hybrid floorplanning based on partial clustering and module restructuring.", ["Takayuki Yamanouchi", "Kazuo Tamakashi", "Takashi Kambe"], "https://doi.org/10.1109/ICCAD.1996.569866", 6], ["Module placement on BSG-structure and IC layout applications.", ["Shigetoshi Nakatake", "Kunihiro Fujiyoshi", "Hiroshi Murata", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1996.569870", 8], ["Delay fault coverage: a realistic metric and an estimation technique for distributed path delay faults.", ["Mukund Sivaraman", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1996.569900", 8], ["SIGMA: a simulator for segment delay faults.", ["Keerthi Heragu", "Janak H. Patel", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1996.569902", 7], ["Zamlog: a parallel algorithm for fault simulation based on Zambezi.", ["Minesh B. Amin", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.1996.569903", 4], ["Metrics, techniques and recent developments in mixed-signal testing.", ["Gordon W. Roberts"], "https://doi.org/10.1109/ICCAD.1996.569904", 8], ["Noise in deep submicron digital design.", ["Kenneth L. Shepard", "Vinod Narayanan"], "https://doi.org/10.1109/ICCAD.1996.569906", 8], ["Intranets and EDA: impact, application, and technology.", ["David C. Ku", "James A. Rowson"], "https://dl.acm.org/citation.cfm?id=244883", 0], ["Digital sensitivity: predicting signal interaction using functional analysis.", ["Desmond Kirkpatrick", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569907", 6], ["Efficient solution of systems of Boolean equations.", ["Scott Woods", "Giorgio Casinovi"], "https://doi.org/10.1109/ICCAD.1996.569908", 5], ["Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions.", ["Amit Narayan", "Jawahar Jain", "Masahiro Fujita", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1996.569909", 8], ["Simulation and sensitivity analysis of transmission line circuits by the characteristics method.", ["Jun-Fa Mao", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1996.569910", 7], ["A general dispersive multiconductor transmission line model for interconnect simulation in SPICE.", ["Mustafa Celik", "Andreas C. Cangellaris"], "https://doi.org/10.1109/ICCAD.1996.569911", 6], ["Efficient time-domain simulation of frequency-dependent elements.", ["Sharad Kapur", "David E. Long", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.1996.569912", 5], ["Stratified random sampling for power estimation.", ["Chih-Shun Ding", "Cheng-Ta Hsieh", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1996.569913", 7], ["Statistical sampling and regression analysis for RT-level power evaluation.", ["Cheng-Ta Hsieh", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1996.569914", 6], ["Expected current distributions for CMOS circuits.", ["Dennis J. Ciplickas", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1996.569915", 4], ["Metrology for analog module testing using analog testability bus.", ["Chauchin Su", "Yue-Tsang Chen", "Shyh-Jye Jou", "Yuan-Tzu Ting"], "https://doi.org/10.1109/ICCAD.1996.569916", 6], ["ABILBO: Analog BuILt-in Block Observer.", ["Marcelo Lubaszewski", "Salvador Mir", "Leandro Pulz"], "https://doi.org/10.1109/ICCAD.1996.569917", 4], ["Design of robust test criteria in analog testing.", ["Walter M. Lindermeir"], "https://doi.org/10.1109/ICCAD.1996.569918", 8], ["Metamorphosis: state assignment by retiming and re-encoding.", ["Balakrishnan Iyer", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1996.571327", 4], ["The case for retiming with explicit reset circuitry.", ["Vigyan Singhal", "Sharad Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1996.571329", 8], ["Polarized observability don't cares.", ["Harm Arts", "Michel R. C. M. Berkelaar", "C. A. J. van Eijk"], "https://doi.org/10.1109/ICCAD.1996.571331", 6], ["Power optimization in disk-based real-time application specific systems.", ["Inki Hong", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1996.571334", 4], ["A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations.", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.1996.571339", 6], ["Generation of BDDs from hardware algorithm descriptions.", ["Shin-ichi Minato"], "https://doi.org/10.1109/ICCAD.1996.571340", 6], ["Directional bias and non-uniformity in FPGA global routing architectures.", ["Vaughn Betz", "Jonathan Rose"], "https://doi.org/10.1109/ICCAD.1996.571342", 8], ["Width minimization of two-dimensional CMOS cells using integer programming.", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1996.571346", 8], ["Interchangeable pin routing with application to package layout.", ["Man-Fai Yu", "Joel Darnauer", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1996.571349", 6], ["A coloring approach to the structural diagnosis of interconnects.", ["Xiao-Tao Chen", "Fabrizio Lombardi"], "https://doi.org/10.1109/ICCAD.1996.571354", 5], ["Integrated fault diagnosis targeting reduced simulation.", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1996.571361", 4], ["An efficient, bus-layout based method for early diagnosis of bussed driver shorts in printed circuit boards.", ["Kanad Chakraborty", "Pinaki Mazumder"], "https://doi.org/10.1109/ICCAD.1996.571363", 4], ["Design for manufacturability in submicron domain.", ["Wojciech Maly", "Hans T. Heineken", "Jitendra Khare", "Pranab K. Nag"], "https://doi.org/10.1109/ICCAD.1996.571365", 8], ["Embedded tutorial: Speed - new paradigms in design for performance.", ["Ralph H. J. M. Otten", "Lukas P. P. P. van Ginneken", "Narendra V. Shenoy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1996.10001", 0]]