#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 27 17:50:48 2017
# Process ID: 14208
# Current directory: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2
# Command line: vivado -log z_turn_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source z_turn_wrapper.tcl -notrace
# Log file: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper.vdi
# Journal file: /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source z_turn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niklas/xilinx/ip_repo/myI2StoPWM_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/niklas/zturn-stuff/Vivado/tmp/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niklas/zturn-doc/vivado-library/ip/axi_i2s_adi_1.2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niklas/xilinx/zturn-stuff/sdsoc/zturn-7z020/ip_repo/ultrasonic_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.xdc] for cell 'z_turn_i/ps7/inst'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.xdc] for cell 'z_turn_i/ps7/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.xdc] for cell 'z_turn_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.xdc] for cell 'z_turn_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.xdc] for cell 'z_turn_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0_board.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.xdc] for cell 'z_turn_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0_board.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0_board.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.680 ; gain = 532.523 ; free physical = 14947 ; free virtual = 39627
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_0_0/z_turn_clk_wiz_0_0.xdc] for cell 'z_turn_i/clk_wiz_0/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_1_0/z_turn_clk_wiz_1_0_board.xdc] for cell 'z_turn_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_1_0/z_turn_clk_wiz_1_0_board.xdc] for cell 'z_turn_i/clk_wiz_1/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_1_0/z_turn_clk_wiz_1_0.xdc] for cell 'z_turn_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_1_0/z_turn_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/sources_1/bd/z_turn/ip/z_turn_clk_wiz_1_0/z_turn_clk_wiz_1_0.xdc] for cell 'z_turn_i/clk_wiz_1/inst'
Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.srcs/constrs_1/new/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1969.688 ; gain = 878.125 ; free physical = 15006 ; free virtual = 39680
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2033.711 ; gain = 64.023 ; free physical = 14975 ; free virtual = 39649
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14d72b7ad

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14976 ; free virtual = 39650
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 149 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14966829b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14975 ; free virtual = 39649
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 60 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13eeea3c2

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14975 ; free virtual = 39649
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 469 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13eeea3c2

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14976 ; free virtual = 39650
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13eeea3c2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14976 ; free virtual = 39650
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14977 ; free virtual = 39651
Ending Logic Optimization Task | Checksum: 13eeea3c2

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14977 ; free virtual = 39651

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cd05e6a1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14977 ; free virtual = 39651
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2033.711 ; gain = 0.000 ; free physical = 14973 ; free virtual = 39649
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_opt.dcp' has been generated.
Command: report_drc -file z_turn_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.711 ; gain = 0.000 ; free physical = 14960 ; free virtual = 39635
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca2f0a69

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.711 ; gain = 0.000 ; free physical = 14960 ; free virtual = 39635
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.711 ; gain = 0.000 ; free physical = 14962 ; free virtual = 39637

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e56e4381

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.711 ; gain = 0.000 ; free physical = 14957 ; free virtual = 39632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 99c099dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2068.738 ; gain = 7.027 ; free physical = 14963 ; free virtual = 39638

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 99c099dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2068.738 ; gain = 7.027 ; free physical = 14963 ; free virtual = 39638
Phase 1 Placer Initialization | Checksum: 99c099dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2068.738 ; gain = 7.027 ; free physical = 14963 ; free virtual = 39638

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e239edde

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14945 ; free virtual = 39620

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e239edde

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14946 ; free virtual = 39621

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104c75e36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14946 ; free virtual = 39621

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11e3f7c06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14946 ; free virtual = 39621

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c7d808be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14946 ; free virtual = 39621

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 123cca10d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14946 ; free virtual = 39621

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 127d6bc74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14943 ; free virtual = 39617

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 13dd19445

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14943 ; free virtual = 39618

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 163bfe226

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14943 ; free virtual = 39618

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 163bfe226

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14943 ; free virtual = 39618

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1146a0d40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14940 ; free virtual = 39615
Phase 3 Detail Placement | Checksum: 1146a0d40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14940 ; free virtual = 39615

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b4c5a2cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b4c5a2cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14940 ; free virtual = 39615
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.092. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19668f713

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580
Phase 4.1 Post Commit Optimization | Checksum: 19668f713

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19668f713

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19668f713

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15c70e525

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c70e525

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14905 ; free virtual = 39580
Ending Placer Task | Checksum: 1013c44f5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14919 ; free virtual = 39594
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2124.766 ; gain = 63.055 ; free physical = 14919 ; free virtual = 39594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2124.766 ; gain = 0.000 ; free physical = 14916 ; free virtual = 39595
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2124.766 ; gain = 0.000 ; free physical = 14910 ; free virtual = 39586
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2124.766 ; gain = 0.000 ; free physical = 14917 ; free virtual = 39593
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2124.766 ; gain = 0.000 ; free physical = 14916 ; free virtual = 39592
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 91c46128 ConstDB: 0 ShapeSum: 6f77e3cd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 96bd4ecd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.410 ; gain = 55.645 ; free physical = 14774 ; free virtual = 39451

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 96bd4ecd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.410 ; gain = 55.645 ; free physical = 14774 ; free virtual = 39451

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 96bd4ecd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.410 ; gain = 55.645 ; free physical = 14743 ; free virtual = 39420

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 96bd4ecd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.410 ; gain = 55.645 ; free physical = 14743 ; free virtual = 39420
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a01d3e8b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.453 ; gain = 65.688 ; free physical = 14727 ; free virtual = 39403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.087 | TNS=-200.660| WHS=-1.105 | THS=-35.434|

Phase 2 Router Initialization | Checksum: 191cf2e05

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.453 ; gain = 65.688 ; free physical = 14727 ; free virtual = 39403

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e5240c59

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.438 ; gain = 75.672 ; free physical = 14724 ; free virtual = 39401

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.958 | TNS=-241.389| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1817adc57

Time (s): cpu = 00:03:53 ; elapsed = 00:02:58 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14681 ; free virtual = 39358

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.946 | TNS=-242.956| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1776ff021

Time (s): cpu = 00:04:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14695 ; free virtual = 39373
Phase 4 Rip-up And Reroute | Checksum: 1776ff021

Time (s): cpu = 00:04:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14695 ; free virtual = 39373

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 179ae9b58

Time (s): cpu = 00:04:00 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14695 ; free virtual = 39372
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.946 | TNS=-237.066| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15b6187bb

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14694 ; free virtual = 39372

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b6187bb

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14694 ; free virtual = 39372
Phase 5 Delay and Skew Optimization | Checksum: 15b6187bb

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14694 ; free virtual = 39372

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1432044b0

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14708 ; free virtual = 39386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.946 | TNS=-237.061| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 182c2b05c

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14704 ; free virtual = 39381
Phase 6 Post Hold Fix | Checksum: 182c2b05c

Time (s): cpu = 00:04:01 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14703 ; free virtual = 39381

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.287253 %
  Global Horizontal Routing Utilization  = 0.38641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1efa9e93c

Time (s): cpu = 00:04:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14734 ; free virtual = 39412

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1efa9e93c

Time (s): cpu = 00:04:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14733 ; free virtual = 39411

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21a2b8bcc

Time (s): cpu = 00:04:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14733 ; free virtual = 39411

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.946 | TNS=-237.061| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21a2b8bcc

Time (s): cpu = 00:04:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14733 ; free virtual = 39411
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2351.438 ; gain = 226.672 ; free physical = 14825 ; free virtual = 39502

Routing Is Done.
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:03:05 . Memory (MB): peak = 2351.723 ; gain = 226.957 ; free physical = 14826 ; free virtual = 39504
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2375.574 ; gain = 0.000 ; free physical = 14820 ; free virtual = 39502
INFO: [Common 17-1381] The checkpoint '/home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_routed.dcp' has been generated.
Command: report_drc -file z_turn_wrapper_drc_routed.rpt -pb z_turn_wrapper_drc_routed.pb -rpx z_turn_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file z_turn_wrapper_methodology_drc_routed.rpt -rpx z_turn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/niklas/xilinx/ultrasonic_7020/ultrasonic_7020.runs/impl_2/z_turn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file z_turn_wrapper_power_routed.rpt -pb z_turn_wrapper_power_summary_routed.pb -rpx z_turn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 17:54:36 2017...
