

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Aug  6 20:17:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.760 us|  0.760 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filtez_fu_433  |filtez  |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
        |grp_upzero_fu_443  |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decode_label2  |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3  |       20|       20|         2|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1840|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    22|      158|     773|    -|
|Memory               |        0|     -|       16|      17|    -|
|Multiplexer          |        -|     -|        -|     759|    -|
|Register             |        -|     -|      466|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    22|      640|    3389|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |grp_filtez_fu_433         |filtez               |        0|   2|  60|  216|    0|
    |mul_14s_15ns_29_1_1_U120  |mul_14s_15ns_29_1_1  |        0|   1|   0|    2|    0|
    |mul_15s_32s_47_1_1_U110   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_15s_32s_47_1_1_U111   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_16s_15ns_31_1_1_U116  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_16s_15ns_31_1_1_U117  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_16s_32s_47_1_1_U112   |mul_16s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_32s_32s_64_1_1_U113   |mul_32s_32s_64_1_1   |        0|   4|   0|   20|    0|
    |mul_32s_32s_64_1_1_U114   |mul_32s_32s_64_1_1   |        0|   4|   0|   20|    0|
    |mul_32s_7s_39_1_1_U115    |mul_32s_7s_39_1_1    |        0|   2|   0|   20|    0|
    |mux_4_2_11_1_1_U118       |mux_4_2_11_1_1       |        0|   0|   0|   20|    0|
    |mux_4_2_14_1_1_U119       |mux_4_2_14_1_1       |        0|   0|   0|   20|    0|
    |grp_upzero_fu_443         |upzero               |        0|   1|  98|  385|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |Total                     |                     |        0|  22| 158|  773|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |qq6_code6_table_U  |decode_qq6_code6_table_ROM_AUTO_1R  |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln335_1_fu_2047_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_2_fu_2019_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_fu_1810_p2             |         +|   0|  0|  12|           5|           2|
    |add_ln344_fu_930_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln347_fu_1197_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln350_fu_972_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln354_fu_1344_p2             |         +|   0|  0|  38|          31|          31|
    |add_ln367_fu_1418_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln371_fu_1546_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln379_fu_1729_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln391_fu_1821_p2             |         +|   0|  0|  12|           5|           2|
    |add_ln405_fu_2031_p2             |         +|   0|  0|  12|           5|           2|
    |add_ln512_fu_667_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln580_5_fu_1534_p2           |         +|   0|  0|  17|          17|          17|
    |add_ln580_fu_1088_p2             |         +|   0|  0|  17|          17|          17|
    |add_ln621_fu_799_p2              |         +|   0|  0|  24|          17|          17|
    |apl1_11_fu_1657_p2               |         +|   0|  0|  25|          18|          18|
    |apl1_fu_1276_p2                  |         +|   0|  0|  25|          18|          18|
    |apl2_8_fu_1540_p2                |         +|   0|  0|  17|          17|          17|
    |apl2_fu_1094_p2                  |         +|   0|  0|  17|          17|          17|
    |grp_fu_479_p2                    |         +|   0|  0|  54|          47|          47|
    |i_15_fu_1795_p2                  |         +|   0|  0|  12|           4|           1|
    |i_17_fu_2006_p2                  |         +|   0|  0|  12|           4|           1|
    |xa1_4_fu_1919_p2                 |         +|   0|  0|  53|          46|          46|
    |xa1_5_fu_1866_p2                 |         +|   0|  0|  57|          50|          50|
    |xa2_4_fu_1959_p2                 |         +|   0|  0|  53|          46|          46|
    |xa2_5_fu_1886_p2                 |         +|   0|  0|  57|          50|          50|
    |apl1_13_fu_1695_p2               |         -|   0|  0|  23|           1|          16|
    |apl1_9_fu_1314_p2                |         -|   0|  0|  23|           1|          16|
    |sub_ln378_fu_1725_p2             |         -|   0|  0|  39|          32|          32|
    |sub_ln396_fu_1949_p2             |         -|   0|  0|  44|          37|          37|
    |sub_ln511_fu_643_p2              |         -|   0|  0|  30|          23|          23|
    |sub_ln525_2_fu_1159_p2           |         -|   0|  0|  12|           4|           4|
    |sub_ln525_fu_943_p2              |         -|   0|  0|  12|           4|           4|
    |sub_ln571_2_fu_1455_p2           |         -|   0|  0|  26|           1|          19|
    |sub_ln571_fu_1009_p2             |         -|   0|  0|  26|           1|          19|
    |sub_ln580_2_fu_1514_p2           |         -|   0|  0|  30|          23|          23|
    |sub_ln580_fu_1068_p2             |         -|   0|  0|  30|          23|          23|
    |sub_ln597_2_fu_1630_p2           |         -|   0|  0|  32|          25|          25|
    |sub_ln597_fu_1249_p2             |         -|   0|  0|  32|          25|          25|
    |sub_ln620_fu_762_p2              |         -|   0|  0|  30|          23|          23|
    |wd3_4_fu_1282_p2                 |         -|   0|  0|  22|          14|          15|
    |wd3_6_fu_1663_p2                 |         -|   0|  0|  22|          14|          15|
    |xa1_fu_1757_p2                   |         -|   0|  0|  44|          37|          37|
    |icmp_ln389_fu_1789_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln405_fu_2000_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln515_fu_697_p2             |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln583_2_fu_1583_p2          |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln583_fu_1202_p2            |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln585_2_fu_1599_p2          |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln585_fu_1218_p2            |      icmp|   0|  0|  24|          17|          15|
    |icmp_ln607_2_fu_1677_p2          |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln607_fu_1296_p2            |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_2_fu_1705_p2          |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln609_fu_1324_p2            |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln624_fu_829_p2             |      icmp|   0|  0|  24|          17|          15|
    |wd3_5_fu_1168_p2                 |      lshr|   0|  0|  25|          12|          12|
    |wd3_fu_952_p2                    |      lshr|   0|  0|  25|          12|          12|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |apl1_10_fu_1330_p3               |    select|   0|  0|  16|           1|          16|
    |apl1_12_fu_1683_p3               |    select|   0|  0|  18|           1|          18|
    |apl1_14_fu_1711_p3               |    select|   0|  0|  16|           1|          16|
    |apl1_8_fu_1302_p3                |    select|   0|  0|  18|           1|          18|
    |apl2_10_fu_1605_p3               |    select|   0|  0|  15|           1|          15|
    |apl2_6_fu_1207_p3                |    select|   0|  0|  17|           1|          14|
    |apl2_7_fu_1224_p3                |    select|   0|  0|  15|           1|          15|
    |apl2_9_fu_1588_p3                |    select|   0|  0|  17|           1|          14|
    |grp_fu_511_p3                    |    select|   0|  0|   9|           1|           9|
    |select_ln513_fu_685_p3           |    select|   0|  0|  17|           1|           1|
    |select_ln515_fu_703_p3           |    select|   0|  0|  15|           1|          15|
    |select_ln570_2_fu_1485_p3        |    select|   0|  0|  12|           1|          12|
    |select_ln570_fu_1039_p3          |    select|   0|  0|  12|           1|          12|
    |select_ln599_2_fu_1650_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln599_fu_1269_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln622_fu_817_p3           |    select|   0|  0|  17|           1|           1|
    |select_ln624_fu_835_p3           |    select|   0|  0|  15|           1|          15|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|1840|        1143|        1374|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |accumc_address0            |  31|          6|    4|         24|
    |accumc_d0                  |  14|          3|   32|         96|
    |accumd_address0            |  31|          6|    4|         24|
    |accumd_d0                  |  14|          3|   32|         96|
    |ap_NS_fsm                  |  65|         12|    1|         12|
    |dec_ah1_o                  |   9|          2|   16|         32|
    |dec_ah2_o                  |   9|          2|   15|         30|
    |dec_al1_o                  |   9|          2|   16|         32|
    |dec_al2_o                  |   9|          2|   15|         30|
    |dec_del_bph_address0       |  14|          3|    3|          9|
    |dec_del_bph_ce0            |  14|          3|    1|          3|
    |dec_del_bph_we0            |   9|          2|    1|          2|
    |dec_del_bpl_address0       |  14|          3|    3|          9|
    |dec_del_bpl_ce0            |  14|          3|    1|          3|
    |dec_del_bpl_we0            |   9|          2|    1|          2|
    |dec_del_dhx_address0       |  14|          3|    3|          9|
    |dec_del_dhx_ce0            |  14|          3|    1|          3|
    |dec_del_dhx_ce1            |   9|          2|    1|          2|
    |dec_del_dhx_we0            |   9|          2|    1|          2|
    |dec_del_dhx_we1            |   9|          2|    1|          2|
    |dec_del_dltx_address0      |  14|          3|    3|          9|
    |dec_del_dltx_ce0           |  14|          3|    1|          3|
    |dec_del_dltx_ce1           |   9|          2|    1|          2|
    |dec_del_dltx_we0           |   9|          2|    1|          2|
    |dec_del_dltx_we1           |   9|          2|    1|          2|
    |dec_deth_o                 |   9|          2|   15|         30|
    |dec_detl_o                 |   9|          2|   15|         30|
    |dec_nbh_o                  |   9|          2|   15|         30|
    |dec_nbl_o                  |   9|          2|   15|         30|
    |dec_ph1_o                  |   9|          2|   32|         64|
    |dec_ph2_o                  |   9|          2|   32|         64|
    |dec_plt1_o                 |   9|          2|   32|         64|
    |dec_plt2_o                 |   9|          2|   32|         64|
    |dec_rh1_o                  |   9|          2|   31|         62|
    |dec_rh2_o                  |   9|          2|   31|         62|
    |dec_rlt1_o                 |   9|          2|   31|         62|
    |dec_rlt2_o                 |   9|          2|   31|         62|
    |grp_filtez_fu_433_bpl_q0   |  14|          3|   32|         96|
    |grp_filtez_fu_433_dlt_q0   |  14|          3|   16|         48|
    |grp_fu_454_p0              |  20|          4|   15|         60|
    |grp_fu_454_p1              |  20|          4|   32|        128|
    |grp_fu_462_p0              |  14|          3|   16|         48|
    |grp_fu_462_p1              |  14|          3|   32|         96|
    |grp_fu_466_p0              |  14|          3|   32|         96|
    |grp_fu_466_p1              |  14|          3|   32|         96|
    |grp_fu_470_p0              |  14|          3|   32|         96|
    |grp_fu_470_p1              |  14|          3|   32|         96|
    |grp_fu_474_p0              |  14|          3|   32|         96|
    |grp_upzero_fu_443_bli_q0   |  14|          3|   32|         96|
    |grp_upzero_fu_443_dlt      |  14|          3|   16|         48|
    |grp_upzero_fu_443_dlti_q0  |  14|          3|   16|         48|
    |grp_upzero_fu_443_dlti_q1  |  14|          3|   16|         48|
    |i_9_fu_270                 |   9|          2|    4|          8|
    |i_fu_262                   |   9|          2|    4|          8|
    |idx121_fu_266              |   9|          2|    5|         10|
    |idx_fu_250                 |   9|          2|    5|         10|
    |xa1_2_fu_258               |   9|          2|   50|        100|
    |xa2_2_fu_254               |   9|          2|   50|        100|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 759|        161|  972|       2496|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln344_reg_2142              |  32|   0|   32|          0|
    |add_ln347_reg_2169              |  32|   0|   32|          0|
    |add_ln371_reg_2194              |  32|   0|   32|          0|
    |add_ln379_reg_2205              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  11|   0|   11|          0|
    |apl2_8_reg_2188                 |  17|   0|   17|          0|
    |apl2_reg_2157                   |  17|   0|   17|          0|
    |grp_filtez_fu_433_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_443_ap_start_reg  |   1|   0|    1|          0|
    |i_9_fu_270                      |   4|   0|    4|          0|
    |i_fu_262                        |   4|   0|    4|          0|
    |idx121_fu_266                   |   5|   0|    5|          0|
    |idx_fu_250                      |   5|   0|    5|          0|
    |reg_525                         |  32|   0|   32|          0|
    |sext_ln620_reg_2178             |  16|   0|   16|          0|
    |sub_ln378_reg_2200              |  32|   0|   32|          0|
    |tmp_17_reg_2152                 |   1|   0|    1|          0|
    |tmp_20_reg_2183                 |   1|   0|    1|          0|
    |trunc_ln10_reg_2114             |  16|   0|   16|          0|
    |trunc_ln12_reg_2119             |   4|   0|    4|          0|
    |trunc_ln15_reg_2101             |   2|   0|    2|          0|
    |trunc_ln345_2_reg_2107          |  16|   0|   16|          0|
    |trunc_ln345_reg_2147            |  31|   0|   31|          0|
    |trunc_ln364_1_reg_2163          |  14|   0|   14|          0|
    |trunc_ln405_reg_2250            |   4|   0|    4|          0|
    |trunc_ln522_2_reg_2129          |   4|   0|    4|          0|
    |xa1_2_fu_258                    |  50|   0|   50|          0|
    |xa2_2_fu_254                    |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 466|   0|  466|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|           decode|  return value|
|input_r                   |   in|    8|     ap_none|          input_r|        scalar|
|dec_del_bpl_address0      |  out|    3|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_ce0           |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_we0           |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_d0            |  out|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_q0            |   in|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_dltx_address0     |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce0          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we0          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d0           |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q0           |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_address1     |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce1          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we1          |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d1           |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q1           |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_rlt1_i                |   in|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o                |  out|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld         |  out|    1|     ap_ovld|         dec_rlt1|       pointer|
|dec_al1_i                 |   in|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o                 |  out|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o_ap_vld          |  out|    1|     ap_ovld|          dec_al1|       pointer|
|dec_rlt2_i                |   in|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o                |  out|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld         |  out|    1|     ap_ovld|         dec_rlt2|       pointer|
|dec_al2_i                 |   in|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o                 |  out|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o_ap_vld          |  out|    1|     ap_ovld|          dec_al2|       pointer|
|dec_detl_i                |   in|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o                |  out|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o_ap_vld         |  out|    1|     ap_ovld|         dec_detl|       pointer|
|qq4_code4_table_address0  |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0       |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0        |   in|   16|   ap_memory|  qq4_code4_table|         array|
|il                        |   in|    6|     ap_none|               il|       pointer|
|dec_nbl_i                 |   in|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o                 |  out|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o_ap_vld          |  out|    1|     ap_ovld|          dec_nbl|       pointer|
|wl_code_table_address0    |  out|    4|   ap_memory|    wl_code_table|         array|
|wl_code_table_ce0         |  out|    1|   ap_memory|    wl_code_table|         array|
|wl_code_table_q0          |   in|   13|   ap_memory|    wl_code_table|         array|
|ilb_table_address0        |  out|    5|   ap_memory|        ilb_table|         array|
|ilb_table_ce0             |  out|    1|   ap_memory|        ilb_table|         array|
|ilb_table_q0              |   in|   12|   ap_memory|        ilb_table|         array|
|ilb_table_address1        |  out|    5|   ap_memory|        ilb_table|         array|
|ilb_table_ce1             |  out|    1|   ap_memory|        ilb_table|         array|
|ilb_table_q1              |   in|   12|   ap_memory|        ilb_table|         array|
|dec_plt1_i                |   in|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o                |  out|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o_ap_vld         |  out|    1|     ap_ovld|         dec_plt1|       pointer|
|dec_plt2_i                |   in|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o                |  out|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o_ap_vld         |  out|    1|     ap_ovld|         dec_plt2|       pointer|
|dec_del_bph_address0      |  out|    3|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_ce0           |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_we0           |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_d0            |  out|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_q0            |   in|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_dhx_address0      |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce0           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we0           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d0            |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q0            |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_address1      |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce1           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we1           |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d1            |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q1            |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_rh1_i                 |   in|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o                 |  out|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o_ap_vld          |  out|    1|     ap_ovld|          dec_rh1|       pointer|
|dec_ah1_i                 |   in|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o                 |  out|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o_ap_vld          |  out|    1|     ap_ovld|          dec_ah1|       pointer|
|dec_rh2_i                 |   in|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o                 |  out|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o_ap_vld          |  out|    1|     ap_ovld|          dec_rh2|       pointer|
|dec_ah2_i                 |   in|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o                 |  out|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o_ap_vld          |  out|    1|     ap_ovld|          dec_ah2|       pointer|
|dec_deth_i                |   in|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o                |  out|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o_ap_vld         |  out|    1|     ap_ovld|         dec_deth|       pointer|
|dec_nbh_i                 |   in|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o                 |  out|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o_ap_vld          |  out|    1|     ap_ovld|          dec_nbh|       pointer|
|dec_ph1_i                 |   in|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o                 |  out|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o_ap_vld          |  out|    1|     ap_ovld|          dec_ph1|       pointer|
|dec_ph2_i                 |   in|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o                 |  out|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o_ap_vld          |  out|    1|     ap_ovld|          dec_ph2|       pointer|
|accumc_address0           |  out|    4|   ap_memory|           accumc|         array|
|accumc_ce0                |  out|    1|   ap_memory|           accumc|         array|
|accumc_we0                |  out|    1|   ap_memory|           accumc|         array|
|accumc_d0                 |  out|   32|   ap_memory|           accumc|         array|
|accumc_q0                 |   in|   32|   ap_memory|           accumc|         array|
|h_address0                |  out|    5|   ap_memory|                h|         array|
|h_ce0                     |  out|    1|   ap_memory|                h|         array|
|h_q0                      |   in|   15|   ap_memory|                h|         array|
|h_address1                |  out|    5|   ap_memory|                h|         array|
|h_ce1                     |  out|    1|   ap_memory|                h|         array|
|h_q1                      |   in|   15|   ap_memory|                h|         array|
|accumd_address0           |  out|    4|   ap_memory|           accumd|         array|
|accumd_ce0                |  out|    1|   ap_memory|           accumd|         array|
|accumd_we0                |  out|    1|   ap_memory|           accumd|         array|
|accumd_d0                 |  out|   32|   ap_memory|           accumd|         array|
|accumd_q0                 |   in|   32|   ap_memory|           accumd|         array|
|xout1                     |  out|   32|      ap_vld|            xout1|       pointer|
|xout1_ap_vld              |  out|    1|      ap_vld|            xout1|       pointer|
|xout2                     |  out|   32|      ap_vld|            xout2|       pointer|
|xout2_ap_vld              |  out|    1|      ap_vld|            xout2|       pointer|
+--------------------------+-----+-----+------------+-----------------+--------------+

