$date
	Tue Mar 12 22:16:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 1 ! clk $end
$var reg 1 " val $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#5
1!
#10
0!
1"
#15
1!
#20
0!
0"
#25
1!
#30
0!
1"
#35
1!
#40
0!
0"
#45
1!
#50
0!
1"
#55
1!
#60
0!
0"
#65
1!
#70
0!
1"
#75
1!
#80
0!
0"
#85
1!
#90
0!
1"
#95
1!
#100
0!
0"
