LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE IEEE.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY Reloj IS
	GENERIC (freq : integer := 50000000);	
	PORT (
		CLOCK_50 : IN std_logic;
		reloj : OUT std_logic := '0';
	);
END Reloj;
ARCHITECTURE Structure OF Reloj IS 
signal cnt: integer := freq;
BEGIN
cnt <= freq when falling_edge(CLOCK_50) and cnt = 0 else freq when falling_edge(CLOCK_50);
reloj <= not reloj when cnt = 0;


END Structure;