Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:17:06 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                 1449        0.149        0.000                      0                 1449        3.000        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.341        0.000                      0                 1449        0.149        0.000                      0                 1449        3.000        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.138ns (18.581%)  route 4.987ns (81.419%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.452     6.170    A_i_k0/mult2_go
    SLICE_X20Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  A_i_k0/out_tmp_reg_i_8__0/O
                         net (fo=1, routed)           0.804     7.098    mult2/I2[25]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.138ns (18.624%)  route 4.972ns (81.376%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.466     6.184    alphaRead00/mult2_go
    SLICE_X21Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.308 r  alphaRead00/out_tmp_reg__0_i_15__0/O
                         net (fo=1, routed)           0.775     7.083    mult2/I1_0[17]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp_reg__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.133ns (19.202%)  route 4.767ns (80.798%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.401     6.118    alphaRead00/mult2_go
    SLICE_X21Y42         LUT2 (Prop_lut2_I1_O)        0.119     6.237 r  alphaRead00/out_tmp_reg__0_i_7__0/O
                         net (fo=1, routed)           0.636     6.873    mult2/I1_0[25]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp_reg__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.658     7.231    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.138ns (18.657%)  route 4.962ns (81.343%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.266     5.984    ARead00/mult2_go
    SLICE_X20Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.108 r  ARead00/out_tmp_reg_i_4/O
                         net (fo=1, routed)           0.965     7.073    mult1/I2[29]
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.138ns (18.660%)  route 4.960ns (81.340%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.256     5.974    ARead00/mult2_go
    SLICE_X20Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.098 r  ARead00/out_tmp_reg_i_3/O
                         net (fo=1, routed)           0.973     7.071    mult1/I2[30]
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.134ns (19.323%)  route 4.735ns (80.677%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.466     6.184    alphaRead00/mult2_go
    SLICE_X21Y40         LUT2 (Prop_lut2_I1_O)        0.120     6.304 r  alphaRead00/out_tmp_reg_i_33__0/O
                         net (fo=2, routed)           0.538     6.842    mult2/I1_0[0]
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_tmp0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y17          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.653     7.236    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.138ns (18.754%)  route 4.930ns (81.246%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.146     5.863    mult2/mult2_go
    SLICE_X23Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.987 r  mult2/out_tmp_reg_i_20/O
                         net (fo=2, routed)           1.054     7.041    mult1/I1[13]
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.138ns (18.755%)  route 4.930ns (81.245%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.209     5.926    ARead00/mult2_go
    SLICE_X20Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.050 r  ARead00/out_tmp_reg_i_14/O
                         net (fo=1, routed)           0.990     7.041    mult1/I2[19]
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.138ns (18.757%)  route 4.929ns (81.243%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.316     6.034    ARead00/mult2_go
    SLICE_X20Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.158 r  ARead00/out_tmp_reg_i_10/O
                         net (fo=1, routed)           0.882     7.040    mult1/I2[23]
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 fsm3/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.138ns (18.763%)  route 4.927ns (81.237%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y50         FDRE                                         r  fsm3/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[25]/Q
                         net (fo=4, routed)           0.848     2.339    fsm3/fsm3_out[25]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  fsm3/C_addr0[3]_INST_0_i_31/O
                         net (fo=2, routed)           0.491     2.954    fsm3/C_addr0[3]_INST_0_i_31_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     3.078 f  fsm3/C_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.583     3.662    fsm3/C_addr0[3]_INST_0_i_16_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.786 f  fsm3/C_addr0[3]_INST_0_i_8/O
                         net (fo=43, routed)          0.808     4.594    fsm3/out_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.718 r  fsm3/done_buf[0]_i_1/O
                         net (fo=226, routed)         1.268     5.986    ARead00/mult2_go
    SLICE_X20Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  ARead00/out_tmp_reg_i_9/O
                         net (fo=1, routed)           0.928     7.038    mult1/I2[24]
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=579, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y15          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mult0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y43         FDRE                                         r  mult0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[10]/Q
                         net (fo=1, routed)           0.099     0.650    CWrite00/Q[10]
    SLICE_X37Y44         FDRE                                         r  CWrite00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    CWrite00/clk
    SLICE_X37Y44         FDRE                                         r  CWrite00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y42         FDRE                                         r  mult0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_reg[3]/Q
                         net (fo=1, routed)           0.059     0.597    CWrite00/Q[3]
    SLICE_X34Y42         FDRE                                         r  CWrite00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y42         FDRE                                         r  CWrite00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.010     0.442    CWrite00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y41         FDRE                                         r  mult0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[16]/Q
                         net (fo=1, routed)           0.115     0.666    CWrite00/Q[16]
    SLICE_X33Y42         FDRE                                         r  CWrite00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    CWrite00/clk
    SLICE_X33Y42         FDRE                                         r  CWrite00/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult2/clk
    SLICE_X24Y46         FDRE                                         r  mult2/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[4]
    SLICE_X25Y46         FDRE                                         r  mult2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult2/clk
    SLICE_X25Y46         FDRE                                         r  mult2/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y43         FDRE                                         r  mult0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[10]
    SLICE_X39Y43         FDRE                                         r  mult0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y43         FDRE                                         r  mult0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult2/clk
    SLICE_X23Y47         FDRE                                         r  mult2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[13]
    SLICE_X23Y47         FDRE                                         r  mult2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult2/clk
    SLICE_X23Y47         FDRE                                         r  mult2/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y43         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[9]
    SLICE_X37Y43         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y43         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult2/clk
    SLICE_X24Y45         FDRE                                         r  mult2/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.115     0.666    mult2/p_1_in[2]
    SLICE_X24Y45         FDRE                                         r  mult2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult2/clk
    SLICE_X24Y45         FDRE                                         r  mult2/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.066     0.498    mult2/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y43         FDRE                                         r  mult0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[9]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite00/Q[9]
    SLICE_X36Y44         FDRE                                         r  CWrite00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    CWrite00/clk
    SLICE_X36Y44         FDRE                                         r  CWrite00/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.063     0.495    CWrite00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y43         FDRE                                         r  mult0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.054     0.593    mult0/p_1_in[13]
    SLICE_X37Y43         FDRE                                         r  mult0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=579, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y43         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)        -0.008     0.424    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y15   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y17   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y18   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X31Y46  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X27Y47  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X27Y47  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X31Y49  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y46  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y47  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y47  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y49  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y46  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y45  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y46  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y47  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y47  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y49  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y49  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y46  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y45  ARead00/out_reg[18]/C



