// Seed: 3532186550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  ;
  tri1 id_8;
  assign id_8 = 1;
  logic id_9 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_5 = 32'd98
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6
  );
  inout wire _id_1;
  logic [id_5 : -1] id_7;
  wire id_8;
  logic [id_1 : 1] id_9 = id_8;
endmodule
