#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 25 15:35:18 2018
# Process ID: 19966
# Current directory: /home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim
# Command line: vivado
# Log file: /home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/vivado.log
# Journal file: /home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/intelFPGA/18.1/modelsim_ase/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/opt/intelFPGA/18.1/modelsim_ase/xilinx/modelsim.ini' copied to run dir:'/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'anchor_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_a0.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_b0.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_b1.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_a1.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_a0.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_b0.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_b1.mem'
INFO: [SIM-utils-43] Exported '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim/mem_a1.mem'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:42:10 on Dec 25,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Compiling module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:42:11 on Dec 25,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:42:11 on Dec 25,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:42:11 on Dec 25,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim'
Program launched (PID=20372)
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 6149.363 ; gain = 0.000 ; free physical = 5814 ; free virtual = 12113
