<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.103117</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x12a4c90: i16 = rotl 0x17e1088, 0x17e1290
  0x17e1088: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x8997b8, 0x12a4af0, undef:i64
    0x12a4af0: i64 = add 0x17e15d0, 0x12a4a88
      0x17e15d0: i64 = bitcast 0x17e13c8
        0x17e13c8: v2i32 = BUILD_VECTOR 0x17e11c0, 0x17e1360
          0x17e11c0: i32 = extract_vector_elt 0x12a4dc8, Constant:i32&lt;2&gt;
            0x12a4dc8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x8997b8, 0x17e1568, undef:i64
              0x17e1568: i64 = AssertAlign 0x17e1910
                0x17e1910: i64,ch = CopyFromReg 0x8997b8, Register:i64 %3
                  0x12a45a8: i64 = Register %3
              0x17e0fb8: i64 = undef
            0x17e17d8: i32 = Constant&lt;2&gt;
          0x17e1360: i32 = extract_vector_elt 0x12a4dc8, Constant:i32&lt;3&gt;
            0x12a4dc8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x8997b8, 0x17e1568, undef:i64
              0x17e1568: i64 = AssertAlign 0x17e1910
                0x17e1910: i64,ch = CopyFromReg 0x8997b8, Register:i64 %3
                  0x12a45a8: i64 = Register %3
              0x17e0fb8: i64 = undef
            0x17e12f8: i32 = Constant&lt;3&gt;
      0x12a4a88: i64 = shl 0x17e0f50, Constant:i32&lt;1&gt;
        0x17e0f50: i64,i1 = MAD_U64_U32 0x17e1c50, 0x17e1430, 0x12a4950
          0x17e1c50: i32 = and 0x17e1b80, Constant:i32&lt;65535&gt;
            0x17e1b80: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x8997b8, 0x17e1b18, undef:i64
              0x17e1b18: i64 = add nuw 0x17e1a48, Constant:i64&lt;4&gt;
                0x17e1a48: i64 = AssertAlign 0x12a4f68
                  0x12a4f68: i64,ch = CopyFromReg 0x8997b8, Register:i64 %2

                0x17e1ab0: i64 = Constant&lt;4&gt;
              0x17e0fb8: i64 = undef
            0x17e1be8: i32 = Constant&lt;65535&gt;
          0x17e1430: i32,ch = CopyFromReg 0x8997b8, Register:i32 %4
            0x12a46e0: i32 = Register %4
          0x12a4950: i64 = add nuw nsw 0x17e1158, 0x12a48e8
            0x17e1158: i64 = zero_extend 0x12a4c28
              0x12a4c28: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x8997b8, 0x17e1d88, undef:i64
                0x17e1d88: i64 = add 0x12a4470, Constant:i64&lt;28&gt;
                  0x12a4470: i64 = AssertAlign 0x17e1910

                  0x12a4f00: i64 = Constant&lt;28&gt;
                0x17e0fb8: i64 = undef
            0x12a48e8: i64 = zero_extend 0x12a4678
              0x12a4678: i32 = AssertZext 0x17e18a8, ValueType:ch:i10
                0x17e18a8: i32,ch = CopyFromReg 0x8997b8, Register:i32 %0
                  0x12a47b0: i32 = Register %0
        0x17e1708: i32 = Constant&lt;1&gt;
    0x17e0fb8: i64 = undef
  0x17e1290: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x8997b8, 0x12a4bc0, undef:i64
    0x12a4bc0: i64 = add 0x17e10f0, 0x12a4a88
      0x17e10f0: i64 = bitcast 0x17e1840
        0x17e1840: v2i32 = BUILD_VECTOR 0x12a44d8, 0x17e1770
          0x12a44d8: i32 = extract_vector_elt 0x17e1020, Constant:i32&lt;0&gt;
            0x17e1020: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x8997b8, 0x17e0ee8, undef:i64
              0x17e0ee8: i64 = add nuw 0x17e1568, Constant:i64&lt;16&gt;
                0x17e1568: i64 = AssertAlign 0x17e1910
                  0x17e1910: i64,ch = CopyFromReg 0x8997b8, Register:i64 %3

                0x17e0e80: i64 = Constant&lt;16&gt;
              0x17e0fb8: i64 = undef
            0x17e1638: i32 = Constant&lt;0&gt;
          0x17e1770: i32 = extract_vector_elt 0x17e1020, Constant:i32&lt;1&gt;
            0x17e1020: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x8997b8, 0x17e0ee8, undef:i64
              0x17e0ee8: i64 = add nuw 0x17e1568, Constant:i64&lt;16&gt;
                0x17e1568: i64 = AssertAlign 0x17e1910
                  0x17e1910: i64,ch = CopyFromReg 0x8997b8, Register:i64 %3

                0x17e0e80: i64 = Constant&lt;16&gt;
              0x17e0fb8: i64 = undef
            0x17e1708: i32 = Constant&lt;1&gt;
      0x12a4a88: i64 = shl 0x17e0f50, Constant:i32&lt;1&gt;
        0x17e0f50: i64,i1 = MAD_U64_U32 0x17e1c50, 0x17e1430, 0x12a4950
          0x17e1c50: i32 = and 0x17e1b80, Constant:i32&lt;65535&gt;
            0x17e1b80: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x8997b8, 0x17e1b18, undef:i64
              0x17e1b18: i64 = add nuw 0x17e1a48, Constant:i64&lt;4&gt;
                0x17e1a48: i64 = AssertAlign 0x12a4f68
                  0x12a4f68: i64,ch = CopyFromReg 0x8997b8, Register:i64 %2

                0x17e1ab0: i64 = Constant&lt;4&gt;
              0x17e0fb8: i64 = undef
            0x17e1be8: i32 = Constant&lt;65535&gt;
          0x17e1430: i32,ch = CopyFromReg 0x8997b8, Register:i32 %4
            0x12a46e0: i32 = Register %4
          0x12a4950: i64 = add nuw nsw 0x17e1158, 0x12a48e8
            0x17e1158: i64 = zero_extend 0x12a4c28
              0x12a4c28: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x8997b8, 0x17e1d88, undef:i64
                0x17e1d88: i64 = add 0x12a4470, Constant:i64&lt;28&gt;
                  0x12a4470: i64 = AssertAlign 0x17e1910

                  0x12a4f00: i64 = Constant&lt;28&gt;
                0x17e0fb8: i64 = undef
            0x12a48e8: i64 = zero_extend 0x12a4678
              0x12a4678: i32 = AssertZext 0x17e18a8, ValueType:ch:i10
                0x17e18a8: i32,ch = CopyFromReg 0x8997b8, Register:i32 %0
                  0x12a47b0: i32 = Register %0
        0x17e1708: i32 = Constant&lt;1&gt;
    0x17e0fb8: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
