# vga_testing
640x480 res @ 60Hz VGA testing project in verilog HDL.

Since the FPGA board I used only had 12MHz of internal clock, I used Vivado's Clocking Wizard IP. 

Output:
![resim](https://user-images.githubusercontent.com/120679137/220420482-e0713c8c-b5b9-4a81-8159-7e3d85597321.png)
