/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p675v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 42085.300000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007095;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003180") ;
            }
            fall_power("scalar") {
                values ("0.003180") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007088;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003180") ;
            }
            fall_power("scalar") {
                values ("0.003180") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001683;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.011652, 1.030078, 1.050663, 1.082491, 1.125188" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003180") ;
            }
            fall_power("scalar") {
                values ("0.003180") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004062 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.186454, 0.206927, 0.229798, 0.265163, 0.312604" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.369090, 0.389563, 0.412435, 0.447800, 0.495242" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.124058, 1.144532, 1.167403, 1.202768, 1.250209" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.124060" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.957359") ;
            }
            fall_power("scalar") {
                values ("0.106373") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.903481") ;
            }
            fall_power("scalar") {
                values ("0.100387") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.930420") ;
            }
            fall_power("scalar") {
                values ("0.103380") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005065") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001857 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.294451, 0.312911, 0.338422, 0.383881, 0.455451",\
              "0.277224, 0.295683, 0.321194, 0.366654, 0.438223",\
              "0.258243, 0.276703, 0.302214, 0.347673, 0.419243",\
              "0.230869, 0.249328, 0.274839, 0.320299, 0.391868",\
              "0.203625, 0.222085, 0.247596, 0.293055, 0.364625"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.294451, 0.312911, 0.338422, 0.383881, 0.455451",\
              "0.277224, 0.295683, 0.321194, 0.366654, 0.438223",\
              "0.258243, 0.276703, 0.302214, 0.347673, 0.419243",\
              "0.230869, 0.249328, 0.274839, 0.320299, 0.391868",\
              "0.203625, 0.222085, 0.247596, 0.293055, 0.364625"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151459, 0.143123, 0.132103, 0.116760, 0.095162",\
              "0.179195, 0.170859, 0.159839, 0.144495, 0.122898",\
              "0.211058, 0.202721, 0.191702, 0.176358, 0.154761",\
              "0.258392, 0.250055, 0.239036, 0.223692, 0.202095",\
              "0.322203, 0.313867, 0.302847, 0.287503, 0.265906"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.151459, 0.143123, 0.132103, 0.116760, 0.095162",\
              "0.179195, 0.170859, 0.159839, 0.144495, 0.122898",\
              "0.211058, 0.202721, 0.191702, 0.176358, 0.154761",\
              "0.258392, 0.250055, 0.239036, 0.223692, 0.202095",\
              "0.322203, 0.313867, 0.302847, 0.287503, 0.265906"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003180") ;
            }
            fall_power("scalar") {
                values ("0.003180") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001263 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.218381, 0.236363, 0.261426, 0.302103, 0.363540",\
              "0.198764, 0.216746, 0.241810, 0.282486, 0.343923",\
              "0.176120, 0.194102, 0.219166, 0.259842, 0.321279",\
              "0.142382, 0.160364, 0.185428, 0.226104, 0.287541",\
              "0.096804, 0.114786, 0.139849, 0.180526, 0.241963"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.218381, 0.236363, 0.261426, 0.302103, 0.363540",\
              "0.198764, 0.216746, 0.241810, 0.282486, 0.343923",\
              "0.176120, 0.194102, 0.219166, 0.259842, 0.321279",\
              "0.142382, 0.160364, 0.185428, 0.226104, 0.287541",\
              "0.096804, 0.114786, 0.139849, 0.180526, 0.241963"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280951, 0.272607, 0.261565, 0.245203, 0.220686",\
              "0.308687, 0.300343, 0.289301, 0.272939, 0.248422",\
              "0.340550, 0.332205, 0.321164, 0.304801, 0.280285",\
              "0.387884, 0.379539, 0.368498, 0.352135, 0.327619",\
              "0.451695, 0.443350, 0.432309, 0.415946, 0.391430"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280951, 0.272607, 0.261565, 0.245203, 0.220686",\
              "0.308687, 0.300343, 0.289301, 0.272939, 0.248422",\
              "0.340550, 0.332205, 0.321164, 0.304801, 0.280285",\
              "0.387884, 0.379539, 0.368498, 0.352135, 0.327619",\
              "0.451695, 0.443350, 0.432309, 0.415946, 0.391430"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025183") ;
            }
            fall_power("scalar") {
                values ("0.025183") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001610 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163844, 0.184874, 0.212041, 0.256771, 0.321506",\
              "0.144228, 0.165258, 0.192424, 0.237154, 0.301890",\
              "0.121584, 0.142614, 0.169780, 0.214510, 0.279246",\
              "0.087846, 0.108876, 0.136042, 0.180772, 0.245508",\
              "0.042267, 0.063297, 0.090464, 0.135194, 0.199929"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163844, 0.184874, 0.212041, 0.256771, 0.321506",\
              "0.144228, 0.165258, 0.192424, 0.237154, 0.301890",\
              "0.121584, 0.142614, 0.169780, 0.214510, 0.279246",\
              "0.087846, 0.108876, 0.136042, 0.180772, 0.245508",\
              "0.042267, 0.063297, 0.090464, 0.135194, 0.199929"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.380128, 0.359198, 0.332252, 0.288007, 0.234158",\
              "0.399940, 0.379009, 0.352064, 0.307818, 0.253969",\
              "0.422699, 0.401768, 0.374823, 0.330577, 0.276729",\
              "0.456509, 0.435578, 0.408633, 0.364387, 0.310539",\
              "0.502088, 0.481157, 0.454212, 0.409967, 0.356118"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.380128, 0.359198, 0.332252, 0.288007, 0.234158",\
              "0.399940, 0.379009, 0.352064, 0.307818, 0.253969",\
              "0.422699, 0.401768, 0.374823, 0.330577, 0.276729",\
              "0.456509, 0.435578, 0.408633, 0.364387, 0.310539",\
              "0.502088, 0.481157, 0.454212, 0.409967, 0.356118"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008602") ;
            }
            fall_power("scalar") {
                values ("0.008602") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001692 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179231, 0.200261, 0.227428, 0.272157, 0.336893",\
              "0.162003, 0.183033, 0.210200, 0.254930, 0.319665",\
              "0.143023, 0.164053, 0.191219, 0.235950, 0.300685",\
              "0.115649, 0.136679, 0.163845, 0.208575, 0.273311",\
              "0.088405, 0.109435, 0.136601, 0.181332, 0.246067"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179231, 0.200261, 0.227428, 0.272157, 0.336893",\
              "0.162003, 0.183033, 0.210200, 0.254930, 0.319665",\
              "0.143023, 0.164053, 0.191219, 0.235950, 0.300685",\
              "0.115649, 0.136679, 0.163845, 0.208575, 0.273311",\
              "0.088405, 0.109435, 0.136601, 0.181332, 0.246067"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.305397, 0.285133, 0.262462, 0.226609, 0.173845",\
              "0.325209, 0.304944, 0.282274, 0.246421, 0.193656",\
              "0.347968, 0.327703, 0.305033, 0.269180, 0.216416",\
              "0.381778, 0.361513, 0.338843, 0.302990, 0.250225",\
              "0.427357, 0.407092, 0.384423, 0.348569, 0.295805"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.305397, 0.285133, 0.262462, 0.226609, 0.173845",\
              "0.325209, 0.304944, 0.282274, 0.246421, 0.193656",\
              "0.347968, 0.327703, 0.305033, 0.269180, 0.216416",\
              "0.381778, 0.361513, 0.338843, 0.302990, 0.250225",\
              "0.427357, 0.407092, 0.384423, 0.348569, 0.295805"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005926") ;
            }
            fall_power("scalar") {
                values ("0.005926") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004063 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.351877, 0.360994, 0.367526, 0.378459, 0.388946" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.821080, 0.830196, 0.836728, 0.847662, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.821080, 0.830196, 0.836728, 0.847662, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.821080" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.538751") ;
            }
            fall_power("scalar") {
                values ("0.808123") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005903") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001853 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.324153, 0.343639, 0.369490, 0.410791, 0.485124",\
              "0.302376, 0.321862, 0.347714, 0.389014, 0.463348",\
              "0.282227, 0.301712, 0.327564, 0.368864, 0.443198",\
              "0.254831, 0.274317, 0.300168, 0.341468, 0.415801",\
              "0.221257, 0.240743, 0.266595, 0.307895, 0.382228"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.324153, 0.343639, 0.369490, 0.410791, 0.485124",\
              "0.302376, 0.321862, 0.347714, 0.389014, 0.463348",\
              "0.282227, 0.301712, 0.327564, 0.368864, 0.443198",\
              "0.254831, 0.274317, 0.300168, 0.341468, 0.415801",\
              "0.221257, 0.240743, 0.266595, 0.307895, 0.382228"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148865, 0.140495, 0.129303, 0.113788, 0.092094",\
              "0.161365, 0.152995, 0.141803, 0.126288, 0.104594",\
              "0.170766, 0.162396, 0.151203, 0.135689, 0.113995",\
              "0.186424, 0.178054, 0.166861, 0.151347, 0.129653",\
              "0.201672, 0.193302, 0.182109, 0.166595, 0.144901"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.148865, 0.140495, 0.129303, 0.113788, 0.092094",\
              "0.161365, 0.152995, 0.141803, 0.126288, 0.104594",\
              "0.170766, 0.162396, 0.151203, 0.135689, 0.113995",\
              "0.186424, 0.178054, 0.166861, 0.151347, 0.129653",\
              "0.201672, 0.193302, 0.182109, 0.166595, 0.144901"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003722") ;
            }
            fall_power("scalar") {
                values ("0.003722") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001258 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226173, 0.238835, 0.254495, 0.275024, 0.304395",\
              "0.217221, 0.229884, 0.245543, 0.266072, 0.295443",\
              "0.210440, 0.223103, 0.238762, 0.259291, 0.288662",\
              "0.199554, 0.212216, 0.227876, 0.248405, 0.277776",\
              "0.188646, 0.201309, 0.216968, 0.237497, 0.266868"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226173, 0.238835, 0.254495, 0.275024, 0.304395",\
              "0.217221, 0.229884, 0.245543, 0.266072, 0.295443",\
              "0.210440, 0.223103, 0.238762, 0.259291, 0.288662",\
              "0.199554, 0.212216, 0.227876, 0.248405, 0.277776",\
              "0.188646, 0.201309, 0.216968, 0.237497, 0.266868"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181182, 0.174242, 0.167092, 0.156370, 0.141251",\
              "0.193682, 0.186742, 0.179592, 0.168870, 0.153751",\
              "0.203083, 0.196142, 0.188993, 0.178270, 0.163151",\
              "0.218741, 0.211801, 0.204651, 0.193929, 0.178810",\
              "0.233989, 0.227049, 0.219899, 0.209177, 0.194058"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181182, 0.174242, 0.167092, 0.156370, 0.141251",\
              "0.193682, 0.186742, 0.179592, 0.168870, 0.153751",\
              "0.203083, 0.196142, 0.188993, 0.178270, 0.163151",\
              "0.218741, 0.211801, 0.204651, 0.193929, 0.178810",\
              "0.233989, 0.227049, 0.219899, 0.209177, 0.194058"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025183") ;
            }
            fall_power("scalar") {
                values ("0.025183") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.386014, 0.430685, 0.472504, 0.550231, 0.703316",\
              "0.395132, 0.439803, 0.481620, 0.559347, 0.712433",\
              "0.401663, 0.446334, 0.488152, 0.565879, 0.718964",\
              "0.412596, 0.457267, 0.499086, 0.576813, 0.729898",\
              "0.423084, 0.467755, 0.509573, 0.587300, 0.740385"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.386014, 0.430685, 0.472504, 0.550231, 0.703316",\
              "0.395132, 0.439803, 0.481620, 0.559347, 0.712433",\
              "0.401663, 0.446334, 0.488152, 0.565879, 0.718964",\
              "0.412596, 0.457267, 0.499086, 0.576813, 0.729898",\
              "0.423084, 0.467755, 0.509573, 0.587300, 0.740385"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.223005, 0.252832, 0.283840, 0.341435, 0.458250",\
              "0.231688, 0.261514, 0.292523, 0.350118, 0.466933",\
              "0.237909, 0.267735, 0.298744, 0.356339, 0.473154",\
              "0.248322, 0.278148, 0.309157, 0.366752, 0.483566",\
              "0.258309, 0.288136, 0.319144, 0.376739, 0.493554"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.223005, 0.252832, 0.283840, 0.341435, 0.458250",\
              "0.231688, 0.261514, 0.292523, 0.350118, 0.466933",\
              "0.237909, 0.267735, 0.298744, 0.356339, 0.473154",\
              "0.248322, 0.278148, 0.309157, 0.366752, 0.483566",\
              "0.258309, 0.288136, 0.319144, 0.376739, 0.493554"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.033383, 0.096514, 0.169264, 0.322121, 0.639874" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.033383, 0.096514, 0.169264, 0.322121, 0.639874" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.022781, 0.073831, 0.130581, 0.250367, 0.491061" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.022781, 0.073831, 0.130581, 0.250367, 0.491061" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002745, 0.002745, 0.002745, 0.002745, 0.002745") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 44.323132;
  }
  


}   /* cell() */

}   /* library() */

