Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 14 22:04:36 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          
TIMING-23  Warning   Combinational loop found       1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2400)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2400)
------------------------
 There are 2400 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    991.583        0.000                      0                  313        0.106        0.000                      0                  313        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       991.583        0.000                      0                  313        0.106        0.000                      0                  313        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      991.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.583ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.546ns (19.719%)  route 6.294ns (80.281%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 1004.804 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.812    12.945    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433  1004.804    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[1]/C
                         clock pessimism              0.188  1004.992    
                         clock uncertainty           -0.035  1004.957    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.528    vga_inst/VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.528    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                991.583    

Slack (MET) :             991.583ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.546ns (19.719%)  route 6.294ns (80.281%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 1004.804 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.812    12.945    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433  1004.804    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[2]/C
                         clock pessimism              0.188  1004.992    
                         clock uncertainty           -0.035  1004.957    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.528    vga_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.528    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                991.583    

Slack (MET) :             991.583ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.546ns (19.719%)  route 6.294ns (80.281%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 1004.804 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.812    12.945    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433  1004.804    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[1]/C
                         clock pessimism              0.188  1004.992    
                         clock uncertainty           -0.035  1004.957    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.528    vga_inst/VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.528    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                991.583    

Slack (MET) :             991.583ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.546ns (19.719%)  route 6.294ns (80.281%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 1004.804 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.812    12.945    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.433  1004.804    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
                         clock pessimism              0.188  1004.992    
                         clock uncertainty           -0.035  1004.957    
    SLICE_X41Y91         FDRE (Setup_fdre_C_R)       -0.429  1004.528    vga_inst/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.528    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                991.583    

Slack (MET) :             991.725ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.546ns (20.080%)  route 6.153ns (79.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 1004.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.671    12.804    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434  1004.805    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[0]/C
                         clock pessimism              0.188  1004.993    
                         clock uncertainty           -0.035  1004.958    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429  1004.529    vga_inst/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.529    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                991.725    

Slack (MET) :             991.725ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.546ns (20.080%)  route 6.153ns (79.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 1004.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.671    12.804    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434  1004.805    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[1]/C
                         clock pessimism              0.188  1004.993    
                         clock uncertainty           -0.035  1004.958    
    SLICE_X41Y93         FDRE (Setup_fdre_C_R)       -0.429  1004.529    vga_inst/VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.529    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                991.725    

Slack (MET) :             992.015ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 1.546ns (20.865%)  route 5.864ns (79.135%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 1004.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.381    12.514    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X41Y94         FDRE                                         r  vga_inst/VGA_R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.434  1004.805    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
                         clock pessimism              0.188  1004.993    
                         clock uncertainty           -0.035  1004.958    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429  1004.529    vga_inst/VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.529    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                992.015    

Slack (MET) :             992.324ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 1.546ns (21.853%)  route 5.529ns (78.147%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.046    12.179    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_G_reg[2]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.524  1004.503    vga_inst/VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.503    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                992.324    

Slack (MET) :             992.324ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 1.546ns (21.853%)  route 5.529ns (78.147%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.046    12.179    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_G_reg[3]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.524  1004.503    vga_inst/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.503    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                992.324    

Slack (MET) :             992.324ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 1.546ns (21.853%)  route 5.529ns (78.147%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 1004.803 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.553     5.104    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  vga_inst/hsync_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.622 r  vga_inst/hsync_inst/count_reg[6]/Q
                         net (fo=5, routed)           1.309     6.931    vga_inst/hsync_inst/count_reg_n_0_[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.235     8.290    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.414 r  vga_inst/hsync_inst/VGA_R0_carry_i_7/O
                         net (fo=1, routed)           0.806     9.220    vga_inst/hsync_inst/VGA_R0_carry_i_7_n_0
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.124     9.344 r  vga_inst/hsync_inst/VGA_R0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.344    vga_inst/hsync_inst_n_5
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.876 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.132    11.009    vga_inst/p_0_in
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.133 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.046    12.179    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.432  1004.803    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_R_reg[0]/C
                         clock pessimism              0.259  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.524  1004.503    vga_inst/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.503    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                992.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rand/generate_bits[2].rand_bit/output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.441%)  route 0.274ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.557     1.470    rand/generate_bits[2].rand_bit/clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  rand/generate_bits[2].rand_bit/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  rand/generate_bits[2].rand_bit/output_reg/Q
                         net (fo=2, routed)           0.274     1.909    vga_inst/output[2]
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.828     1.986    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[2]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.066     1.802    vga_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 display_7seg/display_prescaler/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/display_prescaler/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.468    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  display_7seg/display_prescaler/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_7seg/display_prescaler/count_reg[8]/Q
                         net (fo=4, routed)           0.089     1.699    display_7seg/display_prescaler/count_reg_n_0_[8]
    SLICE_X14Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.744 r  display_7seg/display_prescaler/enable_i_1__0/O
                         net (fo=1, routed)           0.000     1.744    display_7seg/display_prescaler/enable_i_1__0_n_0
    SLICE_X14Y81         FDRE                                         r  display_7seg/display_prescaler/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  display_7seg/display_prescaler/enable_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.120     1.601    display_7seg/display_prescaler/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display_7seg/display_prescaler/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/display_prescaler/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.554     1.467    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  display_7seg/display_prescaler/count_reg[2]/Q
                         net (fo=5, routed)           0.099     1.707    display_7seg/display_prescaler/count_reg_n_0_[2]
    SLICE_X14Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.752 r  display_7seg/display_prescaler/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    display_7seg/display_prescaler/plusOp[4]
    SLICE_X14Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.980    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.121     1.601    display_7seg/display_prescaler/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display_7seg/display_prescaler/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/display_prescaler/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.554     1.467    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  display_7seg/display_prescaler/count_reg[2]/Q
                         net (fo=5, routed)           0.101     1.709    display_7seg/display_prescaler/count_reg_n_0_[2]
    SLICE_X14Y80         LUT4 (Prop_lut4_I3_O)        0.045     1.754 r  display_7seg/display_prescaler/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    display_7seg/display_prescaler/plusOp[3]
    SLICE_X14Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.980    display_7seg/display_prescaler/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  display_7seg/display_prescaler/count_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.120     1.600    display_7seg/display_prescaler/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 num_handler/output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.468    num_handler/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  num_handler/output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_handler/output_reg[20]/Q
                         net (fo=1, routed)           0.108     1.718    display_7seg/Q[20]
    SLICE_X12Y80         FDRE                                         r  display_7seg/memory_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.980    display_7seg/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  display_7seg/memory_reg[20]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.076     1.557    display_7seg/memory_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 num_handler/output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.469    num_handler/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  num_handler/output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  num_handler/output_reg[13]/Q
                         net (fo=1, routed)           0.114     1.725    display_7seg/Q[13]
    SLICE_X12Y82         FDRE                                         r  display_7seg/memory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.823     1.982    display_7seg/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  display_7seg/memory_reg[13]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.076     1.558    display_7seg/memory_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 num_handler/output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.555     1.468    num_handler/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  num_handler/output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  num_handler/output_reg[18]/Q
                         net (fo=1, routed)           0.117     1.726    display_7seg/Q[18]
    SLICE_X10Y81         FDRE                                         r  display_7seg/memory_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    display_7seg/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  display_7seg/memory_reg[18]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.052     1.554    display_7seg/memory_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 num_handler/output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  num_handler/output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  num_handler/output_reg[25]/Q
                         net (fo=1, routed)           0.115     1.751    display_7seg/Q[25]
    SLICE_X9Y84          FDRE                                         r  display_7seg/memory_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.826     1.984    display_7seg/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  display_7seg/memory_reg[25]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.070     1.575    display_7seg/memory_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 num_handler/output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    num_handler/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  num_handler/output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  num_handler/output_reg[29]/Q
                         net (fo=1, routed)           0.115     1.751    display_7seg/Q[29]
    SLICE_X9Y84          FDRE                                         r  display_7seg/memory_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.826     1.984    display_7seg/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  display_7seg/memory_reg[29]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.066     1.571    display_7seg/memory_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 num_handler/output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.556     1.469    num_handler/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  num_handler/output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  num_handler/output_reg[11]/Q
                         net (fo=1, routed)           0.116     1.727    display_7seg/Q[11]
    SLICE_X13Y80         FDRE                                         r  display_7seg/memory_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.980    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  display_7seg/memory_reg[11]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.066     1.547    display_7seg/memory_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X13Y79    display_7seg/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X13Y79    display_7seg/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X13Y79    display_7seg/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X10Y80    display_7seg/memory_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X12Y82    display_7seg/memory_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X13Y80    display_7seg/memory_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X12Y80    display_7seg/memory_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X12Y82    display_7seg/memory_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X10Y83    display_7seg/memory_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X13Y79    display_7seg/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X10Y80    display_7seg/memory_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X10Y80    display_7seg/memory_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X12Y82    display_7seg/memory_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X12Y82    display_7seg/memory_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79    display_7seg/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y80    display_7seg/memory_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y80    display_7seg/memory_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    display_7seg/memory_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    display_7seg/memory_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.131ns  (logic 5.176ns (36.627%)  route 8.955ns (63.373%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.346     5.851    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124     5.975 r  display_7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.610    10.585    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.131 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.131    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 5.397ns (38.856%)  route 8.493ns (61.144%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.112     5.617    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.149     5.766 r  display_7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.382    10.148    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743    13.891 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.891    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.093ns  (logic 5.154ns (39.363%)  route 7.939ns (60.637%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.112     5.617    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.124     5.741 r  display_7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.828     9.569    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    13.093 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.093    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.872ns  (logic 5.399ns (41.945%)  route 7.473ns (58.055%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.109     5.614    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.153     5.767 r  display_7seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.364     9.131    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.740    12.872 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.872    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.445ns  (logic 5.165ns (41.502%)  route 7.280ns (58.498%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.109     5.614    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.124     5.738 r  display_7seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.171     8.910    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.535    12.445 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.445    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.269ns  (logic 5.406ns (44.066%)  route 6.862ns (55.934%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.344     5.849    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.152     6.001 r  display_7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.519     8.520    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749    12.269 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.269    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.058ns  (logic 5.185ns (43.000%)  route 6.873ns (57.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.344     5.849    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124     5.973 r  display_7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.530     8.503    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    12.058 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.058    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.050ns  (logic 5.412ns (44.910%)  route 6.638ns (55.090%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        4.346     5.851    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.152     6.003 r  display_7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.293     8.296    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    12.050 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.050    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 5.003ns (63.540%)  route 2.871ns (36.460%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=64, routed)          2.871     4.341    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533     7.874 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.874    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 5.026ns (64.240%)  route 2.798ns (35.760%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[5]_inst/O
                         net (fo=64, routed)          2.798     4.289    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535     7.824 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.824    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.487ns (74.826%)  route 0.500ns (25.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  SW_IBUF[4]_inst/O
                         net (fo=64, routed)          0.500     0.742    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.987 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.987    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.464ns (73.453%)  route 0.529ns (26.547%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=64, routed)          0.529     0.766    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.993 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.993    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.484ns (73.803%)  route 0.527ns (26.197%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=64, routed)          0.527     0.785    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.010 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.010    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.496ns (74.078%)  route 0.523ns (25.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=64, routed)          0.523     0.775    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.019 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.019    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.472ns (65.572%)  route 0.773ns (34.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=64, routed)          0.773     1.011    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.245 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.245    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.495ns (63.943%)  route 0.843ns (36.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[5]_inst/O
                         net (fo=64, routed)          0.843     1.102    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     2.338 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.338    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.125ns  (logic 1.632ns (39.561%)  route 2.493ns (60.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        1.878     2.151    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.045     2.196 r  display_7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.616     2.812    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.314     4.125 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.125    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.169ns  (logic 1.574ns (37.766%)  route 2.594ns (62.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        1.879     2.152    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.045     2.197 r  display_7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.716     2.913    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     4.169 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.169    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.206ns  (logic 1.627ns (38.675%)  route 2.579ns (61.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        1.879     2.152    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.044     2.196 r  display_7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.701     2.897    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     4.206 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.206    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.336ns  (logic 1.554ns (35.844%)  route 2.782ns (64.156%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2416, routed)        1.794     2.067    display_7seg/rst_IBUF
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.045     2.112 r  display_7seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.988     3.100    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     4.336 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.336    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 4.852ns (41.172%)  route 6.932ns (58.828%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          1.358     6.907    display_7seg/index[1]
    SLICE_X12Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  display_7seg/CA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.031    display_7seg/CA_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  display_7seg/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.289     8.529    display_7seg/digit[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I2_O)        0.325     8.854 r  display_7seg/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.285    13.140    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.738    16.877 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.877    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 4.855ns (43.110%)  route 6.407ns (56.890%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          1.358     6.907    display_7seg/index[1]
    SLICE_X12Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  display_7seg/CA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.031    display_7seg/CA_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  display_7seg/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.289     8.529    display_7seg/digit[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.327     8.856 r  display_7seg/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.761    12.617    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.739    16.356 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.356    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 4.625ns (42.962%)  route 6.141ns (57.038%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          1.358     6.907    display_7seg/index[1]
    SLICE_X12Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  display_7seg/CA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.031    display_7seg/CA_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  display_7seg/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.289     8.529    display_7seg/digit[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.297     8.826 r  display_7seg/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.494    12.320    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.860 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.860    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.604ns (42.959%)  route 6.113ns (57.041%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          1.358     6.907    display_7seg/index[1]
    SLICE_X12Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.031 f  display_7seg/CA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.031    display_7seg/CA_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 f  display_7seg/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.289     8.529    display_7seg/digit[1]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.297     8.826 r  display_7seg/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.466    12.292    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.810 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.810    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 4.126ns (39.868%)  route 6.223ns (60.132%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          1.613     7.163    display_7seg/index[2]
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.287 r  display_7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.610    11.896    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    15.442 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.442    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 4.349ns (42.029%)  route 5.998ns (57.971%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 f  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          1.616     7.166    display_7seg/index[2]
    SLICE_X5Y77          LUT4 (Prop_lut4_I0_O)        0.150     7.316 r  display_7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.382    11.698    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743    15.440 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.440    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.823ns (48.834%)  route 5.054ns (51.166%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.543     5.094    display_7seg/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  display_7seg/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.572 r  display_7seg/memory_reg[4]/Q
                         net (fo=1, routed)           0.888     6.460    display_7seg/data1[0]
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.301     6.761 r  display_7seg/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.761    display_7seg/CA_OBUF[6]_inst_i_8_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.209     6.970 r  display_7seg/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.210     8.180    display_7seg/digit[0]
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.297     8.477 r  display_7seg/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.956    11.433    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.972 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.972    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.790ns (49.090%)  route 4.967ns (50.910%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.543     5.094    display_7seg/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  display_7seg/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.572 r  display_7seg/memory_reg[3]/Q
                         net (fo=1, routed)           0.904     6.476    display_7seg/memory_reg_n_0_[3]
    SLICE_X13Y80         LUT6 (Prop_lut6_I5_O)        0.295     6.771 r  display_7seg/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.771    display_7seg/CA_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     6.983 r  display_7seg/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.451     8.434    display_7seg/digit[3]
    SLICE_X9Y72          LUT4 (Prop_lut4_I0_O)        0.299     8.733 r  display_7seg/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.612    11.346    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    14.851 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.851    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 4.104ns (42.983%)  route 5.444ns (57.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.542     5.093    display_7seg/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.549 f  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          1.616     7.166    display_7seg/index[2]
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.290 r  display_7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.828    11.117    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    14.642 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.642    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 5.056ns (52.994%)  route 4.484ns (47.006%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.543     5.094    display_7seg/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  display_7seg/memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.572 r  display_7seg/memory_reg[3]/Q
                         net (fo=1, routed)           0.904     6.476    display_7seg/memory_reg_n_0_[3]
    SLICE_X13Y80         LUT6 (Prop_lut6_I5_O)        0.295     6.771 r  display_7seg/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.771    display_7seg/CA_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     6.983 r  display_7seg/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.451     8.434    display_7seg/digit[3]
    SLICE_X9Y72          LUT4 (Prop_lut4_I0_O)        0.327     8.761 r  display_7seg/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.129    10.891    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744    14.634 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.634    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/hsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.433ns (74.553%)  route 0.489ns (25.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.561     1.474    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  vga_inst/hsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  vga_inst/hsync_inst/q_reg/Q
                         net (fo=2, routed)           0.489     2.128    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.397 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.397    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.428ns (72.446%)  route 0.543ns (27.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.561     1.474    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  vga_inst/vsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  vga_inst/vsync_inst/q_reg/Q
                         net (fo=1, routed)           0.543     2.181    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.445 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.445    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.400ns (66.413%)  route 0.708ns (33.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_B_reg[1]/Q
                         net (fo=1, routed)           0.708     2.320    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.579 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.579    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.398ns (64.837%)  route 0.758ns (35.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.559     1.472    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_inst/VGA_G_reg[1]/Q
                         net (fo=1, routed)           0.758     2.372    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.257     3.629 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.402ns (64.934%)  route 0.757ns (35.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.757     2.370    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.631 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.631    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.404ns (63.655%)  route 0.802ns (36.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_R_reg[1]/Q
                         net (fo=1, routed)           0.802     2.414    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.678 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.678    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.386ns (62.298%)  route 0.839ns (37.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.559     1.472    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_inst/VGA_R_reg[2]/Q
                         net (fo=1, routed)           0.839     2.452    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     3.697 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.697    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.385ns (62.211%)  route 0.842ns (37.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.558     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  vga_inst/VGA_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga_inst/VGA_B_reg[2]/Q
                         net (fo=1, routed)           0.842     2.454    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.698 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.698    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.388ns (61.929%)  route 0.853ns (38.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.559     1.472    vga_inst/clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  vga_inst/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_inst/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.853     2.467    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.247     3.713 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.425ns (61.519%)  route 0.891ns (38.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.559     1.472    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  vga_inst/VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  vga_inst/VGA_G_reg[3]/Q
                         net (fo=1, routed)           0.891     2.528    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     3.788 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.788    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[8].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.990ns  (logic 2.126ns (7.877%)  route 24.864ns (92.123%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       21.067    22.573    rand/generate_bits[8].rand_bit/generate_oscillators[136].oscillator_group.oscil/rst_IBUF
    SLICE_X6Y141         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  rand/generate_bits[8].rand_bit/generate_oscillators[136].oscillator_group.oscil/chain_inferred_i_7__1752/O
                         net (fo=1, routed)           0.493    23.190    rand/generate_bits[8].rand_bit/generate_oscillators[136].oscillator_group.oscil/chain[0]
    SLICE_X7Y141         LUT1 (Prop_lut1_I0_O)        0.124    23.314 r  rand/generate_bits[8].rand_bit/generate_oscillators[136].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.327    24.642    rand/generate_bits[8].rand_bit/oscillators[136]
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    24.766 r  rand/generate_bits[8].rand_bit/output_i_17/O
                         net (fo=1, routed)           1.163    25.928    rand/generate_bits[8].rand_bit/output_i_17_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I0_O)        0.124    26.052 r  rand/generate_bits[8].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.813    26.866    rand/generate_bits[8].rand_bit/output_i_4_n_0
    SLICE_X27Y141        LUT6 (Prop_lut6_I2_O)        0.124    26.990 r  rand/generate_bits[8].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    26.990    rand/generate_bits[8].rand_bit/output_i_1_n_0
    SLICE_X27Y141        FDRE                                         r  rand/generate_bits[8].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.608     4.979    rand/generate_bits[8].rand_bit/clk_IBUF_BUFG
    SLICE_X27Y141        FDRE                                         r  rand/generate_bits[8].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[10].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.690ns  (logic 2.359ns (9.182%)  route 23.331ns (90.818%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       20.278    21.784    rand/generate_bits[10].rand_bit/generate_oscillators[99].oscillator_group.oscil/rst_IBUF
    SLICE_X10Y142        LUT2 (Prop_lut2_I1_O)        0.124    21.908 r  rand/generate_bits[10].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain_inferred_i_17__209/O
                         net (fo=1, routed)           1.212    23.121    rand/generate_bits[10].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain[0]
    SLICE_X16Y135        LUT1 (Prop_lut1_I0_O)        0.149    23.270 r  rand/generate_bits[10].rand_bit/generate_oscillators[99].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.594    23.864    rand/generate_bits[10].rand_bit/oscillators[99]
    SLICE_X16Y134        LUT6 (Prop_lut6_I4_O)        0.332    24.196 r  rand/generate_bits[10].rand_bit/output_i_35/O
                         net (fo=1, routed)           0.640    24.836    rand/generate_bits[10].rand_bit/output_i_35_n_0
    SLICE_X18Y134        LUT6 (Prop_lut6_I0_O)        0.124    24.960 r  rand/generate_bits[10].rand_bit/output_i_7/O
                         net (fo=1, routed)           0.606    25.566    rand/generate_bits[10].rand_bit/output_i_7_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I5_O)        0.124    25.690 r  rand/generate_bits[10].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    25.690    rand/generate_bits[10].rand_bit/output_i_1_n_0
    SLICE_X19Y127        FDRE                                         r  rand/generate_bits[10].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.597     4.968    rand/generate_bits[10].rand_bit/clk_IBUF_BUFG
    SLICE_X19Y127        FDRE                                         r  rand/generate_bits[10].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[9].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.391ns  (logic 2.588ns (10.192%)  route 22.803ns (89.808%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       20.071    21.577    rand/generate_bits[9].rand_bit/generate_oscillators[29].oscillator_group.oscil/rst_IBUF
    SLICE_X35Y145        LUT2 (Prop_lut2_I1_O)        0.152    21.729 r  rand/generate_bits[9].rand_bit/generate_oscillators[29].oscillator_group.oscil/chain_inferred_i_17__196/O
                         net (fo=1, routed)           0.921    22.650    rand/generate_bits[9].rand_bit/generate_oscillators[29].oscillator_group.oscil/chain[0]
    SLICE_X35Y136        LUT1 (Prop_lut1_I0_O)        0.355    23.005 r  rand/generate_bits[9].rand_bit/generate_oscillators[29].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.816    23.821    rand/generate_bits[9].rand_bit/oscillators[29]
    SLICE_X35Y135        LUT6 (Prop_lut6_I1_O)        0.327    24.148 r  rand/generate_bits[9].rand_bit/output_i_8/O
                         net (fo=1, routed)           0.695    24.843    rand/generate_bits[9].rand_bit/output_i_8_n_0
    SLICE_X35Y132        LUT6 (Prop_lut6_I0_O)        0.124    24.967 r  rand/generate_bits[9].rand_bit/output_i_2/O
                         net (fo=1, routed)           0.301    25.267    rand/generate_bits[9].rand_bit/output_i_2_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I0_O)        0.124    25.391 r  rand/generate_bits[9].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    25.391    rand/generate_bits[9].rand_bit/output_i_1_n_0
    SLICE_X37Y132        FDRE                                         r  rand/generate_bits[9].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.597     4.968    rand/generate_bits[9].rand_bit/clk_IBUF_BUFG
    SLICE_X37Y132        FDRE                                         r  rand/generate_bits[9].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[11].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.424ns  (logic 2.126ns (8.704%)  route 22.298ns (91.296%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       18.739    20.244    rand/generate_bits[11].rand_bit/generate_oscillators[63].oscillator_group.oscil/rst_IBUF
    SLICE_X49Y114        LUT2 (Prop_lut2_I1_O)        0.124    20.368 r  rand/generate_bits[11].rand_bit/generate_oscillators[63].oscillator_group.oscil/chain_inferred_i_13__712/O
                         net (fo=1, routed)           0.670    21.039    rand/generate_bits[11].rand_bit/generate_oscillators[63].oscillator_group.oscil/chain[0]
    SLICE_X49Y114        LUT1 (Prop_lut1_I0_O)        0.124    21.163 r  rand/generate_bits[11].rand_bit/generate_oscillators[63].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.679    21.842    rand/generate_bits[11].rand_bit/oscillators[63]
    SLICE_X49Y114        LUT6 (Prop_lut6_I4_O)        0.124    21.966 r  rand/generate_bits[11].rand_bit/output_i_29/O
                         net (fo=1, routed)           0.936    22.902    rand/generate_bits[11].rand_bit/output_i_29_n_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.026 r  rand/generate_bits[11].rand_bit/output_i_6/O
                         net (fo=1, routed)           1.274    24.300    rand/generate_bits[11].rand_bit/output_i_6_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I4_O)        0.124    24.424 r  rand/generate_bits[11].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    24.424    rand/generate_bits[11].rand_bit/p_0_in
    SLICE_X37Y117        FDRE                                         r  rand/generate_bits[11].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.597     4.968    rand/generate_bits[11].rand_bit/clk_IBUF_BUFG
    SLICE_X37Y117        FDRE                                         r  rand/generate_bits[11].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[5].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.356ns  (logic 2.352ns (9.656%)  route 22.004ns (90.344%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       18.726    20.232    rand/generate_bits[5].rand_bit/generate_oscillators[103].oscillator_group.oscil/rst_IBUF
    SLICE_X52Y113        LUT2 (Prop_lut2_I1_O)        0.146    20.378 r  rand/generate_bits[5].rand_bit/generate_oscillators[103].oscillator_group.oscil/chain_inferred_i_13__588/O
                         net (fo=1, routed)           0.469    20.847    rand/generate_bits[5].rand_bit/generate_oscillators[103].oscillator_group.oscil/chain[0]
    SLICE_X52Y113        LUT1 (Prop_lut1_I0_O)        0.328    21.175 r  rand/generate_bits[5].rand_bit/generate_oscillators[103].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.787    21.962    rand/generate_bits[5].rand_bit/oscillators[103]
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    22.086 r  rand/generate_bits[5].rand_bit/output_i_36/O
                         net (fo=1, routed)           1.102    23.189    rand/generate_bits[5].rand_bit/output_i_36_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.124    23.313 r  rand/generate_bits[5].rand_bit/output_i_7/O
                         net (fo=1, routed)           0.920    24.232    rand/generate_bits[5].rand_bit/output_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124    24.356 r  rand/generate_bits[5].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    24.356    rand/generate_bits[5].rand_bit/output_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  rand/generate_bits[5].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.610     4.981    rand/generate_bits[5].rand_bit/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  rand/generate_bits[5].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[4].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.692ns  (logic 2.558ns (11.272%)  route 20.134ns (88.728%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       16.372    17.878    rand/generate_bits[4].rand_bit/generate_oscillators[170].oscillator_group.oscil/rst_IBUF
    SLICE_X49Y75         LUT2 (Prop_lut2_I1_O)        0.118    17.996 r  rand/generate_bits[4].rand_bit/generate_oscillators[170].oscillator_group.oscil/chain_inferred_i_5__2316/O
                         net (fo=1, routed)           0.848    18.844    rand/generate_bits[4].rand_bit/generate_oscillators[170].oscillator_group.oscil/chain[0]
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.354    19.198 r  rand/generate_bits[4].rand_bit/generate_oscillators[170].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.863    20.061    rand/generate_bits[4].rand_bit/oscillators[170]
    SLICE_X48Y75         LUT6 (Prop_lut6_I4_O)        0.332    20.393 r  rand/generate_bits[4].rand_bit/output_i_23/O
                         net (fo=1, routed)           1.227    21.620    rand/generate_bits[4].rand_bit/output_i_23_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.744 r  rand/generate_bits[4].rand_bit/output_i_5/O
                         net (fo=1, routed)           0.823    22.568    rand/generate_bits[4].rand_bit/output_i_5_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    22.692 r  rand/generate_bits[4].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    22.692    rand/generate_bits[4].rand_bit/output_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  rand/generate_bits[4].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.427     4.798    rand/generate_bits[4].rand_bit/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  rand/generate_bits[4].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[1].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.301ns  (logic 2.356ns (10.564%)  route 19.946ns (89.436%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       16.243    17.749    rand/generate_bits[1].rand_bit/generate_oscillators[107].oscillator_group.oscil/rst_IBUF
    SLICE_X58Y78         LUT2 (Prop_lut2_I1_O)        0.152    17.901 r  rand/generate_bits[1].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_11__988/O
                         net (fo=1, routed)           0.301    18.202    rand/generate_bits[1].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain[0]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.326    18.528 r  rand/generate_bits[1].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.649    19.177    rand/generate_bits[1].rand_bit/oscillators[107]
    SLICE_X59Y81         LUT6 (Prop_lut6_I0_O)        0.124    19.301 r  rand/generate_bits[1].rand_bit/output_i_36/O
                         net (fo=1, routed)           1.194    20.495    rand/generate_bits[1].rand_bit/output_i_36_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.619 r  rand/generate_bits[1].rand_bit/output_i_7/O
                         net (fo=1, routed)           1.558    22.177    rand/generate_bits[1].rand_bit/output_i_7_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    22.301 r  rand/generate_bits[1].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    22.301    rand/generate_bits[1].rand_bit/output_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  rand/generate_bits[1].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.427     4.798    rand/generate_bits[1].rand_bit/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  rand/generate_bits[1].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[2].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.655ns  (logic 2.383ns (11.003%)  route 19.273ns (88.997%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       16.337    17.843    rand/generate_bits[2].rand_bit/generate_oscillators[50].oscillator_group.oscil/rst_IBUF
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124    17.967 r  rand/generate_bits[2].rand_bit/generate_oscillators[50].oscillator_group.oscil/chain_inferred_i_5__2344/O
                         net (fo=1, routed)           0.813    18.780    rand/generate_bits[2].rand_bit/generate_oscillators[50].oscillator_group.oscil/chain[0]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.150    18.930 r  rand/generate_bits[2].rand_bit/generate_oscillators[50].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.829    19.760    rand/generate_bits[2].rand_bit/oscillators[50]
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.355    20.115 r  rand/generate_bits[2].rand_bit/output_i_34/O
                         net (fo=1, routed)           0.552    20.666    rand/generate_bits[2].rand_bit/output_i_34_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124    20.790 r  rand/generate_bits[2].rand_bit/output_i_6/O
                         net (fo=1, routed)           0.741    21.531    rand/generate_bits[2].rand_bit/output_i_6_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.655 r  rand/generate_bits[2].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    21.655    rand/generate_bits[2].rand_bit/output_i_1_n_0
    SLICE_X34Y91         FDRE                                         r  rand/generate_bits[2].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.430     4.801    rand/generate_bits[2].rand_bit/clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  rand/generate_bits[2].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[7].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.018ns  (logic 2.359ns (11.223%)  route 18.659ns (88.777%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       14.802    16.307    rand/generate_bits[7].rand_bit/generate_oscillators[8].oscillator_group.oscil/rst_IBUF
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.124    16.431 r  rand/generate_bits[7].rand_bit/generate_oscillators[8].oscillator_group.oscil/chain_inferred_i_13__799/O
                         net (fo=1, routed)           0.986    17.418    rand/generate_bits[7].rand_bit/generate_oscillators[8].oscillator_group.oscil/chain[0]
    SLICE_X16Y115        LUT1 (Prop_lut1_I0_O)        0.149    17.567 r  rand/generate_bits[7].rand_bit/generate_oscillators[8].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.152    18.719    rand/generate_bits[7].rand_bit/oscillators[8]
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.332    19.051 r  rand/generate_bits[7].rand_bit/output_i_10/O
                         net (fo=1, routed)           0.804    19.855    rand/generate_bits[7].rand_bit/output_i_10_n_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I2_O)        0.124    19.979 r  rand/generate_bits[7].rand_bit/output_i_2/O
                         net (fo=1, routed)           0.915    20.894    rand/generate_bits[7].rand_bit/output_i_2_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    21.018 r  rand/generate_bits[7].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    21.018    rand/generate_bits[7].rand_bit/output_i_1_n_0
    SLICE_X12Y114        FDRE                                         r  rand/generate_bits[7].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.607     4.978    rand/generate_bits[7].rand_bit/clk_IBUF_BUFG
    SLICE_X12Y114        FDRE                                         r  rand/generate_bits[7].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[3].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.055ns  (logic 2.592ns (13.602%)  route 16.463ns (86.398%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2416, routed)       13.264    14.770    rand/generate_bits[3].rand_bit/generate_oscillators[119].oscillator_group.oscil/rst_IBUF
    SLICE_X37Y70         LUT2 (Prop_lut2_I1_O)        0.152    14.922 r  rand/generate_bits[3].rand_bit/generate_oscillators[119].oscillator_group.oscil/chain_inferred_i_17__67/O
                         net (fo=1, routed)           0.848    15.769    rand/generate_bits[3].rand_bit/generate_oscillators[119].oscillator_group.oscil/chain[0]
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.354    16.123 r  rand/generate_bits[3].rand_bit/generate_oscillators[119].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.564    16.687    rand/generate_bits[3].rand_bit/oscillators[119]
    SLICE_X37Y69         LUT6 (Prop_lut6_I0_O)        0.332    17.019 r  rand/generate_bits[3].rand_bit/output_i_19/O
                         net (fo=1, routed)           0.754    17.773    rand/generate_bits[3].rand_bit/output_i_19_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.897 r  rand/generate_bits[3].rand_bit/output_i_4/O
                         net (fo=1, routed)           1.033    18.931    rand/generate_bits[3].rand_bit/output_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.055 r  rand/generate_bits[3].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    19.055    rand/generate_bits[3].rand_bit/output_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  rand/generate_bits[3].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.427     4.798    rand/generate_bits[3].rand_bit/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  rand/generate_bits[3].rand_bit/output_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/BTNC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.238ns (16.423%)  route 1.213ns (83.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.213     1.451    num_handler/BTNC_IBUF
    SLICE_X12Y79         FDRE                                         r  num_handler/BTNC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.821     1.979    num_handler/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  num_handler/BTNC_prev_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.283ns (18.908%)  route 1.215ns (81.092%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.215     1.454    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.499 r  num_handler/index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.499    num_handler/index[0]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  num_handler/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.821     1.979    num_handler/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  num_handler/index_reg[0]/C

Slack:                    inf
  Source:                 UART_CTS
                            (input port)
  Destination:            uart_comm/CTS_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.256ns (16.963%)  route 1.255ns (83.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  UART_CTS (IN)
                         net (fo=0)                   0.000     0.000    UART_CTS
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  UART_CTS_IBUF_inst/O
                         net (fo=4, routed)           1.255     1.512    uart_comm/UART_CTS_IBUF
    SLICE_X31Y93         FDRE                                         r  uart_comm/CTS_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.827     1.986    uart_comm/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  uart_comm/CTS_prev_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/output_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.283ns (18.415%)  route 1.255ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           1.129     1.368    num_handler/BTNC_IBUF
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.413 r  num_handler/output[7]_i_1/O
                         net (fo=8, routed)           0.126     1.539    num_handler/output[7]_i_1_n_0
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.822     1.981    num_handler/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  num_handler/output_reg[7]/C

Slack:                    inf
  Source:                 UART_CTS
                            (input port)
  Destination:            uart_comm/uart_prescaler/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.301ns (19.273%)  route 1.262ns (80.727%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  UART_CTS (IN)
                         net (fo=0)                   0.000     0.000    UART_CTS
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  UART_CTS_IBUF_inst/O
                         net (fo=4, routed)           1.262     1.519    uart_comm/uart_prescaler/UART_CTS_IBUF
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.564 r  uart_comm/uart_prescaler/enable_i_1/O
                         net (fo=1, routed)           0.000     1.564    uart_comm/uart_prescaler/enable_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  uart_comm/uart_prescaler/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.827     1.986    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X31Y93         FDRE                                         r  uart_comm/uart_prescaler/enable_reg/C





