   1              	/**
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f10x_hd.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V3.6.1
   6              	  * @date      05-March-2012
   7              	  * @brief     STM32F10x High Density Devices vector table for RIDE7 toolchain. 
   8              	  *            This module performs:
   9              	  *                - Set the initial SP
  10              	  *                - Set the initial PC == Reset_Handler,
  11              	  *                - Set the vector table entries with the exceptions ISR address
  12              	  *                - Configure the clock system and the external SRAM mounted on 
  13              	  *                  STM3210E-EVAL board to be used as data memory (optional, 
  14              	  *                  to be enabled by user)
  15              	  *                - Branches to main in the C library (which eventually
  16              	  *                  calls main()).
  17              	  *            After Reset the Cortex-M3 processor is in Thread mode,
  18              	  *            priority is Privileged, and the Stack is set to Main.
  19              	  ******************************************************************************
  20              	  * @attention
  21              	  *
  22              	  * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  23              	  *
  24              	  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  25              	  * You may not use this file except in compliance with the License.
  26              	  * You may obtain a copy of the License at:
  27              	  *
  28              	  *        http://www.st.com/software_license_agreement_liberty_v2
  29              	  *
  30              	  * Unless required by applicable law or agreed to in writing, software 
  31              	  * distributed under the License is distributed on an "AS IS" BASIS, 
  32              	  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  33              	  * See the License for the specific language governing permissions and
  34              	  * limitations under the License.
  35              	  *
  36              	  ******************************************************************************
  37              	  */
  38              	    
  39              	  .syntax unified
  40              	  .cpu cortex-m3
  41              	  .fpu softvfp
  42              	  .thumb
  43              	
  44              	.global  g_pfnVectors
  45              	.global  Default_Handler
  46              	
  47              	/* start address for the initialization values of the .data section. 
  48              	defined in linker script */
  49 0000 00000000 	.word  _sidata
  50              	/* start address for the .data section. defined in linker script */  
  51 0004 00000000 	.word  _sdata
  52              	/* end address for the .data section. defined in linker script */
  53 0008 00000000 	.word  _edata
  54              	/* start address for the .bss section. defined in linker script */
  55 000c 00000000 	.word  _sbss
  56              	/* end address for the .bss section. defined in linker script */
  57 0010 00000000 	.word  _ebss
  58              	/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
  59              	
  60              	.equ  BootRAM,        0xF1E0F85F
  61              	/**
  62              	 * @brief  This is the code that gets called when the processor first
  63              	 *          starts execution following a reset event. Only the absolutely
  64              	 *          necessary set is performed, after which the application
  65              	 *          supplied main() routine is called. 
  66              	 * @param  None
  67              	 * @retval : None
  68              	*/
  69              	
  70              	    .section  .text.Reset_Handler
  71              	  .weak  Reset_Handler
  73              	Reset_Handler:  
  74              	
  75              	/* Copy the data segment initializers from flash to SRAM */  
  76 0000 0021     	  movs  r1, #0
  77 0002 00F004B8 	  b  LoopCopyDataInit
  78              	
  79              	CopyDataInit:
  80 0006 0C4B     	  ldr  r3, =_sidata
  81 0008 5B58     	  ldr  r3, [r3, r1]
  82 000a 4350     	  str  r3, [r0, r1]
  83 000c 0431     	  adds  r1, r1, #4
  84              	    
  85              	LoopCopyDataInit:
  86 000e 0B48     	  ldr  r0, =_sdata
  87 0010 0B4B     	  ldr  r3, =_edata
  88 0012 4218     	  adds  r2, r0, r1
  89 0014 9A42     	  cmp  r2, r3
  90 0016 FFF4F6AF 	  bcc  CopyDataInit
  91 001a 0A4A     	  ldr  r2, =_sbss
  92 001c 00F003B8 	  b  LoopFillZerobss
  93              	/* Zero fill the bss segment. */  
  94              	FillZerobss:
  95 0020 0023     	  movs  r3, #0
  96 0022 42F8043B 	  str  r3, [r2], #4
  97              	    
  98              	LoopFillZerobss:
  99 0026 084B     	  ldr  r3, = _ebss
 100 0028 9A42     	  cmp  r2, r3
 101 002a FFF4F9AF 	  bcc  FillZerobss
 102              	/* Call the clock system intitialization function.*/
 103 002e FFF7FEFF 	  bl  SystemInit   
 104              	/* Call the application's entry point.*/
 105 0032 FFF7FEFF 	  bl  main
 106 0036 7047     	  bx  lr    
 108              	
 109              	/**
 110              	 * @brief  This is the code that gets called when the processor receives an 
 111              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 112              	 *         the system state for examination by a debugger.
 113              	 * @param  None     
 114              	 * @retval None       
 115              	*/
 116              	    .section  .text.Default_Handler,"ax",%progbits
 117              	Default_Handler:
 118              	Infinite_Loop:
 119 0000 FFF7FEBF 	  b  Infinite_Loop
 121              	/******************************************************************************
 122              	*
 123              	* The minimal vector table for a Cortex M3. Note that the proper constructs
 124              	* must be placed on this to ensure that it ends up at physical address
 125              	* 0x0000.0000.
 126              	* 
 127              	*******************************************************************************/
 128              	   .section  .isr_vector,"a",%progbits
 131              	    
 132              	    
 133              	g_pfnVectors:
 134 0000 00000000 	  .word  _estack
 135 0004 00000000 	  .word  Reset_Handler
 136 0008 00000000 	  .word  NMI_Handler
 137 000c 00000000 	  .word  HardFault_Handler
 138 0010 00000000 	  .word  MemManage_Handler
 139 0014 00000000 	  .word  BusFault_Handler
 140 0018 00000000 	  .word  UsageFault_Handler
 141 001c 00000000 	  .word  0
 142 0020 00000000 	  .word  0
 143 0024 00000000 	  .word  0
 144 0028 00000000 	  .word  0
 145 002c 00000000 	  .word  SVC_Handler
 146 0030 00000000 	  .word  DebugMon_Handler
 147 0034 00000000 	  .word  0
 148 0038 00000000 	  .word  PendSV_Handler
 149 003c 00000000 	  .word  SysTick_Handler
 150 0040 00000000 	  .word  WWDG_IRQHandler
 151 0044 00000000 	  .word  PVD_IRQHandler
 152 0048 00000000 	  .word  TAMPER_IRQHandler
 153 004c 00000000 	  .word  RTC_IRQHandler
 154 0050 00000000 	  .word  FLASH_IRQHandler
 155 0054 00000000 	  .word  RCC_IRQHandler
 156 0058 00000000 	  .word  EXTI0_IRQHandler
 157 005c 00000000 	  .word  EXTI1_IRQHandler
 158 0060 00000000 	  .word  EXTI2_IRQHandler
 159 0064 00000000 	  .word  EXTI3_IRQHandler
 160 0068 00000000 	  .word  EXTI4_IRQHandler
 161 006c 00000000 	  .word  DMA1_Channel1_IRQHandler
 162 0070 00000000 	  .word  DMA1_Channel2_IRQHandler
 163 0074 00000000 	  .word  DMA1_Channel3_IRQHandler
 164 0078 00000000 	  .word  DMA1_Channel4_IRQHandler
 165 007c 00000000 	  .word  DMA1_Channel5_IRQHandler
 166 0080 00000000 	  .word  DMA1_Channel6_IRQHandler
 167 0084 00000000 	  .word  DMA1_Channel7_IRQHandler
 168 0088 00000000 	  .word  ADC1_2_IRQHandler
 169 008c 00000000 	  .word  USB_HP_CAN1_TX_IRQHandler
 170 0090 00000000 	  .word  USB_LP_CAN1_RX0_IRQHandler
 171 0094 00000000 	  .word  CAN1_RX1_IRQHandler
 172 0098 00000000 	  .word  CAN1_SCE_IRQHandler
 173 009c 00000000 	  .word  EXTI9_5_IRQHandler
 174 00a0 00000000 	  .word  TIM1_BRK_IRQHandler
 175 00a4 00000000 	  .word  TIM1_UP_IRQHandler
 176 00a8 00000000 	  .word  TIM1_TRG_COM_IRQHandler
 177 00ac 00000000 	  .word  TIM1_CC_IRQHandler
 178 00b0 00000000 	  .word  TIM2_IRQHandler
 179 00b4 00000000 	  .word  TIM3_IRQHandler
 180 00b8 00000000 	  .word  TIM4_IRQHandler
 181 00bc 00000000 	  .word  I2C1_EV_IRQHandler
 182 00c0 00000000 	  .word  I2C1_ER_IRQHandler
 183 00c4 00000000 	  .word  I2C2_EV_IRQHandler
 184 00c8 00000000 	  .word  I2C2_ER_IRQHandler
 185 00cc 00000000 	  .word  SPI1_IRQHandler
 186 00d0 00000000 	  .word  SPI2_IRQHandler
 187 00d4 00000000 	  .word  USART1_IRQHandler
 188 00d8 00000000 	  .word  USART2_IRQHandler
 189 00dc 00000000 	  .word  USART3_IRQHandler
 190 00e0 00000000 	  .word  EXTI15_10_IRQHandler
 191 00e4 00000000 	  .word  RTCAlarm_IRQHandler
 192 00e8 00000000 	  .word  USBWakeUp_IRQHandler
 193 00ec 00000000 	  .word  TIM8_BRK_IRQHandler
 194 00f0 00000000 	  .word  TIM8_UP_IRQHandler
 195 00f4 00000000 	  .word  TIM8_TRG_COM_IRQHandler
 196 00f8 00000000 	  .word  TIM8_CC_IRQHandler
 197 00fc 00000000 	  .word  ADC3_IRQHandler
 198 0100 00000000 	  .word  FSMC_IRQHandler
 199 0104 00000000 	  .word  SDIO_IRQHandler
 200 0108 00000000 	  .word  TIM5_IRQHandler
 201 010c 00000000 	  .word  SPI3_IRQHandler
 202 0110 00000000 	  .word  UART4_IRQHandler
 203 0114 00000000 	  .word  UART5_IRQHandler
 204 0118 00000000 	  .word  TIM6_IRQHandler
 205 011c 00000000 	  .word  TIM7_IRQHandler
 206 0120 00000000 	  .word  DMA2_Channel1_IRQHandler
 207 0124 00000000 	  .word  DMA2_Channel2_IRQHandler
 208 0128 00000000 	  .word  DMA2_Channel3_IRQHandler
 209 012c 00000000 	  .word  DMA2_Channel4_5_IRQHandler
 210 0130 00000000 	  .word  0
 211 0134 00000000 	  .word  0
 212 0138 00000000 	  .word  0
 213 013c 00000000 	  .word  0
 214 0140 00000000 	  .word  0
 215 0144 00000000 	  .word  0
 216 0148 00000000 	  .word  0
 217 014c 00000000 	  .word  0
 218 0150 00000000 	  .word  0
 219 0154 00000000 	  .word  0
 220 0158 00000000 	  .word  0
 221 015c 00000000 	  .word  0
 222 0160 00000000 	  .word  0
 223 0164 00000000 	  .word  0
 224 0168 00000000 	  .word  0
 225 016c 00000000 	  .word  0
 226 0170 00000000 	  .word  0
 227 0174 00000000 	  .word  0
 228 0178 00000000 	  .word  0
 229 017c 00000000 	  .word  0
 230 0180 00000000 	  .word  0
 231 0184 00000000 	  .word  0
 232 0188 00000000 	  .word  0
 233 018c 00000000 	  .word  0
 234 0190 00000000 	  .word  0
 235 0194 00000000 	  .word  0
 236 0198 00000000 	  .word  0
 237 019c 00000000 	  .word  0
 238 01a0 00000000 	  .word  0
 239 01a4 00000000 	  .word  0
 240 01a8 00000000 	  .word  0
 241 01ac 00000000 	  .word  0
 242 01b0 00000000 	  .word  0
 243 01b4 00000000 	  .word  0
 244 01b8 00000000 	  .word  0
 245 01bc 00000000 	  .word  0
 246 01c0 00000000 	  .word  0
 247 01c4 00000000 	  .word  0
 248 01c8 00000000 	  .word  0
 249 01cc 00000000 	  .word  0
 250 01d0 00000000 	  .word  0
 251 01d4 00000000 	  .word  0
 252 01d8 00000000 	  .word  0
 253 01dc 00000000 	  .word  0
 254 01e0 5FF8E0F1 	  .word  BootRAM       /* @0x1E0. This is for boot in RAM mode for 
 255              	                         STM32F10x High Density devices. */
 256              	/*******************************************************************************
 257              	*
 258              	* Provide weak aliases for each Exception handler to the Default_Handler. 
 259              	* As they are weak aliases, any function with the same name will override 
 260              	* this definition.
 261              	* 
 262              	*******************************************************************************/
 263              	    
 264              	  .weak  NMI_Handler
 265              	  .thumb_set NMI_Handler,Default_Handler
 266              	  
 267              	  .weak  HardFault_Handler
 268              	  .thumb_set HardFault_Handler,Default_Handler
 269              	  
 270              	  .weak  MemManage_Handler
 271              	  .thumb_set MemManage_Handler,Default_Handler
 272              	  
 273              	  .weak  BusFault_Handler
 274              	  .thumb_set BusFault_Handler,Default_Handler
 275              	
 276              	  .weak  UsageFault_Handler
 277              	  .thumb_set UsageFault_Handler,Default_Handler
 278              	
 279              	  .weak  SVC_Handler
 280              	  .thumb_set SVC_Handler,Default_Handler
 281              	
 282              	  .weak  DebugMon_Handler
 283              	  .thumb_set DebugMon_Handler,Default_Handler
 284              	
 285              	  .weak  PendSV_Handler
 286              	  .thumb_set PendSV_Handler,Default_Handler
 287              	
 288              	  .weak  SysTick_Handler
 289              	  .thumb_set SysTick_Handler,Default_Handler
 290              	
 291              	  .weak  WWDG_IRQHandler
 292              	  .thumb_set WWDG_IRQHandler,Default_Handler
 293              	
 294              	  .weak  PVD_IRQHandler
 295              	  .thumb_set PVD_IRQHandler,Default_Handler
 296              	
 297              	  .weak  TAMPER_IRQHandler
 298              	  .thumb_set TAMPER_IRQHandler,Default_Handler
 299              	
 300              	  .weak  RTC_IRQHandler
 301              	  .thumb_set RTC_IRQHandler,Default_Handler
 302              	
 303              	  .weak  FLASH_IRQHandler
 304              	  .thumb_set FLASH_IRQHandler,Default_Handler
 305              	
 306              	  .weak  RCC_IRQHandler
 307              	  .thumb_set RCC_IRQHandler,Default_Handler
 308              	
 309              	  .weak  EXTI0_IRQHandler
 310              	  .thumb_set EXTI0_IRQHandler,Default_Handler
 311              	
 312              	  .weak  EXTI1_IRQHandler
 313              	  .thumb_set EXTI1_IRQHandler,Default_Handler
 314              	
 315              	  .weak  EXTI2_IRQHandler
 316              	  .thumb_set EXTI2_IRQHandler,Default_Handler
 317              	
 318              	  .weak  EXTI3_IRQHandler
 319              	  .thumb_set EXTI3_IRQHandler,Default_Handler
 320              	
 321              	  .weak  EXTI4_IRQHandler
 322              	  .thumb_set EXTI4_IRQHandler,Default_Handler
 323              	
 324              	  .weak  DMA1_Channel1_IRQHandler
 325              	  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 326              	
 327              	  .weak  DMA1_Channel2_IRQHandler
 328              	  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
 329              	
 330              	  .weak  DMA1_Channel3_IRQHandler
 331              	  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
 332              	
 333              	  .weak  DMA1_Channel4_IRQHandler
 334              	  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
 335              	
 336              	  .weak  DMA1_Channel5_IRQHandler
 337              	  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
 338              	
 339              	  .weak  DMA1_Channel6_IRQHandler
 340              	  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
 341              	
 342              	  .weak  DMA1_Channel7_IRQHandler
 343              	  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
 344              	
 345              	  .weak  ADC1_2_IRQHandler
 346              	  .thumb_set ADC1_2_IRQHandler,Default_Handler
 347              	
 348              	  .weak  USB_HP_CAN1_TX_IRQHandler
 349              	  .thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
 350              	
 351              	  .weak  USB_LP_CAN1_RX0_IRQHandler
 352              	  .thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
 353              	
 354              	  .weak  CAN1_RX1_IRQHandler
 355              	  .thumb_set CAN1_RX1_IRQHandler,Default_Handler
 356              	
 357              	  .weak  CAN1_SCE_IRQHandler
 358              	  .thumb_set CAN1_SCE_IRQHandler,Default_Handler
 359              	
 360              	  .weak  EXTI9_5_IRQHandler
 361              	  .thumb_set EXTI9_5_IRQHandler,Default_Handler
 362              	
 363              	  .weak  TIM1_BRK_IRQHandler
 364              	  .thumb_set TIM1_BRK_IRQHandler,Default_Handler
 365              	
 366              	  .weak  TIM1_UP_IRQHandler
 367              	  .thumb_set TIM1_UP_IRQHandler,Default_Handler
 368              	
 369              	  .weak  TIM1_TRG_COM_IRQHandler
 370              	  .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
 371              	
 372              	  .weak  TIM1_CC_IRQHandler
 373              	  .thumb_set TIM1_CC_IRQHandler,Default_Handler
 374              	
 375              	  .weak  TIM2_IRQHandler
 376              	  .thumb_set TIM2_IRQHandler,Default_Handler
 377              	
 378              	  .weak  TIM3_IRQHandler
 379              	  .thumb_set TIM3_IRQHandler,Default_Handler
 380              	
 381              	  .weak  TIM4_IRQHandler
 382              	  .thumb_set TIM4_IRQHandler,Default_Handler
 383              	
 384              	  .weak  I2C1_EV_IRQHandler
 385              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 386              	
 387              	  .weak  I2C1_ER_IRQHandler
 388              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 389              	
 390              	  .weak  I2C2_EV_IRQHandler
 391              	  .thumb_set I2C2_EV_IRQHandler,Default_Handler
 392              	
 393              	  .weak  I2C2_ER_IRQHandler
 394              	  .thumb_set I2C2_ER_IRQHandler,Default_Handler
 395              	
 396              	  .weak  SPI1_IRQHandler
 397              	  .thumb_set SPI1_IRQHandler,Default_Handler
 398              	
 399              	  .weak  SPI2_IRQHandler
 400              	  .thumb_set SPI2_IRQHandler,Default_Handler
 401              	
 402              	  .weak  USART1_IRQHandler
 403              	  .thumb_set USART1_IRQHandler,Default_Handler
 404              	
 405              	  .weak  USART2_IRQHandler
 406              	  .thumb_set USART2_IRQHandler,Default_Handler
 407              	
 408              	  .weak  USART3_IRQHandler
 409              	  .thumb_set USART3_IRQHandler,Default_Handler
 410              	
 411              	  .weak  EXTI15_10_IRQHandler
 412              	  .thumb_set EXTI15_10_IRQHandler,Default_Handler
 413              	
 414              	  .weak  RTCAlarm_IRQHandler
 415              	  .thumb_set RTCAlarm_IRQHandler,Default_Handler
 416              	
 417              	  .weak  USBWakeUp_IRQHandler
 418              	  .thumb_set USBWakeUp_IRQHandler,Default_Handler
 419              	
 420              	  .weak  TIM8_BRK_IRQHandler
 421              	  .thumb_set TIM8_BRK_IRQHandler,Default_Handler
 422              	
 423              	  .weak  TIM8_UP_IRQHandler
 424              	  .thumb_set TIM8_UP_IRQHandler,Default_Handler
 425              	
 426              	  .weak  TIM8_TRG_COM_IRQHandler
 427              	  .thumb_set TIM8_TRG_COM_IRQHandler,Default_Handler
 428              	
 429              	  .weak  TIM8_CC_IRQHandler
 430              	  .thumb_set TIM8_CC_IRQHandler,Default_Handler
 431              	
 432              	  .weak  ADC3_IRQHandler
 433              	  .thumb_set ADC3_IRQHandler,Default_Handler
 434              	
 435              	  .weak  FSMC_IRQHandler
 436              	  .thumb_set FSMC_IRQHandler,Default_Handler
 437              	
 438              	  .weak  SDIO_IRQHandler
 439              	  .thumb_set SDIO_IRQHandler,Default_Handler
 440              	
 441              	  .weak  TIM5_IRQHandler
 442              	  .thumb_set TIM5_IRQHandler,Default_Handler
 443              	
 444              	  .weak  SPI3_IRQHandler
 445              	  .thumb_set SPI3_IRQHandler,Default_Handler
 446              	
 447              	  .weak  UART4_IRQHandler
 448              	  .thumb_set UART4_IRQHandler,Default_Handler
 449              	
 450              	  .weak  UART5_IRQHandler
 451              	  .thumb_set UART5_IRQHandler,Default_Handler
 452              	
 453              	  .weak  TIM6_IRQHandler
 454              	  .thumb_set TIM6_IRQHandler,Default_Handler
 455              	
 456              	  .weak  TIM7_IRQHandler
 457              	  .thumb_set TIM7_IRQHandler,Default_Handler
 458              	
 459              	  .weak  DMA2_Channel1_IRQHandler
 460              	  .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
 461              	
 462              	  .weak  DMA2_Channel2_IRQHandler
 463              	  .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
 464              	
 465              	  .weak  DMA2_Channel3_IRQHandler
 466              	  .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
 467              	
 468              	  .weak  DMA2_Channel4_5_IRQHandler
 469              	  .thumb_set DMA2_Channel4_5_IRQHandler,Default_Handler
 470              	
 471              	/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
DEFINED SYMBOLS
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:133    .isr_vector:00000000 g_pfnVectors
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 Default_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:60     *ABS*:f1e0f85f BootRAM
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:73     .text.Reset_Handler:00000000 Reset_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:76     .text.Reset_Handler:00000000 $t
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:85     .text.Reset_Handler:0000000e LoopCopyDataInit
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:79     .text.Reset_Handler:00000006 CopyDataInit
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:98     .text.Reset_Handler:00000026 LoopFillZerobss
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:94     .text.Reset_Handler:00000020 FillZerobss
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:118    .text.Default_Handler:00000000 Infinite_Loop
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:119    .text.Default_Handler:00000000 $t
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 NMI_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 HardFault_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 MemManage_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 BusFault_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 UsageFault_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SVC_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DebugMon_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 PendSV_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SysTick_Handler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 WWDG_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 PVD_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TAMPER_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 RTC_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 FLASH_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 RCC_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI0_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI4_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel4_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel5_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel6_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA1_Channel7_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 ADC1_2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USB_HP_CAN1_TX_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USB_LP_CAN1_RX0_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 CAN1_RX1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 CAN1_SCE_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI9_5_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM1_BRK_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM1_UP_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM1_TRG_COM_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM1_CC_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM4_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 I2C1_EV_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 I2C1_ER_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 I2C2_EV_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 I2C2_ER_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SPI1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SPI2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USART1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USART2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USART3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 EXTI15_10_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 RTCAlarm_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 USBWakeUp_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM8_BRK_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM8_UP_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM8_TRG_COM_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM8_CC_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 ADC3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 FSMC_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SDIO_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM5_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 SPI3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 UART4_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 UART5_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM6_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 TIM7_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA2_Channel1_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA2_Channel2_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA2_Channel3_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:117    .text.Default_Handler:00000000 DMA2_Channel4_5_IRQHandler
lib/CMSIS/Device/ST/STM32F10x/Source/Templates/gcc_ride7/startup_stm32f10x_hd.s:116    .text.Reset_Handler:00000038 $d
                   .debug_aranges:0000000c $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
SystemInit
main
_estack
