<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92206&test_id=250 -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Test Results</title>

<meta name="language" content="en">
<meta name="tcexam_level" content="1">
<meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]">
<meta name="author" content="nick">
<meta name="reply-to" content="">
<meta name="keywords" content="TCExam, eExam, e-exam, web, exam">
<link rel="stylesheet" href="./Test Results65_files/jquery-ui.css">
<link rel="stylesheet" href="./Test Results65_files/calclayout.css">
<script src="./Test Results65_files/jquery-1.12.4.js.download"></script>
<script src="./Test Results65_files/jquery-ui.js.download"></script>
<script src="./Test Results65_files/jquery.dialogextend.min.js.download"></script>
<script src="./Test Results65_files/custom.js.download"></script>
<script src="./Test Results65_files/oscZenoedited.js.download"></script>
<link rel="stylesheet" href="./Test Results65_files/default.css" type="text/css">
<link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico">
</head>
<body>
<div class="header">
<div class="left"></div>
<div class="right">
<a name="timersection" id="timersection"></a>
<form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform">
<div>
<input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">
&nbsp;</div>
</form>
<script src="./Test Results65_files/timer.js.download" type="text/javascript"></script>
<script type="text/javascript">
//<![CDATA[
FJ_start_timer(false, 1486838099, 'I\'m sorry, the time available to complete the test is over!', false, 1486838099681);
//]]>
</script>
</div>
</div>
<div id="scrollayer" class="scrollmenu">
<!--[if lte IE 7]>
<style type="text/css">
ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}
ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}
ul.menu ul li {width:200px;text-align:left;margin:0;}
ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}
</style>
<![endif]-->
<a name="menusection" id="menusection"></a>
<div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92206&amp;test_id=250#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div>
<ul class="menu">
<li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a>
<!--[if lte IE 6]><iframe class="menu"></iframe><![endif]-->
<ul>
<li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li>
</ul>
</li>
<li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li>
</ul>
</div>
<div class="body">
<a name="topofdoc" id="topofdoc"></a>
<script>
    $(document).ready(function(){
   
       // $('#numBox').click(function(){
        $('#keypad').fadeToggle('fast');
        event.stopPropagation();
  //  });
    
    
  
    $('.key').click(function(){
        var numBox = document.getElementById('answertext');
//        if(this.innerHTML == '0'){
//            if (numBox.value.length > 0 && numBox.value.length<11)
//                numBox.value = numBox.value + this.innerHTML;
//        }
//        else 
      if(numBox.value.length<11){
        if(this.innerHTML == '-'){
            if (numBox.value.length == 0)
                numBox.value = numBox.value + this.innerHTML;
        }
        else if(this.innerHTML == '.'){
            console.log(numBox.value.indexOf('-'));
            if(numBox.value.length == 1){                
            }else{
                if(numBox.value.indexOf('.') == -1)
                 numBox.value = numBox.value + this.innerHTML;
            }
        }
        else{
        
            numBox.value = numBox.value + this.innerHTML;
        }
    }
        event.stopPropagation();
    });
    
    $('.btn').click(function(){
          var numBox = document.getElementById('answertext');
        if(this.innerHTML == 'Backspace'){           
            if(numBox.value.length > 0){
                numBox.value = numBox.value.substring(0, numBox.value.length - 1);
            }
        }
        else if(this.innerHTML == '←'){
          var current_position = numBox.value.slice(0, numBox.selectionStart).length;
          if(current_position != 0){
              numBox.setSelectionRange(current_position-1,current_position-1);
          }
           numBox.focus();
        }
        else if(this.innerHTML == '→'){
           var current_position = numBox.value.slice(0, numBox.selectionStart).length;
           
           if(current_position != numBox.value.length){
              numBox.setSelectionRange(current_position+1,current_position+1);
          }
           numBox.focus();
        }
        else{
            document.getElementById('answertext').value = '';
        }
        
        event.stopPropagation();
    });
    });
    
    function validateNumeric(e) {        
    if (!e) var e = window.event;
    if (!e.which) keyPressed = e.keyCode;
    else keyPressed = e.which;
   
    if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {
      keyPressed = keyPressed;
      var text = $("#answertext").val();
      if(keyPressed ==  46){
         if(text.indexOf(".") > -1){
              return false;
          }
      }
    
       if(keyPressed ==  45){             
             if(text.length == 0){
              return true;
            }else{
                return false;
            }
        }
        if(keyPressed ==  46){             
             if(text.length == 0){
              return true;
            }else{
             if(text.length==1){
                if(text.indexOf("-") == "0"){
                        return false;
                  }
                 }
                return true;
            }
        }
      return true;
    } else {
      keyPressed = 0;
      return false;
    }
  }
  
</script><div class="container">
<div class="tceformbox">
<div class="row">
<span class="label">
<span title="User">User:</span>
</span>
<span class="formw">
 abhi.sinu.1 - abhi.sinu.1&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Test">Test:</span>
</span>
<span class="formw">
<strong>CO Topic Test - 3</strong><br>
Pipelining&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span>
</span>
<span class="formw">
2017-02-11 23:34:19&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span>
</span>
<span class="formw">
&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Test Time">Test Time:</span>
</span>
<span class="formw">
00:45:00&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Final Score">Points:</span>
</span>
<span class="formw">
0.000 / 25.000 (0%)&nbsp;
</span>
</div>
<div class="row">
<span class="label">
<span title="Correct Answers">Correct:</span>
</span>
<span class="formw">
0 / 15 (0%)&nbsp;
</span>
</div>
<div class="rowl">
<ol class="question">
<li>
A 5-stage pipeline has the stage delays as 110, 110, 260, 160 and 140 ns respectively. Registers that are used between the stages have a delay of 5 ns each. Assuming constant clocking rate, the total time taken to process 200 instructions is _______________<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 54060 ns<br><span class="explanation">Explanation:</span><br><div class="tcecodepre">5-stage&nbsp;pipeline,<br>Stage&nbsp;delays&nbsp;are&nbsp;110,&nbsp;110,&nbsp;260,&nbsp;160&nbsp;and&nbsp;140&nbsp;ns.<br>Register&nbsp;delay&nbsp;:&nbsp;5&nbsp;ns<br>Number&nbsp;of&nbsp;instructions&nbsp;:&nbsp;200<br>Number&nbsp;of&nbsp;cycles&nbsp;required&nbsp;=&nbsp;k&nbsp;+&nbsp;(n&nbsp;–&nbsp;1)&nbsp;clocks<br>Where&nbsp;k&nbsp;=&nbsp;number&nbsp;of&nbsp;stages&nbsp;and&nbsp;<br>&nbsp;n&nbsp;=&nbsp;number&nbsp;of&nbsp;instructions<br>Number&nbsp;of&nbsp;cycles&nbsp;required&nbsp;=&nbsp;5&nbsp;+&nbsp;(200&nbsp;–&nbsp;1)&nbsp;clocks<br>&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;5&nbsp;+&nbsp;199&nbsp;clocks<br>&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;204&nbsp;clocks<br>		Cycle&nbsp;Time&nbsp;=&nbsp;Maximum&nbsp;stage&nbsp;delay&nbsp;+&nbsp;Register&nbsp;delay<br>			&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;Max(110,&nbsp;110,&nbsp;260,&nbsp;160,&nbsp;140&nbsp;)&nbsp;+&nbsp;5<br>				=&nbsp;265ns<br>Time&nbsp;required&nbsp;=&nbsp;204&nbsp;*&nbsp;265&nbsp;ns<br>&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;54,060&nbsp;ns<br></div>
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 23460 ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 44060 ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 34060 ns</li>
</ol>
<br><br>
</li>
<li>
Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The maximum speedup pipelined processor can get by pipelining it into 5 stages and each stage takes 2ns is______________?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 5</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 6</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 7<br><span class="explanation">Explanation:</span><br>let the number of instructions be (n)<br>let t1 be time taken without pipeline to execute (n=number of instructions) instruction<br><br>cpi=1.4 number of cycles to execute one instruction<br><br>t1=cpi*n*cycle time=1.4 * n*10 which is time tajenen to execute (n) instructions in non-pipeline system<br>let t2 be time taken with pipeline to execute (n=number of instructions) instruction<br>cycle time for pipeline system=2<br>t2=2*5+(n-1)*2=2*n+8 time taken to execute n instruction in pipelined system.<br><br>speedup=  t1/t2=(1.4*n*10)/(2*n+8)<br>when n is very large the speed up is equal to = (1.4*n*10)/(2*n)=(1.4*10)/2=7
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 8</li>
</ol>
<br><br>
</li>
<li>
Suppose that a datapath is built with the following latencies: <br>Instruction memory = 1000ps <br>Register file read = 100ps <br>ALU = 500ps <br>Data memory = 800ps<br>Register file write = 200ps <br>All other components = 0ps. <br>Assuming an average CPI of 1.4 cycles, calculate the speedup of the pipelined implementation over the single-cycle implementation?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 2.6<br><span class="explanation">Explanation:</span><br>Given<br>Instruction memory = 1000 ps<br>Register file read     = 100 ps<br>		ALU = 500 ps<br>Data memory           = 800 ps<br>Register file write    = 200 ps<br>All other components = 0 ps<br>Average CPI             = 1.4 cycles<br><img src="./Test Results65_files/E3a.PNG" alt="image:CO3/E3a.PNG" width="401" height="118" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 3.6</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 4.6</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 5.6</li>
</ol>
<br><br>
</li>
<li>
Which of the following statement is not true ?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> Pipeline system increases CPU instruction throughput</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> Pipeline reduces the instruction execution time<br><span class="explanation">Explanation:</span><br>Pipeline reduces the average access time of the total program(contains set of instructions), but not the instruction execution time.
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> Pipeline system may increase the instruction execution time</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> Pipelining is most effective in improving performance if the tasks being performed in different stages require about the same amount of time.</li>
</ol>
<br><br>
</li>
<li>
The speedup of a pipeline is 5 and operating with an efficiency of 60% what will be the number of stages ?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 8</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 7</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 9<br><span class="explanation">Explanation:</span><br><img src="./Test Results65_files/E5a.PNG" alt="image:CO3/E5a.PNG" width="492" height="240" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 10</li>
</ol>
<br><br>
</li>
<li>
Consider a pipelined processor having 5 stages. The stage delays are 1, 3.2, 2, 1.5 and 1 ns. The 3rd stage is capable of deciding branch target address. Processor starts fetching new instruction when the conditional branch outcome is known. 40% of instructions are conditional branch, then calculate the execution time for 10<sup class="tcecode">3</sup>instructions?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 4670ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 4870ns</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 5670ns<br><span class="explanation">Explanation:</span><br>5 stage pipeline<br>Delays are 1, 3.2, 2, 1.5 and 1 ns<br>40% instructions are Branch<br><img src="./Test Results65_files/E6a.PNG" alt="image:CO3/E6a.PNG" width="314" height="109" class="tcecode"><br>Clock cycle time  = max (stage delay) = 3.2 ns<br>Number of clock cycles = (1 + stall Freq + stall cycles) clocks<br>		               = (1 + 0.4 * 2) clocks<br>			   = 1.8 clocks<br>Execution time              = 1.8 * 3.2 ns / instruction<br>			  = 5.76 ns / instruction<br>Execution time for 103 instructions = 5.76 ns / instruction * 10<sup class="tcecode">3</sup> instruction<br>				         = 5760 ns
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 1430ns</li>
</ol>
<br><br>
</li>
<li>
Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4.  If each pipeline stage adds extra 20ps due to register setup delay. The pipeline stalls 20% of the time for 1 cycle and 5% of the time for 2 cycles (these occurrences are disjoint). What is the new CPI?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 1.7<br><span class="explanation">Explanation:</span><br>Cycle time is 10 ns<br>Average CPI   = 1.4<br>Register delay = 20 ps<br>20% of time for 1 cycle = 1.4 + 1 = 2.4<br>5% of time for 2 cycles = 1.4 + 2 = 3.4<br>75% of time                   = 1.4<br>New CPI = 2.4 * 0.2 + 3.4 * 0.05 + 1.4 * 0.75<br>	    = 0.48 + 0.17 + 1.05<br>New CPI = 1.7
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 1.8</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 1.9</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 2.7</li>
</ol>
<br><br>
</li>
<li>
Consider a pipelined processor having 5 stages and operated at 2GHZ clock frequency. The 5 stages are IF, ID, IE, MEM and WB respectively and each stage takes equal amount of time to complete. The processor received 20% of instructions are branch, then calculate the average instruction time of the pipelined processor ?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 1.8ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 2.6ns</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 0.9 ns<br><span class="explanation">Explanation:</span><br>5 stage pipeline<br>    Clock frequency = 2 GHz<br>    20% of instructions are Branch<br>    Number of stall cycle = k – 1 = 5 – 1 = 4<br>    Number of clock cycles = (1 + stall Freq * stall cycles)<br>    = (1 + 20% * 4) clocks<br>    = (1 + 0.2 * 4) clocks<br>    = (1 + 0.8) clocks<br>    = 1.8 * 2 GHz / instruction<br>    = 1.8 * 0.5 ns / instruction<br>    = 0.9 ns / instruction<br>      0.9 ns
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 4.8ns</li>
</ol>
<br><br>
</li>
<li>
Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The processor is pipelined into 5 stages and delays of each stage are  1ns, 1.5ns, 4ns, 3ns, and 0.5ns.  If each pipeline stage added also adds 20ps due to register setup delay,  what is the maximum speedup achieved during the pipelined processor___________?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 2.487<br><span class="explanation">Explanation:</span><br><img src="./Test Results65_files/E9a.PNG" alt="image:CO3/E9a.PNG" width="449" height="198" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 3.487</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 1.487</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 4.487</li>
</ol>
<br><br>
</li>
<li>
Consider an instruction pipeline with five stages and without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 0 ns, 1ns, 1ns, 1ns and 1 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 0.5 ns. A program consisting of 6 instructions I1, I2, I3, …, I6 is executed in this pipelined processor. Instruction I2 is the only branch instruction and its branch target is I5. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 15ns<br><span class="explanation">Explanation:</span><br><img src="./Test Results65_files/E10a.PNG" alt="image:CO3/E10a.PNG" width="405" height="453" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 16ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 17ns</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 18ns</li>
</ol>
<br><br>
</li>
<li>
Suppose that an n-segment pipeline executes m instructions, and that a fraction fstall of the instructions require the insertion of k stalls per instruction to resolve data dependencies. Calculate the number of clocks required for m instructions ?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> m(1+k)clocks</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> m(1+fk)clocks<br><span class="explanation">Explanation:</span><br>n-segment pipeline<br>Number of instructions = m<br>Number of stall cycles = k<br>Stall frequency             = f<br>CPI (clocks per instruction) = (1 + stall Freq * stall cycles) <br>			         = (1 + f * k) cycles / instruction<br>For ‘m’ instructions 	         = (1 + f * k) * m cycles<br>			         = m + mfk<br>			         = m(1 + fk) clocks
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> m+mf clocks</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> m(f+k)clocks</li>
</ol>
<br><br>
</li>
<li>
The 5 stages of processor  fetch, decode execute, memory and writeback have the following delays 100, 200, 150, 200 and 300 nanoseconds respectively.  Assume that when pipelining, each pipeline stage costs 20ns extra for the registers between pipeline stages. If you could split one of the pipeline stages into 2 equal halves, which one would you choose? What is the new throughput?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 3.54 MIPS</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 4.54 MIPS<br><span class="explanation">Explanation:</span><br>Case 1:<br>5 stage pipeline, stage delays 100, 200, 150, 200 and 300 ns<br>Register delay = 20 ns<br>Cycle time = (max of stage delay) + Register delay<br>	      = (300 + 20) ns = 320 ns<br><br>Case 2:<br><img src="./Test Results65_files/E14a.PNG" alt="image:CO3/E14a.PNG" width="361" height="451" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 45 MIPS</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 65 MIPS</li>
</ol>
<br><br>
</li>
<li>
A pipeline system overlap all kind of instructions except branch instructions. Branch instructions introduces 3 stall cycles. 60% of total instructions are branch, what will be the throughput of the pipeline system assuming the clock cycle time is 5ns?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 50 MIPS</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 70 MIPS<br><span class="explanation">Explanation:</span><br>Number of stall cycles = 3<br>Stall frequency             = 60%<br>Clock cycles time         = 5 ns<br>CPI      = (1 + stall Freq * stall cycles) clocks / instruction<br>	= (1 + 0.6 * 3) clocks / instruction<br>	= (1 + 1.8) clocks / instruction<br>	= 2.8 clocks / instruction<br>Average time taken to execute instruction = 2.8 * 5 ns<br>					        = 14 ns<br>14 ns → 1 instruction<br>1 sec → ?<br><img src="./Test Results65_files/E15a.PNG" alt="image:CO3/E15a.PNG" width="228" height="238" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 40 MIPS</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 60 MIPS</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">CommonData Question Q14&amp;Q15:</strong> <br>Consider the following sequence of instructions executed on the five-stage pipelined processor: <br>lw $1, 40($6) <br>add $2, $3, $1 <br>add $1, $2, $6 <br>sw $2, 20($4) <br>and $1, $1, $4 <br>Assuming there is no forwarding, calculate the number of clock cycles needed to execute above program ?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 12</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 13</li>
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 14<br><span class="explanation">Explanation:</span><br>Number of clock cycles:14<br>5-stage pipeline<br>lw      $1, 40($6)<br>add    $2, $3, $1<br>add    $1, $2, $6        Given program<br>sw     $2, 20($4)<br>and    $1, $1, $4<br><img src="./Test Results65_files/E11a.PNG" alt="image:CO3/E11a.PNG" width="741" height="226" class="tcecode"><br>Number of clock cycles required = 14
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 15</li>
</ol>
<br><br>
</li>
<li>
<strong class="tcecode">CommonData Question Q14&amp;Q15:</strong> <br>Consider the following sequence of instructions executed on the five-stage pipelined processor: <br>lw $1, 40($6) <br>add $2, $3, $1 <br>add $1, $2, $6 <br>sw $2, 20($4) <br>and $1, $1, $4 <br>calculate the number of clock cycles needed to execute above program using operand forwarding mechanism to resolve data hazard?<span style="float:right">( Marks: 0.00 )</span>
<ol class="answer">
<li>&nbsp;<img src="./Test Results65_files/correct.png" width="18"> 12<br><span class="explanation">Explanation:</span><br><img src="./Test Results65_files/E12a.PNG" alt="image:CO3/E12a.PNG" width="701" height="268" class="tcecode">
</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 13</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 14</li>
<li>&nbsp;<img src="./Test Results65_files/wrong.png" width="16"> 15</li>
</ol>
<br><br>
</li>
</ol>
</div>
</div>
<a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page"><strong>&lt; Back To Home</strong></a>
</div>

</div>

<div class="userbar">
<span class="copyright">© 2017 - Raudra</span></div>

<div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="data-dialog" aria-labelledby="ui-id-1" style="display: none;"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-1" class="ui-dialog-title">Data</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="data-dialog" class="ui-dialog-content ui-widget-content">
    <div>
    <img src="./Test Results65_files/usefulDataFile_1.jpg">
    </div>
<!--    <table border="1" class="data-table">
        <tr>
            <th>Constant</th>
            <th>Symbol</th>
            <th>Value</th>
        </tr>
        <tr>
            <td>speed of light in vacuum</td>
            <td>c</td>
            <td>3.00 X 10<sup>8</sup> ms<sup>-1</sup></td>
        </tr>
        <tr>
            <td>gravitational constant</td>
            <td>G</td>
            <td>6.673 X 10<sup>-11</sup> Nm<sup>2</sup>kg<sup>-2</sup> </td>
        </tr>
        <tr>
            <td>orbital Constant</td>
            <td>G M<sub>E</sub></td>
            <td>3.986 X 10<sup>14</sup> m<sup>3</sup>s<sup>-2</sup></td>
        </tr>
        <tr>
            <td>standard gravitational acceleration</td>
            <td>g</td>
            <td>9.81 m s<sup>-1</sup></td>
        </tr>
        <tr>
            <td>Planck's constant</td>
            <td>h</td>
            <td>6.626 X 10<sup>-34</sup> J s</td>
        </tr>
        <tr>
            <td>Boltzmann's constant</td>
            <td>k</td>
            <td>1.381 X 10 <sup>-23</sup> J K  <sup>-1</sup></td>
        </tr>
        <tr>
            <td>first radiation constant</td>
            <td>c<sub>1</sub></td>
            <td>1.191 X 10<sup>-16</sup> W m<sup>2</sup>sr<sup>-1</sup></td>
        </tr>
        <tr>
             <td>second radiation constant</td>
            <td>c<sub>2</sub></td>
            <td>1.439 X 10<sup>-2</sup>mK</td>
        </tr>
        <tr>
             <td>Stefan-Boltzmann constant</td>
            <td></td>
            <td>5.670 X 10<sup>-8</sup> W m<sup>-2</sup> K <sup>-4</sup></td>
        </tr>
         <tr>
            <td></td>
            <td>none</td>
            <td>5.670 X 10<sup>-8</sup> W m<sup>-2</sup> K <sup>-4</sup></td>
        </tr>
    </table>-->
</div></div><div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="dialog" aria-labelledby="ui-id-2" style="display: none;"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-2" class="ui-dialog-title">Instructions</span><button type="button" class="ui-button ui-corner-all ui-widget ui-button-icon-only ui-dialog-titlebar-close" title="Close"><span class="ui-button-icon ui-icon ui-icon-closethick"></span><span class="ui-button-icon-space"> </span>Close</button></div><div id="dialog" class="ui-dialog-content ui-widget-content">
    <div class="instruction-heading"><b>Please read the instruction carefully</b></div>
    <b><u>General Instructions during the Examination</u></b>
    <ol>
        <li>Total duration of the examination is 45 minutes.
        </li>
        <li>The Question Palette displayed on the right side of screen will show the status of each question using one of the following coloured boxes:
            <ul class="instruction-tips">
                <li>
                    <span class="white">15</span> You have not visited the question yet.
                </li>
                <li>
                    <span class="grey">45</span> You are reading current question.
                </li>
                <li>
                    <span class="red">40</span> You have visited the question but you have not the answered the question.
                </li>
                <li>
                    <span class="green">10</span> You have answered the question.
                </li>
            </ul>
        </li>
    </ol>
    <b><u>Navigating to Questions</u></b>
    <ol>
        <li>You can navigate to any answer by clicking on the number in question panel on the right side.</li>
        <li>To go to next question click <b>Next</b> button and to go to previous question click <b>Previous</b> button. These buttons are located at the bottom of each question</li>
    </ol>
    <b><u>Answering a Question</u></b>
    <ol>
        <li>To answer the question select any of the option and then select <b>Confirm</b> button to confirm answer.</li>
        <li>To terminate the exam write the comment in the comment box and click <b>Terminate the exam</b> button.</li>
    </ol>
    <ol>Multiple choice type questions will have four choices against A, B, C, D, out of which only ONE is the correct answer. The candidate has to choose the correct answer by clicking on the
        bubble (⃝) placed before the choice.</ol>
    <ol> In this paper a candidate can answer a total of 15 questions carrying 25 marks. Out of which, 5 questions carrying 1 mark each and 10 questions carrying 2 marks each. All questions are
        Multiple Choice Questions (MCQ).</ol>
    <ol>All questions that are not attempted will result in zero marks. However, wrong answers will result in NEGATIVE marks. For all questions a wrong answer will result in deduction of 0.33 marks for a 1 mark question and 0.66 for a 2 mark question.</ol>
    <ol>You can click on Terminate the exam to submit your responses and end the examination.</ol>
    <strong>ALL THE BEST!!!</strong>
</div></div></body></html>