{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 16:43:49 2017 " "Info: Processing started: Sun Mar 12 16:43:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led18 -c led18 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led18 -c led18 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|virtual_ir_scan_reg register sld_hub:sld_hub_inst\|tdo 232.23 MHz 4.306 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 232.23 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 4.306 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.949 ns + Longest register register " "Info: + Longest register to register delay is 1.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LCFF_X36_Y18_N17 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N17; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.419 ns) 1.195 ns sld_hub:sld_hub_inst\|tdo~5 2 COMB LCCOMB_X40_Y18_N26 1 " "Info: 2: + IC(0.776 ns) + CELL(0.419 ns) = 1.195 ns; Loc. = LCCOMB_X40_Y18_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 1.865 ns sld_hub:sld_hub_inst\|tdo~7 3 COMB LCCOMB_X40_Y18_N2 1 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 1.865 ns; Loc. = LCCOMB_X40_Y18_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.949 ns sld_hub:sld_hub_inst\|tdo 4 REG LCFF_X40_Y18_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.949 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.922 ns ( 47.31 % ) " "Info: Total cell delay = 0.922 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 52.69 % ) " "Info: Total interconnect delay = 1.027 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.776ns 0.251ns 0.000ns } { 0.000ns 0.419ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.440 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.440 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X40_Y18_N3 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.903 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.430 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 4.430 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 3 REG LCFF_X36_Y18_N17 21 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 4.430 ns; Loc. = LCFF_X36_Y18_N17; Fanout = 21; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.893 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.776ns 0.251ns 0.000ns } { 0.000ns 0.419ns 0.419ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\] register led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\] 144.91 MHz 6.901 ns Internal " "Info: Clock \"clk\" has Internal fmax of 144.91 MHz between source register \"led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\]\" and destination register \"led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\]\" (period= 6.901 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.684 ns + Longest register register " "Info: + Longest register to register delay is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\] 1 REG LCFF_X36_Y20_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 5; REG Node = 'led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led18_cpu:inst|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.438 ns) 0.797 ns led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~2 2 COMB LCCOMB_X36_Y20_N26 22 " "Info: 2: + IC(0.359 ns) + CELL(0.438 ns) = 0.797 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 22; COMB Node = 'led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { led18_cpu:inst|cpu:the_cpu|F_pc[11] led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 } "NODE_NAME" } } { "led18_cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_cpu.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.420 ns) 1.505 ns led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[8\]~9 3 COMB LCCOMB_X36_Y20_N14 5 " "Info: 3: + IC(0.288 ns) + CELL(0.420 ns) = 1.505 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 5; COMB Node = 'led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[8\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 } "NODE_NAME" } } { "led18_cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_cpu.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.413 ns) 2.368 ns led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[8\]~10 4 COMB LCCOMB_X37_Y20_N22 21 " "Info: 4: + IC(0.450 ns) + CELL(0.413 ns) = 2.368 ns; Loc. = LCCOMB_X37_Y20_N22; Fanout = 21; COMB Node = 'led18_cpu:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[8\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 } "NODE_NAME" } } { "led18_cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_cpu.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.420 ns) 3.066 ns led18_cpu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~0 5 COMB LCCOMB_X37_Y20_N16 1 " "Info: 5: + IC(0.278 ns) + CELL(0.420 ns) = 3.066 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 1; COMB Node = 'led18_cpu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 516 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.436 ns) 3.764 ns led18_cpu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~2 6 COMB LCCOMB_X37_Y20_N20 17 " "Info: 6: + IC(0.262 ns) + CELL(0.436 ns) = 3.764 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 17; COMB Node = 'led18_cpu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 516 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 4.306 ns led18_cpu:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~231 7 COMB LCCOMB_X37_Y20_N26 18 " "Info: 7: + IC(0.267 ns) + CELL(0.275 ns) = 4.306 ns; Loc. = LCCOMB_X37_Y20_N26; Fanout = 18; COMB Node = 'led18_cpu:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~231'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 } "NODE_NAME" } } { "led18_cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_cpu.v" 505 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.410 ns) 5.737 ns led18_cpu:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[10\]~246 8 COMB LCCOMB_X34_Y19_N6 1 " "Info: 8: + IC(1.021 ns) + CELL(0.410 ns) = 5.737 ns; Loc. = LCCOMB_X34_Y19_N6; Fanout = 1; COMB Node = 'led18_cpu:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[10\]~246'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 } "NODE_NAME" } } { "led18_cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_cpu.v" 505 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.150 ns) 6.600 ns led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\]~13 9 COMB LCCOMB_X33_Y20_N20 1 " "Info: 9: + IC(0.713 ns) + CELL(0.150 ns) = 6.600 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.684 ns led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\] 10 REG LCFF_X33_Y20_N21 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 6.684 ns; Loc. = LCFF_X33_Y20_N21; Fanout = 2; REG Node = 'led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 45.57 % ) " "Info: Total cell delay = 3.046 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 54.43 % ) " "Info: Total interconnect delay = 3.638 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { led18_cpu:inst|cpu:the_cpu|F_pc[11] led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { led18_cpu:inst|cpu:the_cpu|F_pc[11] {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 {} led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 {} led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 {} led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 {} led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] {} } { 0.000ns 0.359ns 0.288ns 0.450ns 0.278ns 0.262ns 0.267ns 1.021ns 0.713ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.413ns 0.420ns 0.436ns 0.275ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 1103 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1103; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\] 3 REG LCFF_X33_Y20_N21 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X33_Y20_N21; Fanout = 2; REG Node = 'led18_cpu:inst\|cpu:the_cpu\|av_ld_byte1_data\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 1103 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1103; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\] 3 REG LCFF_X36_Y20_N11 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 5; REG Node = 'led18_cpu:inst\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl led18_cpu:inst|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4019 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/cpu.v" 4443 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { led18_cpu:inst|cpu:the_cpu|F_pc[11] led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { led18_cpu:inst|cpu:the_cpu|F_pc[11] {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~2 {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~9 {} led18_cpu:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10 {} led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~0 {} led18_cpu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~2 {} led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~231 {} led18_cpu:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~246 {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2]~13 {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] {} } { 0.000ns 0.359ns 0.288ns 0.450ns 0.278ns 0.262ns 0.267ns 1.021ns 0.713ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.413ns 0.420ns 0.436ns 0.275ns 0.410ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|av_ld_byte1_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl led18_cpu:inst|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 0.935 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.413 ns + Longest pin register " "Info: + Longest pin to register delay is 5.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.438 ns) 3.271 ns sld_hub:sld_hub_inst\|irf_proc~2 2 COMB LCCOMB_X41_Y18_N0 3 " "Info: 2: + IC(2.833 ns) + CELL(0.438 ns) = 3.271 ns; Loc. = LCCOMB_X41_Y18_N0; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 4.100 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~26 3 COMB LCCOMB_X40_Y18_N22 4 " "Info: 3: + IC(0.679 ns) + CELL(0.150 ns) = 4.100 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.660 ns) 5.413 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\] 4 REG LCFF_X43_Y18_N3 1 " "Info: 4: + IC(0.653 ns) + CELL(0.660 ns) = 5.413 ns; Loc. = LCFF_X43_Y18_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 23.06 % ) " "Info: Total cell delay = 1.248 ns ( 23.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.165 ns ( 76.94 % ) " "Info: Total interconnect delay = 4.165 ns ( 76.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][1] {} } { 0.000ns 2.833ns 0.679ns 0.653ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.442 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.442 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\] 3 REG LCFF_X43_Y18_N3 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X43_Y18_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[1][1] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~26 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][1] {} } { 0.000ns 2.833ns 0.679ns 0.653ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[1][1] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led18_pio\[1\] led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\] 9.827 ns register " "Info: tco from clock \"clk\" to destination pin \"led18_pio\[1\]\" through register \"led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\]\" is 9.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.665 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 1103 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1103; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 120 56 224 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\] 3 REG LCFF_X33_Y21_N15 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y21_N15; Fanout = 2; REG Node = 'led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clk~clkctrl led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] } "NODE_NAME" } } { "led18_pio.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "led18_pio.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_pio.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.912 ns + Longest register pin " "Info: + Longest register to pin delay is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\] 1 REG LCFF_X33_Y21_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N15; Fanout = 2; REG Node = 'led18_cpu:inst\|led18_pio:the_led18_pio\|data_out\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] } "NODE_NAME" } } { "led18_pio.v" "" { Text "D:/ZXOPEN2017/DE2/class/led18/led18_pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.094 ns) + CELL(2.818 ns) 6.912 ns led18_pio\[1\] 2 PIN PIN_AF23 0 " "Info: 2: + IC(4.094 ns) + CELL(2.818 ns) = 6.912 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'led18_pio\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] led18_pio[1] } "NODE_NAME" } } { "led18.bdf" "" { Schematic "D:/ZXOPEN2017/DE2/class/led18/led18.bdf" { { 168 504 680 184 "led18_pio\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 40.77 % ) " "Info: Total cell delay = 2.818 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.094 ns ( 59.23 % ) " "Info: Total interconnect delay = 4.094 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] led18_pio[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] {} led18_pio[1] {} } { 0.000ns 4.094ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] led18_pio[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { led18_cpu:inst|led18_pio:the_led18_pio|data_out[1] {} led18_pio[1] {} } { 0.000ns 4.094ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.650 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.440 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.440 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X41_Y18_N21 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.903 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.056 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.822 ns) + CELL(0.150 ns) 2.972 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31 2 COMB LCCOMB_X41_Y18_N20 1 " "Info: 2: + IC(2.822 ns) + CELL(0.150 ns) = 2.972 ns; Loc. = LCCOMB_X41_Y18_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.056 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X41_Y18_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.056 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 7.66 % ) " "Info: Total cell delay = 0.234 ns ( 7.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 92.34 % ) " "Info: Total interconnect delay = 2.822 ns ( 92.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.822ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~31 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.822ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 16:43:54 2017 " "Info: Processing ended: Sun Mar 12 16:43:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
