CRT_PLL2_HS,VAR_0
HIBMC_CRTSELECT_CRT,VAR_1
HIBMC_CRT_AUTO_CENTERING_BR,VAR_2
HIBMC_CRT_AUTO_CENTERING_BR_BOTTOM,VAR_3
HIBMC_CRT_AUTO_CENTERING_BR_RIGHT,VAR_4
HIBMC_CRT_AUTO_CENTERING_TL,VAR_5
HIBMC_CRT_AUTO_CENTERING_TL_LEFT,VAR_6
HIBMC_CRT_AUTO_CENTERING_TL_TOP,VAR_7
HIBMC_CRT_DISP_CTL,VAR_8
HIBMC_CRT_DISP_CTL_CLOCK_PHASE,FUNC_0
HIBMC_CRT_DISP_CTL_CLOCK_PHASE_MASK,VAR_9
HIBMC_CRT_DISP_CTL_CRTSELECT,FUNC_1
HIBMC_CRT_DISP_CTL_CRTSELECT_MASK,VAR_10
HIBMC_FIELD,FUNC_2
get_pll_config,FUNC_3
set_vclock_hisilicon,FUNC_4
writel,FUNC_5
display_ctrl_adjust,FUNC_6
dev,VAR_11
mode,VAR_12
ctrl,VAR_13
x,VAR_14
y,VAR_15
pll1,VAR_16
pll2,VAR_17
priv,VAR_18
