

================================================================
== Vivado HLS Report for 'ModExp'
================================================================
* Date:           Sat Jan 14 14:32:08 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     17.01|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  6304774|  12600326|  6304775|  12600327|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+----------+--------------+-----------+-----------+------+----------+
        |          |       Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------+---------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1  |  6298624|  12594176| 6151 ~ 12299 |          -|          -|  1024|    no    |
        +----------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: xbar_V [1/1] 0.00ns
:0  %xbar_V = alloca i1024

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1024 %M_V), !map !112

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1024 %e_V), !map !118

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1024 %n_V), !map !122

ST_1: stg_10 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1024 %Mbar_V), !map !126

ST_1: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1024 %xbar_in_V), !map !130

ST_1: stg_12 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1024* %out_V), !map !134

ST_1: stg_13 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ModExp_str) nounwind

ST_1: xbar_in_V_read [1/1] 0.00ns
:8  %xbar_in_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %xbar_in_V)

ST_1: Mbar_V_read [1/1] 0.00ns
:9  %Mbar_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %Mbar_V)

ST_1: n_V_read [1/1] 0.00ns
:10  %n_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %n_V)

ST_1: e_V_read [1/1] 0.00ns
:11  %e_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %e_V)

ST_1: stg_18 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [16 x i8]* @ModExp_montMult.str, [1 x i8]* @p_str14) nounwind

ST_1: stg_19 [1/1] 1.57ns
:13  store i1024 %xbar_in_V_read, i1024* %xbar_V

ST_1: stg_20 [1/1] 1.57ns
:14  br label %1


 <State 2>: 1.04ns
ST_2: i_assign [1/1] 0.00ns
:0  %i_assign = phi i11 [ 1023, %0 ], [ %i, %._crit_edge ]

ST_2: i_assign_cast [1/1] 0.00ns
:1  %i_assign_cast = sext i11 %i_assign to i32

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_assign, i32 10)

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: stg_25 [1/1] 0.00ns
:4  br i1 %tmp, label %4, label %2

ST_2: xbar_V_load_1 [1/1] 0.00ns
:0  %xbar_V_load_1 = load i1024* %xbar_V

ST_2: xbar_V_1 [2/2] 1.04ns
:1  %xbar_V_1 = call fastcc i1024 @ModExp_montMult(i1024 %xbar_V_load_1, i1024 %xbar_V_load_1, i1024 %n_V_read)

ST_2: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i1024.i32(i1024 %e_V_read, i32 %i_assign_cast)

ST_2: xbar_V_load [1/1] 0.00ns
:0  %xbar_V_load = load i1024* %xbar_V

ST_2: call_ret3 [2/2] 1.04ns
:1  %call_ret3 = call fastcc i1024 @ModExp_montMult(i1024 %xbar_V_load, i1024 1, i1024 %n_V_read)


 <State 3>: 2.94ns
ST_3: xbar_V_1 [1/2] 1.37ns
:1  %xbar_V_1 = call fastcc i1024 @ModExp_montMult(i1024 %xbar_V_load_1, i1024 %xbar_V_load_1, i1024 %n_V_read)

ST_3: stg_32 [1/1] 0.00ns
:3  br i1 %tmp_9, label %3, label %._crit_edge.pre

ST_3: stg_33 [1/1] 1.57ns
._crit_edge.pre:0  store i1024 %xbar_V_1, i1024* %xbar_V

ST_3: stg_34 [1/1] 0.00ns
._crit_edge.pre:1  br label %._crit_edge

ST_3: xbar_V_2 [2/2] 1.04ns
:0  %xbar_V_2 = call fastcc i1024 @ModExp_montMult(i1024 %Mbar_V_read, i1024 %xbar_V_1, i1024 %n_V_read)


 <State 4>: 2.94ns
ST_4: xbar_V_2 [1/2] 1.37ns
:0  %xbar_V_2 = call fastcc i1024 @ModExp_montMult(i1024 %Mbar_V_read, i1024 %xbar_V_1, i1024 %n_V_read)

ST_4: stg_37 [1/1] 1.57ns
:1  store i1024 %xbar_V_2, i1024* %xbar_V

ST_4: stg_38 [1/1] 0.00ns
:2  br label %._crit_edge

ST_4: i [1/1] 1.84ns
._crit_edge:0  %i = add i11 %i_assign, -1

ST_4: stg_40 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 5>: 1.37ns
ST_5: call_ret3 [1/2] 1.37ns
:1  %call_ret3 = call fastcc i1024 @ModExp_montMult(i1024 %xbar_V_load, i1024 1, i1024 %n_V_read)

ST_5: stg_42 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i1024P(i1024* %out_V, i1024 %call_ret3)

ST_5: stg_43 [1/1] 0.00ns
:3  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
