Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testcontroller_behav xil_defaultlib.testcontroller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'factorial' [C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.srcs/sources_1/new/controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF(n=2)
Compiling module xil_defaultlib.DFF(n=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.testcontroller
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcontroller_behav
