

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 03:13:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    111|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|      6|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    239|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   4|    239|    185|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   4|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_9s_16s_24_1_1_U1  |mul_9s_16s_24_1_1  |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|   6|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9s_16s_24ns_24_4_1_U2  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U3  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U4  |mac_muladd_9s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                   Module                                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_bias_U       |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W       |        1|  0|   0|    0|     8|    7|     1|           56|
    |layer1_weights_0_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_1_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_2_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    |layer1_weights_3_U  |neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|     8|    9|     1|           72|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                           |        5|  0|   0|    0|    40|   43|     5|          344|
    +--------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_210_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln58_fu_330_p2   |         +|   0|  0|  22|          15|          15|
    |sum_3_fu_324_p2      |         +|   0|  0|  23|          16|          16|
    |icmp_ln14_fu_336_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln56_fu_204_p2  |      icmp|   0|  0|  13|           4|           5|
    |layer1_output_d0     |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 111|          57|          55|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_74                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln58_reg_483                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_74                           |   4|   0|    4|          0|
    |layer1_weights_0_load_reg_423     |   9|   0|    9|          0|
    |sext_ln61_1_cast_reg_391          |  24|   0|   24|          0|
    |sext_ln61_2_cast_reg_386          |  24|   0|   24|          0|
    |sext_ln61_3_cast_reg_381          |  24|   0|   24|          0|
    |sext_ln61_cast_reg_396            |  24|   0|   24|          0|
    |sum_3_reg_478                     |  16|   0|   16|          0|
    |tmp_4_reg_438                     |  16|   0|   16|          0|
    |zext_ln56_reg_405                 |   4|   0|   64|         60|
    |zext_ln56_reg_405                 |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 239|  32|  299|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_56_1|  return value|
|sext_ln61               |   in|   16|     ap_none|                                sext_ln61|        scalar|
|sext_ln61_1             |   in|   16|     ap_none|                              sext_ln61_1|        scalar|
|sext_ln61_2             |   in|   16|     ap_none|                              sext_ln61_2|        scalar|
|sext_ln61_3             |   in|   16|     ap_none|                              sext_ln61_3|        scalar|
|layer1_output_address0  |  out|    3|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_we0       |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_d0        |  out|   15|   ap_memory|                            layer1_output|         array|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

