Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 15:31:36 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.055ns  (logic 2.626ns (26.115%)  route 7.429ns (73.885%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.040    11.028    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.626ns (26.147%)  route 7.417ns (73.853%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.028    11.016    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.626ns (26.149%)  route 7.417ns (73.851%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.027    11.016    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 2.626ns (26.245%)  route 7.380ns (73.754%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.990    10.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 2.626ns (26.248%)  route 7.379ns (73.752%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.989    10.978    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 2.626ns (26.536%)  route 7.270ns (73.464%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.880    10.869    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 2.170ns (22.151%)  route 7.626ns (77.849%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y50         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/Q
                         net (fo=13, routed)          1.167     2.658    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[376]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.782 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_153/O
                         net (fo=5, routed)           0.690     3.472    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[378]
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.624 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_51/O
                         net (fo=7, routed)           0.798     4.421    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[371]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.332     4.753 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_139/O
                         net (fo=3, routed)           0.308     5.062    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_139_n_3
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.124     5.186 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_155/O
                         net (fo=4, routed)           0.438     5.623    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_155_n_3
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_52/O
                         net (fo=11, routed)          1.036     6.776    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_52_n_3
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.354     7.130 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_32/O
                         net (fo=14, routed)          1.233     8.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_32_n_3
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.689 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.661     9.350    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_63_n_3
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.296    10.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_13_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 2.626ns (26.809%)  route 7.169ns (73.191%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.780    10.768    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 2.750ns (28.156%)  route 7.017ns (71.844%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=10, routed)          0.625     2.116    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[21]
    SLICE_X21Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.240 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.427     2.667    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.791 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.334     3.125    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.249 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.413     3.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X23Y47         LUT6 (Prop_lut6_I3_O)        0.124     3.786 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.293     4.079    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.203 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.521     4.724    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.848 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.171     5.018    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.142 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.423     5.566    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.690 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.165     5.854    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.978 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.461     6.440    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.564 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.288     6.852    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.976 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.294     7.270    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.394 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.162     7.556    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.680 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.171     7.851    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.509     8.484    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.608 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.292     8.900    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.149     9.173    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.154     9.452    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.164    10.740    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 2.750ns (28.205%)  route 7.000ns (71.795%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=10, routed)          0.625     2.116    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[21]
    SLICE_X21Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.240 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.427     2.667    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.791 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.334     3.125    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.249 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.413     3.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X23Y47         LUT6 (Prop_lut6_I3_O)        0.124     3.786 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.293     4.079    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.203 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.521     4.724    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.848 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.171     5.018    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.142 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.423     5.566    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.690 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.165     5.854    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.978 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.461     6.440    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.564 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.288     6.852    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.976 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.294     7.270    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.394 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.162     7.556    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.680 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.171     7.851    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.509     8.484    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.608 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.292     8.900    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.149     9.173    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.154     9.452    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.147    10.723    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                 -0.400    




