Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  9 14:46:05 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                 4387        0.065        0.000                      0                 4387        1.845        0.000                       0                  1716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                0.172        0.000                      0                  201        0.223        0.000                      0                  201        3.500        0.000                       0                   128  
clk_fpga_0                                             1.656        0.000                      0                 4186        0.065        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 5.442ns (84.243%)  route 1.018ns (15.757%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.650     4.811    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/Q
                         net (fo=1, routed)           0.430     5.698    system_i/SignalGenerator/outputCalibration_A/inst/to_s[27]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     6.465 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_i_2/O[3]
                         net (fo=2, routed)           0.585     7.050    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[29]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.219    11.269 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.271    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         1.569    12.481    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.397    12.879    
                         clock uncertainty           -0.035    12.843    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.443    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.762%)  route 0.135ns (39.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/decimator_0/inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.135     1.902    system_i/decimator_0/inst/counter_reg[3]
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  system_i/decimator_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.947    system_i/decimator_0/inst/counter[5]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.814     1.960    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[5]/C
                         clock pessimism             -0.357     1.603    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.121     1.724    system_i/decimator_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.346%)  route 0.209ns (49.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y75         FDRE                                         r  system_i/decimator_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/decimator_0/inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.209     1.976    system_i/decimator_0/inst/counter_reg[0]
    SLICE_X32Y74         LUT3 (Prop_lut3_I0_O)        0.048     2.024 r  system_i/decimator_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.024    system_i/decimator_0/inst/counter[2]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.814     1.960    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[2]/C
                         clock pessimism             -0.325     1.635    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.131     1.766    system_i/decimator_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y75         FDRE                                         r  system_i/decimator_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164     1.767 f  system_i/decimator_0/inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.175     1.943    system_i/decimator_0/inst/counter_reg[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  system_i/decimator_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.988    system_i/decimator_0/inst/counter[0]_i_1_n_0
    SLICE_X32Y75         FDRE                                         r  system_i/decimator_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.814     1.960    system_i/decimator_0/inst/clk_i
    SLICE_X32Y75         FDRE                                         r  system_i/decimator_0/inst/counter_reg[0]/C
                         clock pessimism             -0.357     1.603    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.120     1.723    system_i/decimator_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.990%)  route 0.209ns (50.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y75         FDRE                                         r  system_i/decimator_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/decimator_0/inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.209     1.976    system_i/decimator_0/inst/counter_reg[0]
    SLICE_X32Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  system_i/decimator_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    system_i/decimator_0/inst/counter[1]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.814     1.960    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[1]/C
                         clock pessimism             -0.325     1.635    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.120     1.755    system_i/decimator_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.246ns (61.309%)  route 0.155ns (38.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.148     1.751 r  system_i/decimator_0/inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.155     1.907    system_i/decimator_0/inst/counter_reg[2]
    SLICE_X32Y74         LUT4 (Prop_lut4_I2_O)        0.098     2.005 r  system_i/decimator_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    system_i/decimator_0/inst/counter[3]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.814     1.960    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[3]/C
                         clock pessimism             -0.357     1.603    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.121     1.724    system_i/decimator_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.247ns (49.269%)  route 0.254ns (50.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.552     1.607    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X34Y70         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDSE (Prop_fdse_C_Q)         0.148     1.755 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[11]/Q
                         net (fo=1, routed)           0.254     2.010    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[11]
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.099     2.109 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.109    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[11]
    SLICE_X42Y70         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.849     1.995    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism             -0.325     1.670    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.121     1.791    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.014%)  route 0.341ns (61.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.552     1.607    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X34Y70         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDSE (Prop_fdse_C_Q)         0.164     1.771 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[6]/Q
                         net (fo=1, routed)           0.341     2.112    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[6]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.157 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.157    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[6]
    SLICE_X42Y66         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.853     1.999    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y66         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism             -0.325     1.674    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.120     1.794    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.343%)  route 0.336ns (61.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.559     1.614    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X34Y61         FDSE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDSE (Prop_fdse_C_Q)         0.164     1.778 f  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[6]/Q
                         net (fo=1, routed)           0.336     2.114    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[20]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.159 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.159    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[6]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.853     1.999    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y66         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                         clock pessimism             -0.325     1.674    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     1.795    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/decimator_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.528%)  route 0.294ns (58.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.548     1.603    system_i/decimator_0/inst/clk_i
    SLICE_X32Y74         FDRE                                         r  system_i/decimator_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/decimator_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.294     2.062    system_i/decimator_0/inst/counter_reg[5]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.107 r  system_i/decimator_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.107    system_i/decimator_0/inst/counter[6]_i_1_n_0
    SLICE_X32Y73         FDRE                                         r  system_i/decimator_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.815     1.961    system_i/decimator_0/inst/clk_i
    SLICE_X32Y73         FDRE                                         r  system_i/decimator_0/inst/counter_reg[6]/C
                         clock pessimism             -0.344     1.617    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.120     1.737    system_i/decimator_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.935%)  route 0.357ns (63.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.552     1.607    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X34Y70         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDSE (Prop_fdse_C_Q)         0.164     1.771 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.357     2.128    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[10]
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.173 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.173    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[10]
    SLICE_X42Y70         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=128, routed)         0.849     1.995    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                         clock pessimism             -0.325     1.670    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.120     1.790    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y25    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y21    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y27    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y23    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y68   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y68   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y68   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y68   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y69   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y64   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y64   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y64   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y64   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y69   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y65   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y66   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y66   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y67   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y67   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y60   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y65   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y66   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y66   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y66   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.378ns (24.254%)  route 4.303ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     3.493 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.808     4.301    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.117     4.418 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.500     4.919    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.331     5.250 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.851     6.101    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.251 r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.604     7.855    system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I3_O)        0.324     8.179 r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.539     8.718    system_i/axi_cfg_register_0/inst/CE0235_out
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X19Y23         FDRE (Setup_fdre_C_CE)      -0.408    10.375    system_i/axi_cfg_register_0/inst/WORDS[2].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.378ns (24.254%)  route 4.303ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     3.493 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.808     4.301    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.117     4.418 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.500     4.919    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.331     5.250 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.851     6.101    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.251 r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.604     7.855    system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I3_O)        0.324     8.179 r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.539     8.718    system_i/axi_cfg_register_0/inst/CE0235_out
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X19Y23         FDRE (Setup_fdre_C_CE)      -0.408    10.375    system_i/axi_cfg_register_0/inst/WORDS[2].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.378ns (24.254%)  route 4.303ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     3.493 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.808     4.301    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.117     4.418 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.500     4.919    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.331     5.250 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.851     6.101    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.251 r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.604     7.855    system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I3_O)        0.324     8.179 r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.539     8.718    system_i/axi_cfg_register_0/inst/CE0235_out
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X19Y23         FDRE (Setup_fdre_C_CE)      -0.408    10.375    system_i/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.378ns (24.254%)  route 4.303ns (75.746%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.729     3.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     3.493 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.808     4.301    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.117     4.418 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.500     4.919    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.331     5.250 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.851     6.101    system_i/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.150     6.251 r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.604     7.855    system_i/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I3_O)        0.324     8.179 r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.539     8.718    system_i/axi_cfg_register_0/inst/CE0235_out
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X19Y23         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/C
                         clock pessimism              0.230    10.908    
                         clock uncertainty           -0.125    10.783    
    SLICE_X19Y23         FDRE (Setup_fdre_C_CE)      -0.408    10.375    system_i/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[6].BITS[8].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.642ns (11.552%)  route 4.915ns (88.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.651     2.959    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X24Y23         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.518     3.477 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.970     4.447    system_i/axi_cfg_register_0/inst/aresetn
    SLICE_X19Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.571 r  system_i/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        3.946     8.516    system_i/axi_cfg_register_0/inst/p_4_in
    SLICE_X4Y21          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[8].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.539    10.731    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X4Y21          FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[6].BITS[8].FDRE_inst/C
                         clock pessimism              0.130    10.861    
                         clock uncertainty           -0.125    10.736    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.524    10.212    system_i/axi_cfg_register_0/inst/WORDS[6].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[12].BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.578ns (28.696%)  route 3.921ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.300     7.799    system_i/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.621     8.572    system_i/axi_cfg_register_0/inst/CE0159_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[12].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[12].BITS[17].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.578ns (28.696%)  route 3.921ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.300     7.799    system_i/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.621     8.572    system_i/axi_cfg_register_0/inst/CE0159_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[17].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[12].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[12].BITS[18].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.578ns (28.696%)  route 3.921ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.300     7.799    system_i/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.621     8.572    system_i/axi_cfg_register_0/inst/CE0159_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[18].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[18].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[12].BITS[18].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[12].BITS[19].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.578ns (28.696%)  route 3.921ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.300     7.799    system_i/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.621     8.572    system_i/axi_cfg_register_0/inst/CE0159_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[19].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[12].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_cfg_register_0/inst/WORDS[12].BITS[20].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.578ns (28.696%)  route 3.921ns (71.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          3.300     7.799    system_i/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X21Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.951 r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.621     8.572    system_i/axi_cfg_register_0/inst/CE0159_out
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[20].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/axi_cfg_register_0/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_cfg_register_0/inst/WORDS[12].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.407    10.279    system_i/axi_cfg_register_0/inst/WORDS[12].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  1.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.450%)  route 0.196ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.196     1.249    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.194     1.267    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.157    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.248%)  route 0.234ns (58.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.234     1.322    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.076     0.999    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.075     0.998    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.548     0.889    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X23Y23         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.085    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y23         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.813     1.183    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X23Y23         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.294     0.889    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.075     0.964    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.124    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.076     1.001    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.062     1.127    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.078     1.003    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y23   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y23    system_i/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y31   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y31   system_i/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



