============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Dec 08 2023  05:32:03 am
  Module:                 filter_top
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1932 ps) Setup Check with Pin fir_filter/sum_r_reg[1][22]/CK->D
          Group: Clk
     Startpoint: (R) fir_filter/din_r_reg[0]/CK
          Clock: (R) Clk
       Endpoint: (R) fir_filter/sum_r_reg[1][22]/D
          Clock: (R) Clk

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     124                  
     Required Time:=    7876                  
      Launch Clock:-       0                  
         Data Path:-    5944                  
             Slack:=    1932                  

#-----------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  fir_filter/din_r_reg[0]/CK                         -       -      R     (arrival)   1133     -     0     0       0    (-,-) 
  fir_filter/din_r_reg[0]/Q                          -       CK->Q  R     DFFRHQX1      12  10.4   228   346     346    (-,-) 
  fir_filter/g119708/Y                               -       A->Y   F     CLKINVX20    426 160.9   273   251     597    (-,-) 
  fir_filter/hi_fo_buf123069/Y                       -       A->Y   R     INVX1          1   4.9   153   219     817    (-,-) 
  fir_filter/hi_fo_buf123057/Y                       -       A->Y   F     CLKINVX12    249  96.8   254   208    1024    (-,-) 
  fir_filter/g114367/Y                               -       A->Y   R     NOR2X1         2   0.4    66   171    1196    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6418/Y  -       B->Y   R     AND2XL         2   1.2    56   138    1333    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6376/CO -       B->CO  R     ADDFX1         1   0.8    43   210    1543    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6352/CO -       B->CO  R     ADDFX1         1   0.6    39   201    1744    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6336/CO -       CI->CO R     ADDFX1         1   0.6    39   186    1930    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6325/CO -       CI->CO R     ADDFX1         1   0.6    39   186    2116    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6314/CO -       CI->CO R     ADDFX1         1   0.6    39   186    2302    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6308/CO -       CI->CO R     ADDFX1         1   0.6    39   186    2488    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6304/CO -       CI->CO R     ADDFX1         1   0.6    39   186    2674    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6298/CO -       CI->CO R     ADDFX1         1   0.6    39   186    2860    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6297/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3046    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6296/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3232    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6295/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3418    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6294/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3604    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6293/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3790    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6292/CO -       CI->CO R     ADDFX1         1   0.6    39   186    3976    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6291/CO -       CI->CO R     ADDFX1         1   0.6    39   186    4162    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6290/CO -       CI->CO R     ADDFX1         1   0.6    39   186    4348    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP401_groupi_g6289/S  -       CI->S  R     ADDFX1         1   0.2    33   255    4603    (-,-) 
  fir_filter/g121043/Y                               -       A->Y   F     INVXL          1   0.2    24    37    4640    (-,-) 
  fir_filter/g6091/Y                                 -       B->Y   F     MX2XL          1   0.5    40   129    4770    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1069/S     -       CI->S  R     ADDFX1         1   0.8    46   290    5060    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1046/CO    -       A->CO  R     ADDFX1         1   0.6    39   206    5266    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1045/CO    -       CI->CO R     ADDFX1         1   0.6    39   186    5452    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1044/CO    -       CI->CO R     ADDFX1         1   0.6    39   186    5638    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1043/CO    -       CI->CO R     ADDFX1         1   0.4    35   184    5821    (-,-) 
  fir_filter/WALLACE_CSA_DUMMY_OP_groupi_g1042/Y     -       B->Y   R     XNOR2X1        1   0.2    22   123    5944    (-,-) 
  fir_filter/sum_r_reg[1][22]/D                      <<<     -      R     DFFRX1         1     -     -     0    5944    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

