Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Mar 15 10:10:49 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: S1/D1/latch_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.710      -16.931                      3                  453        0.117        0.000                      0                  453        3.000        0.000                       0                   212  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.710      -16.931                      3                  453        0.117        0.000                      0                  453       19.020        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -5.710ns,  Total Violation      -16.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.519ns  (logic 29.208ns (64.166%)  route 16.311ns (35.834%))
  Logic Levels:           89  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=5 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.561    -0.951    v1/clk_out1
    SLICE_X15Y16         FDRE                                         r  v1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  v1/vcounter_reg[2]/Q
                         net (fo=23, routed)          0.753     0.221    v1/Q[2]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.299     0.520 r  v1/d0_i_12/O
                         net (fo=1, routed)           0.000     0.520    v1/d0_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.900 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.900    v1/d0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.017 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.017    v1/d0_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  v1/d0_i_1/O[1]
                         net (fo=4, routed)           0.787     2.128    S1/d1[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.346 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.348    S1/d0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.866 r  S1/d0__1/P[3]
                         net (fo=2, routed)           0.834     8.700    S1/d0__1_n_102
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.250 r  S1/Red_reg[0]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.250    S1/Red_reg[0]_i_722_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.573 f  S1/Red_reg[0]_i_568/O[1]
                         net (fo=1, routed)           0.488    10.061    S1_n_78
    SLICE_X13Y23         LUT1 (Prop_lut1_I0_O)        0.306    10.367 r  Red[0]_i_449/O
                         net (fo=1, routed)           0.000    10.367    S1/d0__1_3[0]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  S1/Red_reg[0]_i_371/CO[3]
                         net (fo=1, routed)           0.000    10.899    S1/Red_reg[0]_i_371_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.233 f  S1/Red_reg[0]_i_299/O[1]
                         net (fo=21, routed)          0.628    11.862    p_0_in[0]
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.303    12.165 r  Red[0]_i_455/O
                         net (fo=1, routed)           0.000    12.165    A[2]
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  Red_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.698    Red_reg[0]_i_375_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.952 r  Red_reg[0]_i_300/CO[0]
                         net (fo=19, routed)          0.616    13.568    Red_reg[0]_i_300_n_3
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.367    13.935 r  Red[0]_i_458/O
                         net (fo=1, routed)           0.000    13.935    Red[0]_i_458_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.336 r  Red_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    14.336    Red_reg[0]_i_376_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.670 r  Red_reg[0]_i_301/O[1]
                         net (fo=3, routed)           0.767    15.437    Red_reg[0]_i_301_n_6
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.303    15.740 r  Red[0]_i_382/O
                         net (fo=1, routed)           0.000    15.740    Red[0]_i_382_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    16.276 r  Red_reg[0]_i_302/CO[2]
                         net (fo=19, routed)          0.723    16.999    Red_reg[0]_i_302_n_1
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.313    17.312 r  Red[0]_i_777/O
                         net (fo=1, routed)           0.000    17.312    Red[0]_i_777_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.713 r  Red_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    17.713    Red_reg[0]_i_632_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  Red_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    17.827    Red_reg[0]_i_507_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  Red_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.009    17.950    Red_reg[0]_i_407_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  Red_reg[0]_i_349/CO[1]
                         net (fo=19, routed)          0.538    18.645    Red_reg[0]_i_349_n_2
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.329    18.974 r  Red[0]_i_781/O
                         net (fo=1, routed)           0.000    18.974    Red[0]_i_781_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.350 r  Red_reg[0]_i_638/CO[3]
                         net (fo=1, routed)           0.009    19.359    Red_reg[0]_i_638_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.476 r  Red_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    19.476    Red_reg[0]_i_512_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.593 r  Red_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    19.593    Red_reg[0]_i_409_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.710 r  Red_reg[0]_i_350/CO[3]
                         net (fo=17, routed)          1.010    20.721    Red_reg[0]_i_350_n_0
    SLICE_X12Y24         LUT3 (Prop_lut3_I1_O)        0.124    20.845 r  Red[0]_i_915/O
                         net (fo=1, routed)           0.000    20.845    Red[0]_i_915_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.221 r  Red_reg[0]_i_785/CO[3]
                         net (fo=1, routed)           0.009    21.230    Red_reg[0]_i_785_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.347 r  Red_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    21.347    Red_reg[0]_i_644_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.464 r  Red_reg[0]_i_517/CO[3]
                         net (fo=1, routed)           0.000    21.464    Red_reg[0]_i_517_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.581 r  Red_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    21.581    Red_reg[0]_i_414_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.800 r  Red_reg[0]_i_351/O[0]
                         net (fo=18, routed)          0.632    22.432    Red_reg[0]_i_351_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    22.727 r  Red[0]_i_919/O
                         net (fo=1, routed)           0.000    22.727    Red[0]_i_919_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.128 r  Red_reg[0]_i_791/CO[3]
                         net (fo=1, routed)           0.000    23.128    Red_reg[0]_i_791_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.441 r  Red_reg[0]_i_649/O[3]
                         net (fo=3, routed)           0.920    24.361    Red_reg[0]_i_649_n_4
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.306    24.667 r  Red[0]_i_740/O
                         net (fo=1, routed)           0.000    24.667    Red[0]_i_740_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.200 r  Red_reg[0]_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.200    Red_reg[0]_i_591_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.317 r  Red_reg[0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    25.317    Red_reg[0]_i_491_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.536 r  Red_reg[0]_i_399/O[0]
                         net (fo=18, routed)          0.684    26.220    Red_reg[0]_i_399_n_7
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.515 r  Red[0]_i_745/O
                         net (fo=1, routed)           0.000    26.515    Red[0]_i_745_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.065 r  Red_reg[0]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.065    Red_reg[0]_i_596_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  Red_reg[0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    27.179    Red_reg[0]_i_493_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.401 r  Red_reg[0]_i_400/O[0]
                         net (fo=18, routed)          0.653    28.055    Red_reg[0]_i_400_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    28.354 r  Red[0]_i_997/O
                         net (fo=1, routed)           0.000    28.354    Red[0]_i_997_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.730 r  Red_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    28.730    Red_reg[0]_i_885_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.847 r  Red_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    28.847    Red_reg[0]_i_747_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.964 r  Red_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    28.964    Red_reg[0]_i_601_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.081 r  Red_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    29.081    Red_reg[0]_i_495_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.300 r  Red_reg[0]_i_401/O[0]
                         net (fo=18, routed)          0.720    30.020    Red_reg[0]_i_401_n_7
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.315 r  Red[0]_i_893/O
                         net (fo=1, routed)           0.000    30.315    Red[0]_i_893_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.865 r  Red_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    30.865    Red_reg[0]_i_752_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.979 r  Red_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.979    Red_reg[0]_i_606_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.093 r  Red_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    31.093    Red_reg[0]_i_497_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.315 r  Red_reg[0]_i_402/O[0]
                         net (fo=18, routed)          0.678    31.993    Red_reg[0]_i_402_n_7
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.299    32.292 r  Red[0]_i_896/O
                         net (fo=1, routed)           0.000    32.292    Red[0]_i_896_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.668 r  Red_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    32.668    Red_reg[0]_i_757_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.785 r  Red_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    32.785    Red_reg[0]_i_611_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.902 r  Red_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    32.902    Red_reg[0]_i_499_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.121 r  Red_reg[0]_i_403/O[0]
                         net (fo=18, routed)          0.654    33.775    Red_reg[0]_i_403_n_7
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.295    34.070 r  Red[0]_i_1010/O
                         net (fo=1, routed)           0.000    34.070    Red[0]_i_1010_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.471 r  Red_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    34.471    Red_reg[0]_i_900_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.585 r  Red_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    34.585    Red_reg[0]_i_762_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.699 r  Red_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    34.699    Red_reg[0]_i_616_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.813 r  Red_reg[0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    34.813    Red_reg[0]_i_501_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.035 r  Red_reg[0]_i_404/O[0]
                         net (fo=17, routed)          0.693    35.728    Red_reg[0]_i_404_n_7
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.299    36.027 r  Red[0]_i_1014/O
                         net (fo=1, routed)           0.000    36.027    Red[0]_i_1014_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.403 r  Red_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    36.403    Red_reg[0]_i_905_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.520 r  Red_reg[0]_i_767/CO[3]
                         net (fo=1, routed)           0.000    36.520    Red_reg[0]_i_767_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.637 r  Red_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    36.637    Red_reg[0]_i_621_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.754 r  Red_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    36.754    Red_reg[0]_i_503_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.973 r  Red_reg[0]_i_405/O[0]
                         net (fo=17, routed)          0.645    37.618    Red_reg[0]_i_405_n_7
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.295    37.913 r  Red[0]_i_1018/O
                         net (fo=1, routed)           0.000    37.913    S1/d0__0_1[3]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.289 r  S1/Red_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    38.289    S1/Red_reg[0]_i_910_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.406 r  S1/Red_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    38.406    S1/Red_reg[0]_i_772_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.523 r  S1/Red_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    38.523    S1/Red_reg[0]_i_627_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.640 r  S1/Red_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.001    38.641    S1/Red_reg[0]_i_505_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.860 r  S1/Red_reg[0]_i_406/O[0]
                         net (fo=2, routed)           0.485    39.345    S1/Red_reg[0]_i_406_n_7
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.295    39.640 r  S1/Red[0]_i_348/O
                         net (fo=1, routed)           0.000    39.640    S1/Red[0]_i_348_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.153 r  S1/Red_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.001    40.154    S1/Red_reg[0]_i_255_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.271 r  S1/Red_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.271    S1/Red_reg[0]_i_254_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.594 r  S1/Red_reg[0]_i_158/O[1]
                         net (fo=6, routed)           0.821    41.415    v1/x_pos_reg[8]_12[1]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.306    41.721 r  v1/Red[0]_i_149/O
                         net (fo=1, routed)           0.000    41.721    v1/Red[0]_i_149_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.253 r  v1/Red_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.253    v1/Red_reg[0]_i_72_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.524 r  v1/Red_reg[0]_i_16/CO[0]
                         net (fo=1, routed)           0.962    43.486    v1/S1/Green152_in
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373    43.859 f  v1/Red[0]_i_4/O
                         net (fo=3, routed)           0.586    44.445    S1/blank_reg
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124    44.569 r  S1/Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    44.569    S1/Blue[1]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  S1/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.440    38.444    S1/clk_out1
    SLICE_X9Y56          FDRE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.029    38.859    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                         -44.569    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.682ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.545ns  (logic 29.208ns (64.130%)  route 16.337ns (35.870%))
  Logic Levels:           89  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=5 LUT3=10 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.561    -0.951    v1/clk_out1
    SLICE_X15Y16         FDRE                                         r  v1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  v1/vcounter_reg[2]/Q
                         net (fo=23, routed)          0.753     0.221    v1/Q[2]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.299     0.520 r  v1/d0_i_12/O
                         net (fo=1, routed)           0.000     0.520    v1/d0_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.900 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.900    v1/d0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.017 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.017    v1/d0_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  v1/d0_i_1/O[1]
                         net (fo=4, routed)           0.787     2.128    S1/d1[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.346 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.348    S1/d0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.866 r  S1/d0__1/P[3]
                         net (fo=2, routed)           0.834     8.700    S1/d0__1_n_102
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.250 r  S1/Red_reg[0]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.250    S1/Red_reg[0]_i_722_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.573 f  S1/Red_reg[0]_i_568/O[1]
                         net (fo=1, routed)           0.488    10.061    S1_n_78
    SLICE_X13Y23         LUT1 (Prop_lut1_I0_O)        0.306    10.367 r  Red[0]_i_449/O
                         net (fo=1, routed)           0.000    10.367    S1/d0__1_3[0]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  S1/Red_reg[0]_i_371/CO[3]
                         net (fo=1, routed)           0.000    10.899    S1/Red_reg[0]_i_371_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.233 f  S1/Red_reg[0]_i_299/O[1]
                         net (fo=21, routed)          0.628    11.862    p_0_in[0]
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.303    12.165 r  Red[0]_i_455/O
                         net (fo=1, routed)           0.000    12.165    A[2]
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  Red_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.698    Red_reg[0]_i_375_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.952 r  Red_reg[0]_i_300/CO[0]
                         net (fo=19, routed)          0.616    13.568    Red_reg[0]_i_300_n_3
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.367    13.935 r  Red[0]_i_458/O
                         net (fo=1, routed)           0.000    13.935    Red[0]_i_458_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.336 r  Red_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    14.336    Red_reg[0]_i_376_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.670 r  Red_reg[0]_i_301/O[1]
                         net (fo=3, routed)           0.767    15.437    Red_reg[0]_i_301_n_6
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.303    15.740 r  Red[0]_i_382/O
                         net (fo=1, routed)           0.000    15.740    Red[0]_i_382_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    16.276 r  Red_reg[0]_i_302/CO[2]
                         net (fo=19, routed)          0.723    16.999    Red_reg[0]_i_302_n_1
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.313    17.312 r  Red[0]_i_777/O
                         net (fo=1, routed)           0.000    17.312    Red[0]_i_777_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.713 r  Red_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    17.713    Red_reg[0]_i_632_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  Red_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    17.827    Red_reg[0]_i_507_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  Red_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.009    17.950    Red_reg[0]_i_407_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  Red_reg[0]_i_349/CO[1]
                         net (fo=19, routed)          0.538    18.645    Red_reg[0]_i_349_n_2
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.329    18.974 r  Red[0]_i_781/O
                         net (fo=1, routed)           0.000    18.974    Red[0]_i_781_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.350 r  Red_reg[0]_i_638/CO[3]
                         net (fo=1, routed)           0.009    19.359    Red_reg[0]_i_638_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.476 r  Red_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    19.476    Red_reg[0]_i_512_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.593 r  Red_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    19.593    Red_reg[0]_i_409_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.710 r  Red_reg[0]_i_350/CO[3]
                         net (fo=17, routed)          1.010    20.721    Red_reg[0]_i_350_n_0
    SLICE_X12Y24         LUT3 (Prop_lut3_I1_O)        0.124    20.845 r  Red[0]_i_915/O
                         net (fo=1, routed)           0.000    20.845    Red[0]_i_915_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.221 r  Red_reg[0]_i_785/CO[3]
                         net (fo=1, routed)           0.009    21.230    Red_reg[0]_i_785_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.347 r  Red_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    21.347    Red_reg[0]_i_644_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.464 r  Red_reg[0]_i_517/CO[3]
                         net (fo=1, routed)           0.000    21.464    Red_reg[0]_i_517_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.581 r  Red_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    21.581    Red_reg[0]_i_414_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.800 r  Red_reg[0]_i_351/O[0]
                         net (fo=18, routed)          0.632    22.432    Red_reg[0]_i_351_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    22.727 r  Red[0]_i_919/O
                         net (fo=1, routed)           0.000    22.727    Red[0]_i_919_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.128 r  Red_reg[0]_i_791/CO[3]
                         net (fo=1, routed)           0.000    23.128    Red_reg[0]_i_791_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.441 r  Red_reg[0]_i_649/O[3]
                         net (fo=3, routed)           0.920    24.361    Red_reg[0]_i_649_n_4
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.306    24.667 r  Red[0]_i_740/O
                         net (fo=1, routed)           0.000    24.667    Red[0]_i_740_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.200 r  Red_reg[0]_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.200    Red_reg[0]_i_591_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.317 r  Red_reg[0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    25.317    Red_reg[0]_i_491_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.536 r  Red_reg[0]_i_399/O[0]
                         net (fo=18, routed)          0.684    26.220    Red_reg[0]_i_399_n_7
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.515 r  Red[0]_i_745/O
                         net (fo=1, routed)           0.000    26.515    Red[0]_i_745_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.065 r  Red_reg[0]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.065    Red_reg[0]_i_596_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  Red_reg[0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    27.179    Red_reg[0]_i_493_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.401 r  Red_reg[0]_i_400/O[0]
                         net (fo=18, routed)          0.653    28.055    Red_reg[0]_i_400_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    28.354 r  Red[0]_i_997/O
                         net (fo=1, routed)           0.000    28.354    Red[0]_i_997_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.730 r  Red_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    28.730    Red_reg[0]_i_885_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.847 r  Red_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    28.847    Red_reg[0]_i_747_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.964 r  Red_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    28.964    Red_reg[0]_i_601_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.081 r  Red_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    29.081    Red_reg[0]_i_495_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.300 r  Red_reg[0]_i_401/O[0]
                         net (fo=18, routed)          0.720    30.020    Red_reg[0]_i_401_n_7
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.315 r  Red[0]_i_893/O
                         net (fo=1, routed)           0.000    30.315    Red[0]_i_893_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.865 r  Red_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    30.865    Red_reg[0]_i_752_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.979 r  Red_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.979    Red_reg[0]_i_606_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.093 r  Red_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    31.093    Red_reg[0]_i_497_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.315 r  Red_reg[0]_i_402/O[0]
                         net (fo=18, routed)          0.678    31.993    Red_reg[0]_i_402_n_7
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.299    32.292 r  Red[0]_i_896/O
                         net (fo=1, routed)           0.000    32.292    Red[0]_i_896_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.668 r  Red_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    32.668    Red_reg[0]_i_757_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.785 r  Red_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    32.785    Red_reg[0]_i_611_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.902 r  Red_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    32.902    Red_reg[0]_i_499_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.121 r  Red_reg[0]_i_403/O[0]
                         net (fo=18, routed)          0.654    33.775    Red_reg[0]_i_403_n_7
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.295    34.070 r  Red[0]_i_1010/O
                         net (fo=1, routed)           0.000    34.070    Red[0]_i_1010_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.471 r  Red_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    34.471    Red_reg[0]_i_900_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.585 r  Red_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    34.585    Red_reg[0]_i_762_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.699 r  Red_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    34.699    Red_reg[0]_i_616_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.813 r  Red_reg[0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    34.813    Red_reg[0]_i_501_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.035 r  Red_reg[0]_i_404/O[0]
                         net (fo=17, routed)          0.693    35.728    Red_reg[0]_i_404_n_7
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.299    36.027 r  Red[0]_i_1014/O
                         net (fo=1, routed)           0.000    36.027    Red[0]_i_1014_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.403 r  Red_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    36.403    Red_reg[0]_i_905_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.520 r  Red_reg[0]_i_767/CO[3]
                         net (fo=1, routed)           0.000    36.520    Red_reg[0]_i_767_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.637 r  Red_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    36.637    Red_reg[0]_i_621_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.754 r  Red_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    36.754    Red_reg[0]_i_503_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.973 r  Red_reg[0]_i_405/O[0]
                         net (fo=17, routed)          0.645    37.618    Red_reg[0]_i_405_n_7
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.295    37.913 r  Red[0]_i_1018/O
                         net (fo=1, routed)           0.000    37.913    S1/d0__0_1[3]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.289 r  S1/Red_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    38.289    S1/Red_reg[0]_i_910_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.406 r  S1/Red_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    38.406    S1/Red_reg[0]_i_772_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.523 r  S1/Red_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    38.523    S1/Red_reg[0]_i_627_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.640 r  S1/Red_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.001    38.641    S1/Red_reg[0]_i_505_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.860 r  S1/Red_reg[0]_i_406/O[0]
                         net (fo=2, routed)           0.485    39.345    S1/Red_reg[0]_i_406_n_7
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.295    39.640 r  S1/Red[0]_i_348/O
                         net (fo=1, routed)           0.000    39.640    S1/Red[0]_i_348_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.153 r  S1/Red_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.001    40.154    S1/Red_reg[0]_i_255_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.271 r  S1/Red_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.271    S1/Red_reg[0]_i_254_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.594 r  S1/Red_reg[0]_i_158/O[1]
                         net (fo=6, routed)           0.821    41.415    v1/x_pos_reg[8]_12[1]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.306    41.721 r  v1/Red[0]_i_149/O
                         net (fo=1, routed)           0.000    41.721    v1/Red[0]_i_149_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.253 r  v1/Red_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.253    v1/Red_reg[0]_i_72_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.524 r  v1/Red_reg[0]_i_16/CO[0]
                         net (fo=1, routed)           0.962    43.486    v1/S1/Green152_in
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373    43.859 f  v1/Red[0]_i_4/O
                         net (fo=3, routed)           0.612    44.471    v1/Green_reg[0]_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I1_O)        0.124    44.595 r  v1/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    44.595    S1/Green_reg[0]_55
    SLICE_X10Y55         FDRE                                         r  S1/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.441    38.445    S1/clk_out1
    SLICE_X10Y55         FDRE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.484    38.929    
                         clock uncertainty           -0.098    38.831    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)        0.081    38.912    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -44.595    
  -------------------------------------------------------------------
                         slack                                 -5.682    

Slack (VIOLATED) :        -5.538ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.397ns  (logic 29.208ns (64.339%)  route 16.189ns (35.661%))
  Logic Levels:           89  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=5 LUT3=10 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.561    -0.951    v1/clk_out1
    SLICE_X15Y16         FDRE                                         r  v1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  v1/vcounter_reg[2]/Q
                         net (fo=23, routed)          0.753     0.221    v1/Q[2]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.299     0.520 r  v1/d0_i_12/O
                         net (fo=1, routed)           0.000     0.520    v1/d0_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.900 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.900    v1/d0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.017 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.017    v1/d0_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.340 r  v1/d0_i_1/O[1]
                         net (fo=4, routed)           0.787     2.128    S1/d1[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.346 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.348    S1/d0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.866 r  S1/d0__1/P[3]
                         net (fo=2, routed)           0.834     8.700    S1/d0__1_n_102
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.250 r  S1/Red_reg[0]_i_722/CO[3]
                         net (fo=1, routed)           0.000     9.250    S1/Red_reg[0]_i_722_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.573 f  S1/Red_reg[0]_i_568/O[1]
                         net (fo=1, routed)           0.488    10.061    S1_n_78
    SLICE_X13Y23         LUT1 (Prop_lut1_I0_O)        0.306    10.367 r  Red[0]_i_449/O
                         net (fo=1, routed)           0.000    10.367    S1/d0__1_3[0]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.899 r  S1/Red_reg[0]_i_371/CO[3]
                         net (fo=1, routed)           0.000    10.899    S1/Red_reg[0]_i_371_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.233 f  S1/Red_reg[0]_i_299/O[1]
                         net (fo=21, routed)          0.628    11.862    p_0_in[0]
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.303    12.165 r  Red[0]_i_455/O
                         net (fo=1, routed)           0.000    12.165    A[2]
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.698 r  Red_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.698    Red_reg[0]_i_375_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.952 r  Red_reg[0]_i_300/CO[0]
                         net (fo=19, routed)          0.616    13.568    Red_reg[0]_i_300_n_3
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.367    13.935 r  Red[0]_i_458/O
                         net (fo=1, routed)           0.000    13.935    Red[0]_i_458_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.336 r  Red_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    14.336    Red_reg[0]_i_376_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.670 r  Red_reg[0]_i_301/O[1]
                         net (fo=3, routed)           0.767    15.437    Red_reg[0]_i_301_n_6
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.303    15.740 r  Red[0]_i_382/O
                         net (fo=1, routed)           0.000    15.740    Red[0]_i_382_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    16.276 r  Red_reg[0]_i_302/CO[2]
                         net (fo=19, routed)          0.723    16.999    Red_reg[0]_i_302_n_1
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.313    17.312 r  Red[0]_i_777/O
                         net (fo=1, routed)           0.000    17.312    Red[0]_i_777_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.713 r  Red_reg[0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    17.713    Red_reg[0]_i_632_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  Red_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    17.827    Red_reg[0]_i_507_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  Red_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.009    17.950    Red_reg[0]_i_407_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.107 r  Red_reg[0]_i_349/CO[1]
                         net (fo=19, routed)          0.538    18.645    Red_reg[0]_i_349_n_2
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.329    18.974 r  Red[0]_i_781/O
                         net (fo=1, routed)           0.000    18.974    Red[0]_i_781_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.350 r  Red_reg[0]_i_638/CO[3]
                         net (fo=1, routed)           0.009    19.359    Red_reg[0]_i_638_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.476 r  Red_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    19.476    Red_reg[0]_i_512_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.593 r  Red_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    19.593    Red_reg[0]_i_409_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.710 r  Red_reg[0]_i_350/CO[3]
                         net (fo=17, routed)          1.010    20.721    Red_reg[0]_i_350_n_0
    SLICE_X12Y24         LUT3 (Prop_lut3_I1_O)        0.124    20.845 r  Red[0]_i_915/O
                         net (fo=1, routed)           0.000    20.845    Red[0]_i_915_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.221 r  Red_reg[0]_i_785/CO[3]
                         net (fo=1, routed)           0.009    21.230    Red_reg[0]_i_785_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.347 r  Red_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    21.347    Red_reg[0]_i_644_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.464 r  Red_reg[0]_i_517/CO[3]
                         net (fo=1, routed)           0.000    21.464    Red_reg[0]_i_517_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.581 r  Red_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    21.581    Red_reg[0]_i_414_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.800 r  Red_reg[0]_i_351/O[0]
                         net (fo=18, routed)          0.632    22.432    Red_reg[0]_i_351_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    22.727 r  Red[0]_i_919/O
                         net (fo=1, routed)           0.000    22.727    Red[0]_i_919_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.128 r  Red_reg[0]_i_791/CO[3]
                         net (fo=1, routed)           0.000    23.128    Red_reg[0]_i_791_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.441 r  Red_reg[0]_i_649/O[3]
                         net (fo=3, routed)           0.920    24.361    Red_reg[0]_i_649_n_4
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.306    24.667 r  Red[0]_i_740/O
                         net (fo=1, routed)           0.000    24.667    Red[0]_i_740_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.200 r  Red_reg[0]_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.200    Red_reg[0]_i_591_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.317 r  Red_reg[0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    25.317    Red_reg[0]_i_491_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.536 r  Red_reg[0]_i_399/O[0]
                         net (fo=18, routed)          0.684    26.220    Red_reg[0]_i_399_n_7
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.515 r  Red[0]_i_745/O
                         net (fo=1, routed)           0.000    26.515    Red[0]_i_745_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.065 r  Red_reg[0]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.065    Red_reg[0]_i_596_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  Red_reg[0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    27.179    Red_reg[0]_i_493_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.401 r  Red_reg[0]_i_400/O[0]
                         net (fo=18, routed)          0.653    28.055    Red_reg[0]_i_400_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    28.354 r  Red[0]_i_997/O
                         net (fo=1, routed)           0.000    28.354    Red[0]_i_997_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.730 r  Red_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    28.730    Red_reg[0]_i_885_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.847 r  Red_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    28.847    Red_reg[0]_i_747_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.964 r  Red_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    28.964    Red_reg[0]_i_601_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.081 r  Red_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    29.081    Red_reg[0]_i_495_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.300 r  Red_reg[0]_i_401/O[0]
                         net (fo=18, routed)          0.720    30.020    Red_reg[0]_i_401_n_7
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.315 r  Red[0]_i_893/O
                         net (fo=1, routed)           0.000    30.315    Red[0]_i_893_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.865 r  Red_reg[0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    30.865    Red_reg[0]_i_752_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.979 r  Red_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.979    Red_reg[0]_i_606_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.093 r  Red_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    31.093    Red_reg[0]_i_497_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.315 r  Red_reg[0]_i_402/O[0]
                         net (fo=18, routed)          0.678    31.993    Red_reg[0]_i_402_n_7
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.299    32.292 r  Red[0]_i_896/O
                         net (fo=1, routed)           0.000    32.292    Red[0]_i_896_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.668 r  Red_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    32.668    Red_reg[0]_i_757_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.785 r  Red_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    32.785    Red_reg[0]_i_611_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.902 r  Red_reg[0]_i_499/CO[3]
                         net (fo=1, routed)           0.000    32.902    Red_reg[0]_i_499_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.121 r  Red_reg[0]_i_403/O[0]
                         net (fo=18, routed)          0.654    33.775    Red_reg[0]_i_403_n_7
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.295    34.070 r  Red[0]_i_1010/O
                         net (fo=1, routed)           0.000    34.070    Red[0]_i_1010_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.471 r  Red_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    34.471    Red_reg[0]_i_900_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.585 r  Red_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    34.585    Red_reg[0]_i_762_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.699 r  Red_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    34.699    Red_reg[0]_i_616_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.813 r  Red_reg[0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    34.813    Red_reg[0]_i_501_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.035 r  Red_reg[0]_i_404/O[0]
                         net (fo=17, routed)          0.693    35.728    Red_reg[0]_i_404_n_7
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.299    36.027 r  Red[0]_i_1014/O
                         net (fo=1, routed)           0.000    36.027    Red[0]_i_1014_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.403 r  Red_reg[0]_i_905/CO[3]
                         net (fo=1, routed)           0.000    36.403    Red_reg[0]_i_905_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.520 r  Red_reg[0]_i_767/CO[3]
                         net (fo=1, routed)           0.000    36.520    Red_reg[0]_i_767_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.637 r  Red_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    36.637    Red_reg[0]_i_621_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.754 r  Red_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    36.754    Red_reg[0]_i_503_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.973 r  Red_reg[0]_i_405/O[0]
                         net (fo=17, routed)          0.645    37.618    Red_reg[0]_i_405_n_7
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.295    37.913 r  Red[0]_i_1018/O
                         net (fo=1, routed)           0.000    37.913    S1/d0__0_1[3]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.289 r  S1/Red_reg[0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    38.289    S1/Red_reg[0]_i_910_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.406 r  S1/Red_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    38.406    S1/Red_reg[0]_i_772_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.523 r  S1/Red_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    38.523    S1/Red_reg[0]_i_627_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.640 r  S1/Red_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.001    38.641    S1/Red_reg[0]_i_505_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.860 r  S1/Red_reg[0]_i_406/O[0]
                         net (fo=2, routed)           0.485    39.345    S1/Red_reg[0]_i_406_n_7
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.295    39.640 r  S1/Red[0]_i_348/O
                         net (fo=1, routed)           0.000    39.640    S1/Red[0]_i_348_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.153 r  S1/Red_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.001    40.154    S1/Red_reg[0]_i_255_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.271 r  S1/Red_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.271    S1/Red_reg[0]_i_254_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.594 r  S1/Red_reg[0]_i_158/O[1]
                         net (fo=6, routed)           0.821    41.415    v1/x_pos_reg[8]_12[1]
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.306    41.721 r  v1/Red[0]_i_149/O
                         net (fo=1, routed)           0.000    41.721    v1/Red[0]_i_149_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.253 r  v1/Red_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.253    v1/Red_reg[0]_i_72_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.524 r  v1/Red_reg[0]_i_16/CO[0]
                         net (fo=1, routed)           0.962    43.486    v1/S1/Green152_in
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373    43.859 f  v1/Red[0]_i_4/O
                         net (fo=3, routed)           0.464    44.323    S1/blank_reg
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.124    44.447 r  S1/Red[0]_i_1/O
                         net (fo=1, routed)           0.000    44.447    S1/Red[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  S1/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.441    38.445    S1/clk_out1
    SLICE_X10Y54         FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.484    38.929    
                         clock uncertainty           -0.098    38.831    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.077    38.908    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -44.447    
  -------------------------------------------------------------------
                         slack                                 -5.538    

Slack (MET) :             23.412ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[6]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 6.154ns (38.603%)  route 9.788ns (61.397%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.661    15.060    S1/L1_n_56
    SLICE_X6Y14          FDRE                                         r  S1/sync_count_reg_rep[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512    38.517    S1/clk_out1
    SLICE_X6Y14          FDRE                                         r  S1/sync_count_reg_rep[6]__0/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.524    38.472    S1/sync_count_reg_rep[6]__0
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 23.412    

Slack (MET) :             23.434ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[8]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 6.154ns (38.853%)  route 9.685ns (61.147%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.558    14.958    S1/L1_n_56
    SLICE_X8Y14          FDRE                                         r  S1/sync_count_reg_rep[8]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.445    38.450    S1/clk_out1
    SLICE_X8Y14          FDRE                                         r  S1/sync_count_reg_rep[8]__0/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.098    38.916    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524    38.392    S1/sync_count_reg_rep[8]__0
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                 23.434    

Slack (MET) :             23.507ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 6.154ns (38.603%)  route 9.788ns (61.397%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.661    15.060    S1/L1_n_56
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[5]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    38.567    S1/sync_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 23.507    

Slack (MET) :             23.507ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 6.154ns (38.603%)  route 9.788ns (61.397%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.661    15.060    S1/L1_n_56
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[6]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    38.567    S1/sync_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 23.507    

Slack (MET) :             23.507ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 6.154ns (38.603%)  route 9.788ns (61.397%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.661    15.060    S1/L1_n_56
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[7]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    38.567    S1/sync_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 23.507    

Slack (MET) :             23.507ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 6.154ns (38.603%)  route 9.788ns (61.397%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.661    15.060    S1/L1_n_56
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDRE                                         r  S1/sync_count_reg[8]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    38.567    S1/sync_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 23.507    

Slack (MET) :             23.573ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 6.154ns (39.195%)  route 9.547ns (60.805%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X6Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  S1/sync_count_reg[0]/Q
                         net (fo=18, routed)          1.717     1.354    S1/sync_count[0]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     2.086 r  S1/sync_count_reg_rep[8]_i_134/O[3]
                         net (fo=1, routed)           1.098     3.184    S1/sync_count_reg_rep[8]_i_134_n_4
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.307     3.491 r  S1/sync_count_rep[8]_i_183/O
                         net (fo=1, routed)           0.000     3.491    S1/sync_count_rep[8]_i_183_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.892 r  S1/sync_count_reg_rep[8]_i_131/CO[3]
                         net (fo=1, routed)           0.000     3.892    S1/sync_count_reg_rep[8]_i_131_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  S1/sync_count_reg_rep[8]_i_197/O[1]
                         net (fo=2, routed)           0.583     4.809    S1/sync_count_reg_rep[8]_i_197_n_6
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332     5.141 r  S1/sync_count_rep[8]_i_163/O
                         net (fo=2, routed)           0.841     5.983    S1/sync_count_rep[8]_i_163_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.327     6.310 r  S1/sync_count_rep[8]_i_167/O
                         net (fo=1, routed)           0.000     6.310    S1/sync_count_rep[8]_i_167_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.711 r  S1/sync_count_reg_rep[8]_i_100/CO[3]
                         net (fo=1, routed)           0.000     6.711    S1/sync_count_reg_rep[8]_i_100_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  S1/sync_count_reg_rep[8]_i_98/O[3]
                         net (fo=3, routed)           1.236     8.260    count2[17]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.306     8.566 r  sync_count_rep[8]_i_66/O
                         net (fo=1, routed)           0.000     8.566    S1/L1/punch_reg[1]_0[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.116 r  S1/L1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.116    S1/L1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.230 r  S1/L1/sync_count_reg_rep[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.230    S1/L1/sync_count_reg_rep[8]_i_31_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.344 r  S1/L1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.344    S1/L1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.566 r  S1/L1/sync_count_reg_rep[8]_i_25/O[0]
                         net (fo=1, routed)           1.128    10.693    S1/count1[28]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.299    10.992 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.992    S1/L1/count_reg[31][1]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.566 r  S1/L1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.523    13.090    S1/L1/CO[0]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.310    13.400 r  S1/L1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.420    14.819    S1/L1_n_56
    SLICE_X8Y13          FDRE                                         r  S1/sync_count_reg_rep[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         1.445    38.450    S1/clk_out1
    SLICE_X8Y13          FDRE                                         r  S1/sync_count_reg_rep[7]__0/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.098    38.916    
    SLICE_X8Y13          FDRE (Setup_fdre_C_R)       -0.524    38.392    S1/sync_count_reg_rep[7]__0
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 23.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.125%)  route 0.219ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.264    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.218    -0.242    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.558    -0.623    v1/clk_out1
    SLICE_X15Y19         FDRE                                         r  v1/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  v1/vcounter_reg[9]/Q
                         net (fo=17, routed)          0.090    -0.393    v1/vcount[9]
    SLICE_X14Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  v1/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.348    v1/plusOp__0[10]
    SLICE_X14Y19         FDRE                                         r  v1/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.826    -0.864    v1/clk_out1
    SLICE_X14Y19         FDRE                                         r  v1/vcounter_reg[10]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121    -0.489    v1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.247%)  route 0.271ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.271    -0.213    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.247%)  route 0.271ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.271    -0.213    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.280    -0.204    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.278    -0.205    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.203%)  route 0.265ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X8Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.265    -0.195    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=206, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      S1/increase_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      S1/sync_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y15      S1/sync_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y15      S1/sync_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y15      S1/sync_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y16      S1/sync_count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      S1/increase_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      S1/increase_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y30     W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      S1/increase_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y13      S1/sync_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



