#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 22 08:50:06 2024
# Process ID: 15364
# Current directory: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6528 C:\MyStudy\SystemOnChipLabs\arcsin_sequential\syn\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/vivado.log
# Journal file: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 801.445 ; gain = 174.828
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: NEXYS4_DDR
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.699 ; gain = 187.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEXYS4_DDR' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sv:24]
	Parameter SIM bound to: NO - type: string 
	Parameter UDM_BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter UDM_RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter CSR_LED_ADDR bound to: 0 - type: integer 
	Parameter CSR_SW_ADDR bound to: 4 - type: integer 
	Parameter TESTMEM_ADDR bound to: -2147483648 - type: integer 
	Parameter TESTMEM_WSIZE_POW bound to: 10 - type: integer 
	Parameter TESTMEM_WSIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/.Xil/Vivado-15364-DESKTOP-181Q9KE/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/.Xil/Vivado-15364-DESKTOP-181Q9KE/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [C:/MyStudy/AntonovLabi/activecore/designs/rtl/reset_sync/reset_sync.v:1]
	Parameter SYNC_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (2#1) [C:/MyStudy/AntonovLabi/activecore/designs/rtl/reset_sync/reset_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (2#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sv:9]
INFO: [Synth 8-6157] synthesizing module 'udm' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_rx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_NOSYNC bound to: 4'b0000 
	Parameter ST_NOSYNC_WAIT1_1 bound to: 4'b0001 
	Parameter ST_NOSYNC_WAIT0_2 bound to: 4'b0010 
	Parameter ST_NOSYNC_WAIT1_3 bound to: 4'b0011 
	Parameter ST_NOSYNC_WAIT0_4 bound to: 4'b0100 
	Parameter ST_NOSYNC_WAIT1_5 bound to: 4'b0101 
	Parameter ST_NOSYNC_WAIT0_6 bound to: 4'b0110 
	Parameter ST_NOSYNC_WAIT1_7 bound to: 4'b0111 
	Parameter ST_NOSYNC_WAIT0_8 bound to: 4'b1000 
	Parameter ST_NOSYNC_WAIT_STOP bound to: 4'b1001 
	Parameter ST_SYNC bound to: 4'b1010 
	Parameter ST_SYNC_WAIT_START bound to: 4'b1011 
	Parameter ST_SYNC_RX_DATA bound to: 4'b1100 
	Parameter ST_SYNC_WAIT_STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_rx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_tx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_IDLE bound to: 8'b00000000 
	Parameter ST_START bound to: 8'b00000001 
	Parameter ST_TX_DATA bound to: 8'b00000010 
	Parameter ST_STOP bound to: 8'b00000011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udm_controller' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm_controller.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter SYNC_BYTE bound to: 8'b01010101 
	Parameter ESCAPE_BYTE bound to: 8'b01011010 
	Parameter TRX_WR_SUCC_BYTE bound to: 8'b00000000 
	Parameter TRX_ERR_ACK_BYTE bound to: 8'b00000001 
	Parameter TRX_ERR_RESP_BYTE bound to: 8'b00000010 
	Parameter TRX_IRQ_BYTE bound to: 8'b10000000 
	Parameter IDCODE_CMD bound to: 8'b00000000 
	Parameter RST_CMD bound to: 8'b10000000 
	Parameter nRST_CMD bound to: 8'b11000000 
	Parameter WR_INC_CMD bound to: 8'b10000001 
	Parameter RD_INC_CMD bound to: 8'b10000010 
	Parameter WR_NOINC_CMD bound to: 8'b10000011 
	Parameter RD_NOINC_CMD bound to: 8'b10000100 
	Parameter IDLE bound to: 8'b00000000 
	Parameter FETCH_ADDR bound to: 8'b00000001 
	Parameter FETCH_LENGTH bound to: 8'b00000010 
	Parameter FETCH_DATA bound to: 8'b00000011 
	Parameter WAIT_ACK bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00000101 
	Parameter TX_RDATA bound to: 8'b00000110 
	Parameter WAIT_TX bound to: 8'b00000111 
	Parameter WAIT_RESP bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'udm_controller' (5#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udm' (6#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm.v:10]
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:1]
	Parameter init_type bound to: none - type: string 
	Parameter init_data bound to: nodata.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (7#1) [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:1]
INFO: [Synth 8-6157] synthesizing module 'TeylorAcrsin' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:24]
	Parameter k1 bound to: 1065353216 - type: integer 
	Parameter k2 bound to: 1042983597 - type: integer 
	Parameter k3 bound to: 1033476506 - type: integer 
	Parameter k4 bound to: 1027005305 - type: integer 
	Parameter k5 bound to: 1022944118 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TeylorTerm' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
	Parameter TERM_INDEX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FloatingMultiplication' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.v:2]
	Parameter XLEN bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net overflow in module/entity FloatingMultiplication does not have driver. [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.v:6]
WARNING: [Synth 8-3848] Net underflow in module/entity FloatingMultiplication does not have driver. [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.v:7]
WARNING: [Synth 8-3848] Net exception in module/entity FloatingMultiplication does not have driver. [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FloatingMultiplication' (8#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.v:2]
WARNING: [Synth 8-324] index 1 out of range [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_MultWithCoeff' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'TeylorTerm' (9#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FloatingAddSub' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v:151]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (10#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FloatingAddSub' (11#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v:151]
INFO: [Synth 8-6157] synthesizing module 'TeylorTerm__parameterized0' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
	Parameter TERM_INDEX bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-324] index 3 out of range [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_MultWithCoeff' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'TeylorTerm__parameterized0' (11#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TeylorTerm__parameterized1' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
	Parameter TERM_INDEX bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-324] index 5 out of range [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_MultWithCoeff' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'TeylorTerm__parameterized1' (11#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TeylorTerm__parameterized2' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
	Parameter TERM_INDEX bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-324] index 7 out of range [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_MultWithCoeff' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'TeylorTerm__parameterized2' (11#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TeylorTerm__parameterized3' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
	Parameter TERM_INDEX bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-324] index 9 out of range [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_Mult' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
WARNING: [Synth 8-7023] instance 'F_MultWithCoeff' of module 'FloatingMultiplication' has 7 connections declared, but only 4 given [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'TeylorTerm__parameterized3' (11#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TeylorAcrsin' (12#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'NEXYS4_DDR' (13#1) [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sv:24]
WARNING: [Synth 8-3331] design FloatingMultiplication has unconnected port overflow
WARNING: [Synth 8-3331] design FloatingMultiplication has unconnected port underflow
WARNING: [Synth 8-3331] design FloatingMultiplication has unconnected port exception
WARNING: [Synth 8-3331] design FloatingMultiplication has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.465 ; gain = 219.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.465 ; gain = 219.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.465 ; gain = 219.551
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/.Xil/Vivado-15364-DESKTOP-181Q9KE/sys_clk/sys_clk.dcp' for cell 'sys_clk'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'sys_clk/inst'
Finished Parsing XDC File [c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'sys_clk/inst'
Parsing XDC File [c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'sys_clk/inst'
Finished Parsing XDC File [c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'sys_clk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEXYS4_DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEXYS4_DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.xdc]
Finished Parsing XDC File [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1497.520 ; gain = 417.605
48 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.520 ; gain = 517.195
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TeylorAcrsin
WARNING: [VRFC 10-3248] data object 'step_2_terms_sum_1' is already declared [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:131]
ERROR: [VRFC 10-3703] second declaration of 'step_2_terms_sum_1' ignored [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:131]
INFO: [VRFC 10-2458] undeclared symbol step_2_terms_sum_2, assumed default net type wire [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:138]
ERROR: [VRFC 10-2865] module 'TeylorAcrsin' ignored due to previous errors [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.496 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TeylorAcrsin
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exception' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exception' [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:138]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:125]
ERROR: [VRFC 10-3823] variable 'step_2_terms_sum_1' might have multiple concurrent drivers [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:137]
ERROR: [VRFC 10-3823] variable 'step_2_terms_sum_2' might have multiple concurrent drivers [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv:138]
WARNING: [VRFC 10-3283] element index 1 into 'x_value' is out of bounds [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.496 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TeylorAcrsin
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-3283] element index 1 into 'x_value' is out of bounds [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/MyStudy/AntonovLabi/activecore/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.FloatingMultiplication
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=0)
Compiling module xil_defaultlib.TeylorTerm_default
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=2)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=3)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=4)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=5)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=6)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=7)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.FloatingAddSub
Compiling module xil_defaultlib.TeylorAcrsin
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1521.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception5 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.809 ; gain = 42.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1563.809 ; gain = 42.117
run 10 us
UDM WR32: addr: 0x800000ff, data: 0x3f000000
UDM RD32: addr: 0x80000f00, data: 0x3f0605ca
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.840 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-3283] element index 1 into 'x_value' is out of bounds [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception5 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1653.840 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
UDM WR32: addr: 0x800000ff, data: 0x3f000000
UDM RD32: addr: 0x80000f00, data: 0x3f0605ca
run 10 us
### TEST PROCEDURE FINISHED ###
$stop called at time : 14235 ns : File "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/tb/tb.sv" Line 127
add_wave {{/tb/DUT/teylor_arcsin}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2083.391 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-3283] element index 1 into 'x_value' is out of bounds [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception5 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2083.391 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
UDM WR32: addr: 0x800000ff, data: 0x3f000000
UDM RD32: addr: 0x80000f00, data: 0x3f0605ca
run 10 us
### TEST PROCEDURE FINISHED ###
$stop called at time : 14235 ns : File "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/tb/tb.sv" Line 127
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2083.391 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorAcrsin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TeylorAcrsin
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-3283] element index 1 into 'x_value' is out of bounds [C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorTerm.sv:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/MyStudy/AntonovLabi/activecore/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/AntonovLabi/activecore/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 151. Module FloatingAddSub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.v" Line 1. Module priority_encoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.FloatingMultiplication
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=0)
Compiling module xil_defaultlib.TeylorTerm_default
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=2)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=3)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=4)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=5)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=6)
Compiling module xil_defaultlib.TeylorTerm(TERM_INDEX=7)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.FloatingAddSub
Compiling module xil_defaultlib.TeylorAcrsin
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2083.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_result_4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/y4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_1_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_2_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_3_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception3 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_4_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception4 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/term_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_1 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_input_2 was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/stage_5_result was not found in the design.
WARNING: Simulation object /tb/DUT/teylor_arcsin/exception5 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2083.391 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2083.391 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
UDM WR32: addr: 0x800000ff, data: 0x3f000000
UDM RD32: addr: 0x80000f00, data: 0x3f0605ca
save_wave_config {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
current_wave_config {tb_behav.wcfg}
C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
current_wave_config {tb_behav.wcfg}
C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
add_wave {{/tb/DUT/teylor_arcsin}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 22 09:44:49 2024] Launched synth_1...
Run output will be captured here: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.391 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Mon Jan 22 09:47:30 2024] Launched impl_1...
Run output will be captured here: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/runme.log
save_wave_config {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg}
open_run impl_1
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 2440.180 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 2440.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2440.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2532.926 ; gain = 449.535
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
