
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24298 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.277 ; gain = 83.828 ; free physical = 10424 ; free virtual = 21910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:47]
WARNING: [Synth 8-614] signal 'a_new' is read in the process but is not in the sensitivity list [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:56]
WARNING: [Synth 8-614] signal 'b_new' is read in the process but is not in the sensitivity list [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:56]
WARNING: [Synth 8-614] signal 'Value' is read in the process but is not in the sensitivity list [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:56]
WARNING: [Synth 8-3848] Net N in module/entity ALU does not have driver. [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:41]
WARNING: [Synth 8-3848] Net Z in module/entity ALU does not have driver. [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:47]
WARNING: [Synth 8-3917] design ALU has port O driven by constant 0
WARNING: [Synth 8-3331] design ALU has unconnected port N
WARNING: [Synth 8-3331] design ALU has unconnected port Z
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.902 ; gain = 128.453 ; free physical = 10437 ; free virtual = 21923
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.902 ; gain = 128.453 ; free physical = 10436 ; free virtual = 21922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.902 ; gain = 128.453 ; free physical = 10436 ; free virtual = 21922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/constrs_1/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1585.301 ; gain = 1.000 ; free physical = 10190 ; free virtual = 21677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1585.301 ; gain = 413.852 ; free physical = 10268 ; free virtual = 21754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1585.301 ; gain = 413.852 ; free physical = 10268 ; free virtual = 21754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1585.301 ; gain = 413.852 ; free physical = 10269 ; free virtual = 21756
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Value_reg' and it is trimmed from '9' to '8' bits. [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'Value_reg' [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'flagC_reg' [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'b_new_reg' [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'a_new_reg' [/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.srcs/sources_1/new/ALU.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.301 ; gain = 413.852 ; free physical = 10260 ; free virtual = 21747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ALU has port O driven by constant 0
WARNING: [Synth 8-3331] design ALU has unconnected port N
WARNING: [Synth 8-3331] design ALU has unconnected port Z
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.301 ; gain = 413.852 ; free physical = 10249 ; free virtual = 21737
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT2   |     8|
|3     |LUT3   |     1|
|4     |LD     |    25|
|5     |IBUF   |    19|
|6     |OBUF   |    10|
|7     |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.285 ; gain = 417.836 ; free physical = 10126 ; free virtual = 21614
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.285 ; gain = 132.438 ; free physical = 10179 ; free virtual = 21668
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1589.293 ; gain = 417.836 ; free physical = 10189 ; free virtual = 21677
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1605.285 ; gain = 445.461 ; free physical = 10176 ; free virtual = 21664
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/organist/Documents/Projet_SI/Architecture Materiel/Projet_SI/Projet_SI.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1605.285 ; gain = 0.000 ; free physical = 10177 ; free virtual = 21665
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 12:11:53 2022...
