From 4bb14215a2bc5e56862949fdf7cbeb46b7fbe760 Mon Sep 17 00:00:00 2001
From: Grey Li <grey.li@rock-chips.com>
Date: Mon, 9 Dec 2019 15:37:45 +0800
Subject: [PATCH] ARM: dts: rockchip: rk322x: add reset group for video codec

Change-Id: I875bb150095c6f68856896ea903296bf2f7a65ee
Signed-off-by: Grey Li <grey.li@rock-chips.com>
---
 arch/arm/boot/dts/rk322x.dtsi | 8 ++++++--
 1 file changed, 6 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/rk322x.dtsi b/arch/arm/boot/dts/rk322x.dtsi
index 427d3ada666d..2424a9f4f7a7 100644
--- a/arch/arm/boot/dts/rk322x.dtsi
+++ b/arch/arm/boot/dts/rk322x.dtsi
@@ -816,6 +816,7 @@
 	mpp_srv: mpp-srv {
 		compatible = "rockchip,mpp-service";
 		rockchip,taskqueue-count = <2>;
+		rockchip,resetgroup-count = <2>;
 		status = "disabled";
 	};
 
@@ -827,11 +828,12 @@
 		clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>;
 		clock-names = "aclk_vcodec", "hclk_vcodec";
 		resets = <&cru SRST_VPU_A>, <&cru SRST_VPU_H>;
-		reset-names = "video_a", "video_h";
+		reset-names = "shared_video_a", "shared_video_h";
 		iommus = <&vpu_mmu>;
 		power-domains = <&power RK3228_PD_VPU>;
 		rockchip,srv = <&mpp_srv>;
 		rockchip,taskqueue-node = <0>;
+		rockchip,resetgroup-node = <0>;
 		status = "disabled";
 	};
 
@@ -843,11 +845,12 @@
 		clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>;
 		clock-names = "aclk_vcodec", "hclk_vcodec";
 		resets = <&cru SRST_VPU_A>, <&cru SRST_VPU_H>;
-		reset-names = "video_a", "video_h";
+		reset-names = "shared_video_a", "shared_video_h";
 		iommus = <&vpu_mmu>;
 		power-domains = <&power RK3228_PD_VPU>;
 		rockchip,srv = <&mpp_srv>;
 		rockchip,taskqueue-node = <0>;
+		rockchip,resetgroup-node = <0>;
 		status = "disabled";
 	};
 
@@ -881,6 +884,7 @@
 		power-domains = <&power RK3228_PD_RKVDEC>;
 		rockchip,srv = <&mpp_srv>;
 		rockchip,taskqueue-node = <1>;
+		rockchip,resetgroup-node = <1>;
 		operating-points-v2 = <&rkvdec_opp_table>;
 		#cooling-cells = <2>;
 		status = "disabled";
-- 
2.35.3

