<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 18 17:13:11 2020" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys_video:part0:1.1" DEVICE="7a200t" NAME="bd_929b" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="s_axi_lite_resetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_lite_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_ARESETN"/>
        <CONNECTION INSTANCE="mac" PORT="s_axi_resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_clk" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_shift_ram_0" PORT="CLK"/>
        <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
        <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_ACLK"/>
        <CONNECTION INSTANCE="mac" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="mac_mac_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac" PORT="mac_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_clk" SIGIS="clk" SIGNAME="External_Ports_axis_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_RXS_ACLK"/>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_RXD_ACLK"/>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_TXC_ACLK"/>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_TXD_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_txd_arstn" SIGIS="rst" SIGNAME="External_Ports_axi_txd_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_TXD_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_txc_arstn" SIGIS="rst" SIGNAME="External_Ports_axi_txc_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_TXC_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_rxd_arstn" SIGIS="rst" SIGNAME="External_Ports_axi_rxd_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_RXD_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_rxs_arstn" SIGIS="rst" SIGNAME="External_Ports_axi_rxs_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="AXI_STR_RXS_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="eth_buf_INTERRUPT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="eth_buf" PORT="INTERRUPT"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="External_Ports_gtx_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac" PORT="gtx_clk"/>
        <CONNECTION INSTANCE="eth_buf" PORT="GTX_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="phy_rst_n" RIGHT="0" SIGIS="rst" SIGNAME="c_shift_ram_0_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="c_shift_ram_0" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="External_Ports_ref_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac" PORT="refclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk90_out" SIGIS="clk" SIGNAME="mac_gtx_clk90_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac" PORT="gtx_clk90_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk_out" SIGIS="clk" SIGNAME="mac_gtx_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mac" PORT="gtx_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_txc_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="s_axis_txc_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_txc_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_txc_tready" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_txc_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="s_axis_txd_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="s_axis_txd_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_txd_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="s_axis_txd_tready" SIGIS="undef"/>
    <PORT DIR="I" NAME="s_axis_txd_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="m_axis_rxd_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="m_axis_rxd_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rxd_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="m_axis_rxd_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rxd_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="m_axis_rxs_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="m_axis_rxs_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rxs_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="m_axis_rxs_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="m_axis_rxs_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rgmii_rxc" SIGIS="clk"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rgmii_txc" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="mdio_mdc" SIGIS="clk"/>
    <PORT DIR="I" NAME="mdio_mdio_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_mdio_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_mdio_t" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="eth_buf" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="eth_buf"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_txd" NAME="s_axis_txd" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txd_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txd_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txd_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txd_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txd_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_txc" NAME="s_axis_txc" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txc_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txc_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txc_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txc_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txc_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="eth_buf_AXI_STR_RXD" NAME="m_axis_rxd" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxd_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxd_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxd_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxd_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxd_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="eth_buf_AXI_STR_RXS" NAME="m_axis_rxs" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxs_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxs_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxs_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxs_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxs_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mac_mdio_internal" NAME="mdio" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_mdc"/>
        <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_mdio_i"/>
        <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_mdio_o"/>
        <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_mdio_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mac_rgmii" NAME="rgmii" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_rd"/>
        <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_rx_ctl"/>
        <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_rxc"/>
        <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_td"/>
        <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_tx_ctl"/>
        <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_txc"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1100000000000000000000"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1100000000000000000000"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="1"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="24"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="true"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="300000"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="true"/>
        <PARAMETER NAME="Threshold_Value" VALUE="300000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="THRESH0" SIGIS="data" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Q" RIGHT="0" SIGIS="data"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/c_shift_ram_0" HWVERSION="12.0" INSTANCE="c_shift_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_c_shift_ram_0_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phy_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/eth_buf" HWVERSION="2.0" INSTANCE="eth_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet_buffer" VLNV="xilinx.com:ip:axi_ethernet_buffer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v6_2;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_TXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TEMAC_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_RXMEM" VALUE="4096"/>
        <PARAMETER NAME="C_TXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_RXCSUM" VALUE="0"/>
        <PARAMETER NAME="C_PHYADDR" VALUE="1"/>
        <PARAMETER NAME="C_AVB" VALUE="0"/>
        <PARAMETER NAME="C_STATS" VALUE="1"/>
        <PARAMETER NAME="C_PHY_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_TXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TRAN" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_RXVLAN_STRP" VALUE="0"/>
        <PARAMETER NAME="C_MCAST_EXTEND" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_1588" VALUE="0"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PHY_RST_COUNT" VALUE="500"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_eth_buf_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="phy_reset_out"/>
        <PARAMETER NAME="HAS_SGMII" VALUE="false"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="enable_1588" VALUE="0"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="0"/>
        <PARAMETER NAME="phy_rst_count" VALUE="500"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="eth_buf_INTERRUPT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_s_axi_lite_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="17" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_CLIENT_AUTONEG_INT" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="EMAC_RESET_DONE_INT" SIGIS="undef"/>
        <PORT DIR="I" NAME="EMAC_RX_DCM_LOCKED_INT" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="PCSPMA_STATUS_VECTOR" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXD_ACLK" SIGIS="clk" SIGNAME="External_Ports_axis_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_ARESETN" SIGIS="rst" SIGNAME="External_Ports_axi_txd_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_txd_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXD_TVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="AXI_STR_TXD_TREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="AXI_STR_TXD_TLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXD_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXD_TDATA" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_TXC_ACLK" SIGIS="clk" SIGNAME="External_Ports_axis_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_ARESETN" SIGIS="rst" SIGNAME="External_Ports_axi_txc_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_txc_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_TXC_TVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="AXI_STR_TXC_TREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="AXI_STR_TXC_TLAST" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="AXI_STR_TXC_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="AXI_STR_TXC_TDATA" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXD_ACLK" SIGIS="clk" SIGNAME="External_Ports_axis_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXD_ARESETN" SIGIS="rst" SIGNAME="External_Ports_axi_rxd_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_rxd_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXD_VALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="AXI_STR_RXD_READY" SIGIS="undef"/>
        <PORT DIR="O" NAME="AXI_STR_RXD_LAST" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXD_KEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXD_DATA" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_STR_RXS_ACLK" SIGIS="clk" SIGNAME="External_Ports_axis_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_STR_RXS_ARESETN" SIGIS="rst" SIGNAME="External_Ports_axi_rxs_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_rxs_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_STR_RXS_VALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="AXI_STR_RXS_READY" SIGIS="undef"/>
        <PORT DIR="O" NAME="AXI_STR_RXS_LAST" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="AXI_STR_RXS_KEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="AXI_STR_RXS_DATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="pause_req" SIGIS="undef" SIGNAME="eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="pause_val" RIGHT="31" SIGIS="undef" SIGNAME="eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_AWVALID" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_AWREADY" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_2TEMAC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_WVALID" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_WREADY" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_BVALID" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_BREADY" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI_2TEMAC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_ARVALID" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_ARREADY" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_2TEMAC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_2TEMAC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_2TEMAC_RVALID" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_2TEMAC_RREADY" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_CLK_ENABLE_IN" SIGIS="ce" SIGNAME="mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_reset" SIGIS="rst" SIGNAME="mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="tx_ifg_delay" RIGHT="31" SIGIS="undef" SIGNAME="eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_reset" SIGIS="rst" SIGNAME="mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="speed_is_10_100" SIGIS="undef" SIGNAME="mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="speedis10100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESET2PCSPMA" SIGIS="rst"/>
        <PORT DIR="O" NAME="RESET2TEMACn" SIGIS="rst" SIGNAME="eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mac" PORT="glbl_rstn"/>
            <CONNECTION INSTANCE="mac" PORT="tx_axi_rstn"/>
            <CONNECTION INSTANCE="mac" PORT="rx_axi_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PHY_RST_N" SIGIS="rst"/>
        <PORT DIR="I" NAME="mdio_i_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t_top" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc_top" SIGIS="clk"/>
        <PORT DIR="I" NAME="mdio_t_pcspma" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_pcspma" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_i_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_o_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_t_temac" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdc_temac" SIGIS="clk"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="GTX_CLK" SIGIS="clk" SIGNAME="External_Ports_gtx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtx_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_S_AXI_2TEMAC" DATAWIDTH="32" NAME="S_AXI_2TEMAC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_2TEMAC_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_2TEMAC_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_2TEMAC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_2TEMAC_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_2TEMAC_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_2TEMAC_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_2TEMAC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_2TEMAC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_2TEMAC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_2TEMAC_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_2TEMAC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_2TEMAC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_2TEMAC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_2TEMAC_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_2TEMAC_WREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_2TEMAC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_txc" NAME="AXI_STR_TXC" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AXI_STR_TXC_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="AXI_STR_TXC_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="AXI_STR_TXC_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AXI_STR_TXC_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AXI_STR_TXC_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_txd" NAME="AXI_STR_TXD" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AXI_STR_TXD_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="AXI_STR_TXD_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="AXI_STR_TXD_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AXI_STR_TXD_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AXI_STR_TXD_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_m_axis_rx" NAME="RX_AXIS_MAC" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/mac/rx_mac_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_TX_AXIS_MAC" NAME="TX_AXIS_MAC" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_AXI_STR_RXD" NAME="AXI_STR_RXD" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AXI_STR_RXD_DATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="AXI_STR_RXD_KEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="AXI_STR_RXD_LAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AXI_STR_RXD_READY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AXI_STR_RXD_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_AXI_STR_RXS" NAME="AXI_STR_RXS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AXI_STR_RXS_DATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="AXI_STR_RXS_KEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="AXI_STR_RXS_LAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AXI_STR_RXS_READY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AXI_STR_RXS_VALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_temac" TYPE="TARGET" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdc_temac"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_i_temac"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_o_temac"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_t_temac"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="mdio_to_top" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdc_top"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_i_top"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_o_top"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_t_top"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="mac" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_2TEMAC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mac"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/mac" HWVERSION="9.0" INSTANCE="mac" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tri_mode_ethernet_mac" VLNV="xilinx.com:ip:tri_mode_ethernet_mac:9.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=tri_mode_ethernet_mac;v=v9_0;d=pg051-tri-mode-eth-mac.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="bd_929b_mac_0"/>
        <PARAMETER NAME="c_physical_interface" VALUE="RGMII"/>
        <PARAMETER NAME="c_half_duplex" VALUE="false"/>
        <PARAMETER NAME="c_has_host" VALUE="true"/>
        <PARAMETER NAME="c_has_mdio" VALUE="true"/>
        <PARAMETER NAME="c_mdio_external" VALUE="false"/>
        <PARAMETER NAME="c_axilite_freq" VALUE="150.00"/>
        <PARAMETER NAME="c_add_filter" VALUE="true"/>
        <PARAMETER NAME="c_at_entries" VALUE="4"/>
        <PARAMETER NAME="c_family" VALUE="artix7"/>
        <PARAMETER NAME="c_mac_speed" VALUE="TRI_SPEED"/>
        <PARAMETER NAME="c_int_clk_src" VALUE="User_Clk2"/>
        <PARAMETER NAME="c_int_mode_type" VALUE="BASEX"/>
        <PARAMETER NAME="c_has_stats" VALUE="true"/>
        <PARAMETER NAME="c_num_stats" VALUE="34"/>
        <PARAMETER NAME="c_cntr_rst" VALUE="false"/>
        <PARAMETER NAME="c_stats_width" VALUE="64"/>
        <PARAMETER NAME="c_avb" VALUE="false"/>
        <PARAMETER NAME="c_1588" VALUE="0"/>
        <PARAMETER NAME="c_tx_inband_cf_enable" VALUE="false"/>
        <PARAMETER NAME="c_rx_inband_ts_enable" VALUE="false"/>
        <PARAMETER NAME="c_tx_tuser_width" VALUE="1"/>
        <PARAMETER NAME="c_rx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_tx_vec_width" VALUE="79"/>
        <PARAMETER NAME="c_addr_width" VALUE="12"/>
        <PARAMETER NAME="c_pfc" VALUE="false"/>
        <PARAMETER NAME="c_mii_io" VALUE="true"/>
        <PARAMETER NAME="c_data_rate" VALUE="1_Gbps"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_mac_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="TRUE"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="eth_rgmii"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="eth_mdio_mdc"/>
        <PARAMETER NAME="Data_Rate" VALUE="1_Gbps"/>
        <PARAMETER NAME="Physical_Interface" VALUE="RGMII"/>
        <PARAMETER NAME="MAC_Speed" VALUE="Tri_speed"/>
        <PARAMETER NAME="Int_Clk_Src" VALUE="user_clk2"/>
        <PARAMETER NAME="Int_Mode_Type" VALUE="BASEX"/>
        <PARAMETER NAME="Half_Duplex" VALUE="false"/>
        <PARAMETER NAME="Management_Interface" VALUE="true"/>
        <PARAMETER NAME="Management_Frequency" VALUE="150.00"/>
        <PARAMETER NAME="Enable_MDIO" VALUE="true"/>
        <PARAMETER NAME="Make_MDIO_External" VALUE="false"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="MII_IO" VALUE="true"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="Time_of_day"/>
        <PARAMETER NAME="TX_Inband_CF_Enable" VALUE="false"/>
        <PARAMETER NAME="RX_Inband_TS_Enable" VALUE="false"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="Enable_Priority_Flow_Control" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_lite_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_resetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_lite_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="External_Ports_gtx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk_out" SIGIS="clk" SIGNAME="mac_gtx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtx_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk90_out" SIGIS="clk" SIGNAME="mac_gtx_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtx_clk90_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="glbl_rstn" SIGIS="rst" SIGNAME="eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_axi_rstn" SIGIS="rst" SIGNAME="eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axi_rstn" SIGIS="rst" SIGNAME="eth_buf_RESET2TEMACn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="RESET2TEMACn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="rx_statistics_vector" RIGHT="0" SIGIS="undef" SIGNAME="mac_rx_statistics_vector">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_statistics_vector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_statistics_valid" SIGIS="undef" SIGNAME="mac_rx_statistics_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_statistics_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="rx_mac_aclk" SIGIS="clk" SIGNAME="mac_rx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_reset" SIGIS="rst" SIGNAME="mac_rx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_enable" SIGIS="ce" SIGNAME="mac_rx_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="RX_CLK_ENABLE_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rx_axis_filter_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tvalid" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tlast" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_axis_mac_tuser" SIGIS="undef" SIGNAME="eth_buf_rx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="rx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_ifg_delay" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_tx_ifg_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_ifg_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_statistics_vector" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_statistics_valid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="tx_mac_aclk" SIGIS="clk" SIGNAME="mac_tx_mac_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_mac_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_reset" SIGIS="rst" SIGNAME="mac_tx_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_enable" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="tx_axis_mac_tdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_axis_mac_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tvalid" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_axis_mac_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_axis_mac_tlast" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_axis_mac_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tx_axis_mac_tuser" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_axis_mac_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_axis_mac_tready" SIGIS="undef" SIGNAME="eth_buf_tx_axis_mac_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="tx_axis_mac_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pause_req" SIGIS="undef" SIGNAME="eth_buf_pause_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="pause_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pause_val" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_pause_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="pause_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="refclk" SIGIS="clk" SIGNAME="External_Ports_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="speedis100" SIGIS="undef"/>
        <PORT DIR="O" NAME="speedis10100" SIGIS="undef" SIGNAME="mac_speedis10100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="speed_is_10_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rgmii_txd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="clk"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rxd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="clk"/>
        <PORT DIR="O" NAME="inband_link_status" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="inband_clock_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="inband_duplex_status" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdc" SIGIS="clk"/>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="eth_buf_S_AXI_2TEMAC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="eth_buf" PORT="S_AXI_2TEMAC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="mac_mac_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mac_irq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mac_rgmii" NAME="rgmii" TYPE="INITIATOR" VLNV="xilinx.com:interface:rgmii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_rxd"/>
            <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_rxc"/>
            <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_txd"/>
            <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rgmii_status" TYPE="INITIATOR" VLNV="xilinx.com:display_tri_mode_ethernet_mac:rgmii_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="duplex_status" PHYSICAL="inband_duplex_status"/>
            <PORTMAP LOGICAL="link_speed" PHYSICAL="inband_clock_speed"/>
            <PORTMAP LOGICAL="link_status" PHYSICAL="inband_link_status"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_mdio_internal" NAME="mdio_internal" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_i"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_o"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_TX_AXIS_MAC" NAME="s_axis_tx" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_axis_mac_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="tx_axis_mac_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_axis_mac_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="tx_axis_mac_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mac_m_axis_rx" NAME="m_axis_rx" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/mac/rx_mac_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="rx_axis_mac_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="rx_axis_mac_tlast"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="rx_axis_mac_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="rx_axis_mac_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_pause" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="pause_val"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="pause_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="eth_buf_S_AXI_2TEMAC" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_statistics" TYPE="INITIATOR" VLNV="xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="statistics_data" PHYSICAL="tx_statistics_vector"/>
            <PORTMAP LOGICAL="statistics_valid" PHYSICAL="tx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="rx_statistics" TYPE="INITIATOR" VLNV="xilinx.com:display_tri_mode_ethernet_mac:statistics:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="statistics_data" PHYSICAL="rx_statistics_vector"/>
            <PORTMAP LOGICAL="statistics_valid" PHYSICAL="rx_statistics_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_s_axi_lite_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_lite_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="SCLR"/>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_929b_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
