{
	"design__io": 39,
	"design__die__area": 6064.44,
	"design__core__area": 3238.7,
	"design__instance__count": 203,
	"design__instance__area": 2442.18,
	"design__instance__count__stdcell": 203,
	"design__instance__area__stdcell": 2442.18,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.754062,
	"design__instance__utilization__stdcell": 0.754062,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"design__instance__count__class:timing_repair_buffer": 26,
	"design__instance__area__class:timing_repair_buffer": 328.406,
	"design__instance__count__class:inverter": 15,
	"design__instance__area__class:inverter": 97.9776,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 442.714,
	"design__instance__count__class:multi_input_combinational_cell": 153,
	"design__instance__area__class:multi_input_combinational_cell": 1573.08,
	"design__instance__count": 203,
	"design__instance__area": 2442.18,
	"design__io": 39,
	"design__die__area": 6064.44,
	"design__core__area": 3238.7,
	"design__instance__count": 203,
	"design__instance__area": 2442.18,
	"design__instance__count__stdcell": 203,
	"design__instance__area__stdcell": 2442.18,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.754062,
	"design__instance__utilization__stdcell": 0.754062,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"flow__warnings__count": 4,
	"flow__errors__count": 0
}