<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>color_detect</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>115</Best-caseLatency>
            <Average-caseLatency>4147281</Average-caseLatency>
            <Worst-caseLatency>8328075</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>15.136 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>30.394 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>88</min>
                    <max>8328014</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>88</Interval-min>
            <Interval-max>8328014</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>37</BRAM_18K>
            <DSP>12</DSP>
            <FF>12281</FF>
            <LUT>18634</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>color_detect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>color_detect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>color_detect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>color_detect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>color_detect</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc31_U0</InstName>
                    <ModuleName>entry_proc31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                </Instance>
                <Instance>
                    <InstName>Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0</InstName>
                    <ModuleName>Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>233</ID>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_32_9_2160_3840_1_U0</InstName>
                    <ModuleName>Array2xfMat_32_9_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>239</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_82</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_1_U0</InstName>
                                    <ModuleName>addrbound_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>mul_mul_16ns_16ns_29_4_1_U5 ret_fu_103_p2 add_ln587_fu_109_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Axi2Mat_Block_split35_proc_U0</InstName>
                                    <ModuleName>Axi2Mat_Block_split35_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>109</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_62</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_MMIterInLoop1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>62</ID>
                                            <BindInstances>i_V_4_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>124</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc28_U0</InstName>
                                            <ModuleName>entry_proc28</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>62</ID>
                                                    <BindInstances>add_ln1013_fu_216_p2 sub_ln1033_fu_313_p2 grp_fu_174_p2 sub_ln674_4_fu_438_p2 sub_ln674_5_fu_442_p2 sub_ln674_6_fu_447_p2 sub_ln674_7_fu_471_p2 rem_2_fu_333_p2 grp_fu_174_p2 add_ln674_fu_497_p2 grp_fu_179_p2 grp_fu_179_p2 sub_ln674_2_fu_522_p2 sub_ln414_fu_630_p2 add_ln1030_fu_374_p2 sub_ln674_3_fu_388_p2 add_ln674_1_fu_394_p2 sub_ln414_1_fu_557_p2 sub_ln414_2_fu_573_p2 rem_1_fu_414_p2 sub_ln674_8_fu_730_p2 add_ln1045_fu_241_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_2_1_U35 sub_fu_89_p2 sub4_fu_95_p2 sub31_fu_102_p2 add_ln1033_fu_109_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U cols_c_U rows_c_U ldata_U axibound_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>bgr2hsv_9_2160_3840_1_U0</InstName>
                    <ModuleName>bgr2hsv_9_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_fu_50</InstName>
                            <ModuleName>bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>50</ID>
                            <BindInstances>add_ln128_fu_221_p2 ret_38_fu_262_p2 add_ln1540_fu_268_p2 v_3_fu_283_p2 ret_39_fu_309_p2 ret_fu_315_p2 v_fu_335_p2 ret_40_fu_288_p2 vmin_V_fu_326_p2 ret_41_fu_346_p2 add_ln229_fu_363_p2 add_ln229_1_fu_368_p2 sub_ln229_fu_373_p2 diff_V_fu_378_p2 mac_muladd_20s_8ns_12ns_20_4_1_U67 mac_muladd_20s_8ns_12ns_20_4_1_U67 ret_42_fu_399_p2 ret_36_fu_403_p2 add_ln157_fu_464_p2 ret_37_fu_407_p2 add_ln157_1_fu_507_p2 add_ln157_2_fu_523_p2 ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68 ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68 ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68 add_ln161_fu_586_p2 xf_cv_icvSaturate8u_cv_U void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32ns_32ns_64_2_1_U77</BindInstances>
                </Instance>
                <Instance>
                    <InstName>colorthresholding_9_0_3_2160_3840_1_U0</InstName>
                    <ModuleName>colorthresholding_9_0_3_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>265</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc30_U0</InstName>
                            <ModuleName>entry_proc30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                        </Instance>
                        <Instance>
                            <InstName>colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0</InstName>
                            <ModuleName>colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>110</ID>
                            <BindInstances>add_ln138_fu_245_p2 add_ln144_fu_258_p2 add_ln145_fu_305_p2 add_ln145_1_fu_314_p2 add_ln146_fu_339_p2 add_ln146_1_fu_349_p2 add_ln147_fu_274_p2 add_ln148_fu_325_p2 add_ln149_fu_360_p2 add_ln150_fu_289_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>colorthresholding_9_0_3_2160_3840_1_Block_split2_proc_U0</InstName>
                            <ModuleName>colorthresholding_9_0_3_2160_3840_1_Block_split2_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                        </Instance>
                        <Instance>
                            <InstName>xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0</InstName>
                            <ModuleName>xFInRange_9_0_2160_3840_15_0_1_9_1_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xFInRange_9_0_2160_3840_15_0_1_9_1_3_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_96_2_fu_180</InstName>
                                    <ModuleName>xFInRange_9_0_2160_3840_15_0_1_9_1_3_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_96_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>180</ID>
                                    <BindInstances>add_ln92_fu_239_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_16ns_16ns_32_4_1_U132</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>p_src_mat_cols_c_U p_src_mat_rows_c_U p_loc_0_loc_channel_U p_loc1_0_loc_channel_U p_loc2_0_loc_channel_U p_loc3_0_loc_channel_U p_loc4_0_loc_channel_U p_loc5_0_loc_channel_U p_loc6_0_loc_channel_U p_loc7_0_loc_channel_U p_loc8_0_loc_channel_U p_loc9_0_loc_channel_U p_loc10_0_loc_channel_U p_loc11_0_loc_channel_U p_loc12_0_loc_channel_U p_loc13_0_loc_channel_U p_loc14_0_loc_channel_U p_loc15_0_loc_channel_U p_loc16_0_loc_channel_U p_loc17_0_loc_channel_U low_th_0_U low_th_0_1_U low_th_0_2_U low_th_1_U low_th_1_1_U low_th_1_2_U low_th_2_U low_th_2_1_U low_th_2_2_U high_th_0_U high_th_0_1_U high_th_0_2_U high_th_1_U high_th_1_1_U high_th_1_2_U high_th_2_U high_th_2_1_U high_th_2_2_U img_height_loc_channel_U img_width_loc_channel_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>erode_0_0_2160_3840_0_3_3_1_1_U0</InstName>
                    <ModuleName>erode_0_0_2160_3840_0_3_3_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_32</InstName>
                            <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1_fu_96</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>init_row_ind_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2_fu_103</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <BindInstances>add_ln885_fu_101_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3_fu_111</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                    <BindInstances>add_ln885_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>306</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_312</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>312</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_318</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>318</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_V_2_fu_376_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_V_U buf_V_1_U buf_V_2_U op2_assign_fu_147_p2 add_ln1810_fu_153_p2 row_V_3_fu_197_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>dilate_0_0_2160_3840_0_3_3_1_1_U0</InstName>
                    <ModuleName>dilate_0_0_2160_3840_0_3_3_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>287</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_32</InstName>
                            <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_259_1_fu_96</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_259_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>init_row_ind_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_274_2_fu_103</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_274_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <BindInstances>add_ln885_fu_101_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_291_3_fu_111</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_291_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                    <BindInstances>add_ln885_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>306</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_312</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>312</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_318</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>318</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_V_4_fu_376_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_V_U buf_V_3_U buf_V_4_U op2_assign_fu_147_p2 add_ln1810_fu_153_p2 row_V_5_fu_197_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>dilate_0_0_2160_3840_0_3_3_1_1_1_U0</InstName>
                    <ModuleName>dilate_0_0_2160_3840_0_3_3_1_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>295</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_s_fu_32</InstName>
                            <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_259_1_fu_96</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_259_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>init_row_ind_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_274_2_fu_103</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_274_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <BindInstances>add_ln885_fu_101_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_291_3_fu_111</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_291_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                    <BindInstances>add_ln885_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</InstName>
                                    <ModuleName>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>306</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_312</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>312</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_318</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>318</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_V_4_fu_376_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_V_U buf_V_3_U buf_V_4_U op2_assign_fu_147_p2 add_ln1810_fu_153_p2 row_V_5_fu_197_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>erode_0_0_2160_3840_0_3_3_1_1_1_U0</InstName>
                    <ModuleName>erode_0_0_2160_3840_0_3_3_1_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_s_fu_32</InstName>
                            <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1_fu_96</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>init_row_ind_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2_fu_103</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <BindInstances>add_ln885_fu_101_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3_fu_111</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                    <BindInstances>add_ln885_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</InstName>
                                    <ModuleName>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>306</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_312</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>312</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_318</InstName>
                                            <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>318</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>col_V_2_fu_376_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>buf_V_U buf_V_1_U buf_V_2_U op2_assign_fu_147_p2 add_ln1810_fu_153_p2 row_V_3_fu_197_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_8_0_2160_3840_1_1_U0</InstName>
                    <ModuleName>xfMat2Array_8_0_2160_3840_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>311</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_60</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>mul_mul_16ns_16ns_24_4_1_U279</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>104</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>74</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>84</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>89</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>79</ID>
                                                    <BindInstances>add_ln1254_fu_199_p2 sub_ln1277_fu_269_p2 ret_43_fu_321_p2 sub_ln599_fu_342_p2 filled_V_2_fu_291_p2 j_V_1_fu_235_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>op2_assign_fu_106_p2 mul_mul_16ns_16ns_32_4_1_U299</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc29_U0</InstName>
                                    <ModuleName>entry_proc29</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>115</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_split24_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_split24_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>122</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>127</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>67</ID>
                                            <BindInstances>i_V_2_fu_108_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>p_channel_U dout_c_U ldata_U axibound_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>imgInput_cols_c_U imgInput_rows_c_U img_out_c_U imgInput_data_U rgb2hsv_data_U imgHelper1_data_U imgHelper2_data_U imgHelper3_data_U imgHelper4_data_U imgOutput_data_U imgInput_cols_c20_channel_U imgInput_rows_c19_channel_U imgOutput_cols_channel_U imgOutput_rows_channel_U imgHelper4_cols_channel_U imgHelper4_rows_channel_U imgHelper3_cols_channel_U imgHelper3_rows_channel_U imgHelper2_cols_channel_U imgHelper2_rows_channel_U imgHelper1_cols_channel_U imgHelper1_rows_channel_U rgb2hsv_rows_channel_U rgb2hsv_cols_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>450</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.332 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.332 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>55</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_29_4_1_U5" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1539" URAM="0" VARIABLE="mul_ln1539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_103_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1539" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln587_fu_109_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:587" URAM="0" VARIABLE="add_ln587"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat_Block_split35_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_MMIterInLoop1</Name>
            <Loops>
                <MMIterInLoop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>3110403</Average-caseLatency>
                    <Worst-caseLatency>6220803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.367 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.734 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 6220803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoop1>
                        <Name>MMIterInLoop1</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>6220800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 6220801</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 20.734 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoop1" OPTYPE="add" PRAGMA="" RTLNAME="i_V_4_fu_102_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="i_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1555239</Average-caseLatency>
                    <Worst-caseLatency>6220875</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.734 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 6220875</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>200</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>626</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>4147205</Average-caseLatency>
                    <Worst-caseLatency>8294405</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 8294405</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 8294403</Latency>
                        <AbsoluteTimeLatency>13.332 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>687</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2070</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_fu_216_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1013" URAM="0" VARIABLE="add_ln1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1033_fu_313_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1033" URAM="0" VARIABLE="sub_ln1033"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_174_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1033" URAM="0" VARIABLE="sub_ln1033_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_4_fu_438_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_5_fu_442_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_6_fu_447_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_7_fu_471_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_2_fu_333_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1034" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_174_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1026" URAM="0" VARIABLE="sub_ln1026"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_497_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="add_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_179_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_179_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_522_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_fu_630_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1030_fu_374_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1030" URAM="0" VARIABLE="add_ln1030"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln674_3_fu_388_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_1_fu_394_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="add_ln674_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_1_fu_557_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_2_fu_573_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_1_fu_414_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1031" URAM="0" VARIABLE="rem_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_8_fu_730_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1045_fu_241_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1045" URAM="0" VARIABLE="add_ln1045"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>4147208</Average-caseLatency>
                    <Worst-caseLatency>8294408</Worst-caseLatency>
                    <Best-caseRealTimeLatency>29.997 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 8294408</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1008</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2271</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U35" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1011" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_89_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub4_fu_95_p2" SOURCE="" URAM="0" VARIABLE="sub4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub31_fu_102_p2" SOURCE="" URAM="0" VARIABLE="sub31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1033_fu_109_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1033" URAM="0" VARIABLE="add_ln1033"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>4147209</Average-caseLatency>
                    <Worst-caseLatency>8294409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294409</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294409</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1037</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2432</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1070" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1070" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>79</Best-caseLatency>
                    <Average-caseLatency>4147278</Average-caseLatency>
                    <Worst-caseLatency>8294478</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.263 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294409</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294409</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1534</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3416</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1102" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_U" SOURCE="" URAM="0" VARIABLE="axibound_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_32_9_2160_3840_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>4147280</Average-caseLatency>
                    <Worst-caseLatency>8294480</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.646 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81 ~ 8294480</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1542</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3505</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Name>
            <Loops>
                <VITIS_LOOP_128_1_VITIS_LOOP_132_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2073613</Average-caseLatency>
                    <Worst-caseLatency>8294413</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8294413</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_128_1_VITIS_LOOP_132_2>
                        <Name>VITIS_LOOP_128_1_VITIS_LOOP_132_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8294411</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_128_1_VITIS_LOOP_132_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>689</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>809</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_221_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_38_fu_262_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1540_fu_268_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="add_ln1540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="v_3_fu_283_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:147" URAM="0" VARIABLE="v_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_39_fu_309_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_315_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="v_fu_335_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:148" URAM="0" VARIABLE="v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_40_fu_288_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="vmin_V_fu_326_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="vmin_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_41_fu_346_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_363_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_1_fu_368_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="add_ln229_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln229_fu_373_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="diff_V_fu_378_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_20s_8ns_12ns_20_4_1_U67" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="mul_ln1540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_20s_8ns_12ns_20_4_1_U67" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_42_fu_399_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_36_fu_403_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_464_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="ret_37_fu_407_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_507_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157" URAM="0" VARIABLE="add_ln157_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_523_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157" URAM="0" VARIABLE="add_ln157_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:157" URAM="0" VARIABLE="h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158" URAM="0" VARIABLE="mul_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_1_VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_586_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="xf_cv_icvSaturate8u_cv_U" SOURCE="" URAM="0" VARIABLE="xf_cv_icvSaturate8u_cv"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U" SOURCE="" URAM="0" VARIABLE="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U" SOURCE="" URAM="0" VARIABLE="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgr2hsv_9_2160_3840_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>2073617</Average-caseLatency>
                    <Worst-caseLatency>8294417</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 8294417</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>989</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>936</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U77" SOURCE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc30</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc</Name>
            <Loops>
                <VITIS_LOOP_138_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>87</Average-caseLatency>
                    <Worst-caseLatency>87</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>87</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_1>
                        <Name>VITIS_LOOP_138_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>85</Latency>
                        <AbsoluteTimeLatency>0.283 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>984</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1082</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_245_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_258_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_305_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_314_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:145" URAM="0" VARIABLE="add_ln145_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_339_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_349_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:146" URAM="0" VARIABLE="add_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_274_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_325_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_360_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_289_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:150" URAM="0" VARIABLE="add_ln150"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>colorthresholding_9_0_3_2160_3840_1_Block_split2_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>178</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFInRange_9_0_2160_3840_15_0_1_9_1_3_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_96_2</Name>
            <Loops>
                <VITIS_LOOP_92_1_VITIS_LOOP_96_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2073603</Average-caseLatency>
                    <Worst-caseLatency>8294403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8294403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_1_VITIS_LOOP_96_2>
                        <Name>VITIS_LOOP_92_1_VITIS_LOOP_96_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8294401</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_92_1_VITIS_LOOP_96_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>387</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_96_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_239_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:92" URAM="0" VARIABLE="add_ln92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFInRange_9_0_2160_3840_15_0_1_9_1_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>2073607</Average-caseLatency>
                    <Worst-caseLatency>8294407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 8294407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>79</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>447</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U132" SOURCE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>colorthresholding_9_0_3_2160_3840_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>95</Best-caseLatency>
                    <Average-caseLatency>2073696</Average-caseLatency>
                    <Worst-caseLatency>8294496</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.347 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.568 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.272 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>88</min>
                            <max>8294408</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>88 ~ 8294408</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2085</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2923</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_src_mat_cols_c_U" SOURCE="" URAM="0" VARIABLE="p_src_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_src_mat_rows_c_U" SOURCE="" URAM="0" VARIABLE="p_src_mat_rows_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc1_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc1_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc2_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc2_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc3_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc3_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc4_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc4_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc5_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc5_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc6_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc6_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc7_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc7_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc8_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc8_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc9_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc9_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc10_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc10_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc11_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc11_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc12_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc12_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc13_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc13_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc14_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc14_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc15_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc15_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc16_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc16_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc17_0_loc_channel_U" SOURCE="" URAM="0" VARIABLE="p_loc17_0_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_0_U" SOURCE="" URAM="0" VARIABLE="low_th_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_0_1_U" SOURCE="" URAM="0" VARIABLE="low_th_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_0_2_U" SOURCE="" URAM="0" VARIABLE="low_th_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_1_U" SOURCE="" URAM="0" VARIABLE="low_th_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_1_1_U" SOURCE="" URAM="0" VARIABLE="low_th_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_1_2_U" SOURCE="" URAM="0" VARIABLE="low_th_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_2_U" SOURCE="" URAM="0" VARIABLE="low_th_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_2_1_U" SOURCE="" URAM="0" VARIABLE="low_th_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_th_2_2_U" SOURCE="" URAM="0" VARIABLE="low_th_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_0_U" SOURCE="" URAM="0" VARIABLE="high_th_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_0_1_U" SOURCE="" URAM="0" VARIABLE="high_th_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_0_2_U" SOURCE="" URAM="0" VARIABLE="high_th_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_1_U" SOURCE="" URAM="0" VARIABLE="high_th_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_1_1_U" SOURCE="" URAM="0" VARIABLE="high_th_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_1_2_U" SOURCE="" URAM="0" VARIABLE="high_th_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_2_U" SOURCE="" URAM="0" VARIABLE="high_th_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_2_1_U" SOURCE="" URAM="0" VARIABLE="high_th_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_th_2_2_U" SOURCE="" URAM="0" VARIABLE="high_th_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_loc_channel_U" SOURCE="" URAM="0" VARIABLE="img_height_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_loc_channel_U" SOURCE="" URAM="0" VARIABLE="img_width_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_263_1</Name>
            <Loops>
                <VITIS_LOOP_263_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.665 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.665 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_263_1>
                        <Name>VITIS_LOOP_263_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>9.999 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_263_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_68_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:263" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_278_2</Name>
            <Loops>
                <VITIS_LOOP_278_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.230</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1924</Average-caseLatency>
                    <Worst-caseLatency>3844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.413 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.812 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 3844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_278_2>
                        <Name>VITIS_LOOP_278_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 3842</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 12.805 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_278_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_278_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_101_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3</Name>
            <Loops>
                <VITIS_LOOP_295_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.999 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.409 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.809 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_295_3>
                        <Name>VITIS_LOOP_295_3</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 3841</Latency>
                        <AbsoluteTimeLatency>3.333 ns ~ 12.802 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_295_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_295_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_90_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfExtractPixels_1_1_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>1930</Average-caseLatency>
                    <Worst-caseLatency>3850</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.433 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.832 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 3850</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 3848</Latency>
                        <AbsoluteTimeLatency>26.664 ns ~ 12.825 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</Instance>
                            <Instance>src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_312</Instance>
                            <Instance>src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_318</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>553</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>643</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_2_fu_376_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="col_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xferode_2160_3840_1_0_1_0_3841_3_3_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>2090412</Average-caseLatency>
                    <Worst-caseLatency>8328012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.325 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25 ~ 8328012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 8320320</Latency>
                        <AbsoluteTimeLatency>39.996 ns ~ 27.732 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>3852</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>774</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1198</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:255" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_1_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:255" URAM="0" VARIABLE="buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_2_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:255" URAM="0" VARIABLE="buf_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_147_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1810_fu_153_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1810" URAM="0" VARIABLE="add_ln1810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_3_fu_197_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="row_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>erode_0_0_2160_3840_0_3_3_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>2090413</Average-caseLatency>
                    <Worst-caseLatency>8328013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.658 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26 ~ 8328013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>810</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1241</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_259_1</Name>
            <Loops>
                <VITIS_LOOP_259_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.665 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.665 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_259_1>
                        <Name>VITIS_LOOP_259_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>9.999 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_259_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_68_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:259" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_274_2</Name>
            <Loops>
                <VITIS_LOOP_274_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.230</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1924</Average-caseLatency>
                    <Worst-caseLatency>3844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.413 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.812 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 3844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_274_2>
                        <Name>VITIS_LOOP_274_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 3842</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 12.805 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_274_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_274_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_101_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_291_3</Name>
            <Loops>
                <VITIS_LOOP_291_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.999 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.409 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.809 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_291_3>
                        <Name>VITIS_LOOP_291_3</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 3841</Latency>
                        <AbsoluteTimeLatency>3.333 ns ~ 12.802 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_291_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_291_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_90_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>1930</Average-caseLatency>
                    <Worst-caseLatency>3850</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.433 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.832 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 3850</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3841</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 3848</Latency>
                        <AbsoluteTimeLatency>26.664 ns ~ 12.825 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_306</Instance>
                            <Instance>src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_312</Instance>
                            <Instance>src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_318</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>553</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>643</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_4_fu_376_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="col_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfdilate_2160_3840_1_0_1_0_3841_3_3_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>2090412</Average-caseLatency>
                    <Worst-caseLatency>8328012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.325 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25 ~ 8328012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>12 ~ 8320320</Latency>
                        <AbsoluteTimeLatency>39.996 ns ~ 27.732 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12</min>
                                <max>3852</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12 ~ 3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xfdilate_2160_3840_1_0_1_0_3841_3_3_Pipeline_Col_Loop_fu_117</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>774</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1198</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:251" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_3_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:251" URAM="0" VARIABLE="buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_4_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:251" URAM="0" VARIABLE="buf_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_147_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1810_fu_153_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1810" URAM="0" VARIABLE="add_ln1810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_5_fu_197_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="row_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dilate_0_0_2160_3840_0_3_3_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>2090413</Average-caseLatency>
                    <Worst-caseLatency>8328013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.658 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26 ~ 8328013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>810</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1241</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dilate_0_0_2160_3840_0_3_3_1_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>2090413</Average-caseLatency>
                    <Worst-caseLatency>8328013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.658 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26 ~ 8328013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>810</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1241</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>erode_0_0_2160_3840_0_3_3_1_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>2090413</Average-caseLatency>
                    <Worst-caseLatency>8328013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>86.658 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.757 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26 ~ 8328013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>810</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1241</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.752</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.999 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.999 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.999 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_24_4_1_U279" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:321" URAM="0" VARIABLE="mul_ln1539"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_split24_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.405</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>2073603</Average-caseLatency>
                    <Worst-caseLatency>8294403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 8294401</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>416</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1254_fu_199_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1254" URAM="0" VARIABLE="add_ln1254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1277_fu_269_p2" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1277" URAM="0" VARIABLE="sub_ln1277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="ret_43_fu_321_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln599_fu_342_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:599" URAM="0" VARIABLE="sub_ln599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_V_2_fu_291_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="filled_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="j_V_1_fu_235_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="j_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.405</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>2073608</Average-caseLatency>
                    <Worst-caseLatency>8294408</Worst-caseLatency>
                    <Best-caseRealTimeLatency>29.997 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 8294408</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>227</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_106_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U299" SOURCE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.405</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>2073609</Average-caseLatency>
                    <Worst-caseLatency>8294409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294409</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294409</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>256</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>709</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1302" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1302" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4147203</Average-caseLatency>
                    <Worst-caseLatency>8294403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8294400</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 8294401</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 27.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="i_V_2_fu_108_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="i_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>2073638</Average-caseLatency>
                    <Worst-caseLatency>8294474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8294474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>649</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>2073642</Average-caseLatency>
                    <Worst-caseLatency>8294478</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.330 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>8294475</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 8294475</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>653</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1624</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_channel_U" SOURCE="" URAM="0" VARIABLE="p_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE="" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1373" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_U" SOURCE="" URAM="0" VARIABLE="axibound_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_8_0_2160_3840_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>2073644</Average-caseLatency>
                    <Worst-caseLatency>8294480</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.996 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.646 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ 8294480</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>740</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1704</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>color_detect</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>115</Best-caseLatency>
                    <Average-caseLatency>4147281</Average-caseLatency>
                    <Worst-caseLatency>8328075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.136 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.394 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>88</min>
                            <max>8328014</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>88 ~ 8328014</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>37</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12281</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>18634</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_cols_c_U" SOURCE="" URAM="0" VARIABLE="imgInput_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_rows_c_U" SOURCE="" URAM="0" VARIABLE="imgInput_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out_c_U" SOURCE="" URAM="0" VARIABLE="img_out_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:44" URAM="0" VARIABLE="imgInput_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb2hsv_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:45" URAM="0" VARIABLE="rgb2hsv_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper1_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:46" URAM="0" VARIABLE="imgHelper1_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper2_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:47" URAM="0" VARIABLE="imgHelper2_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper3_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:48" URAM="0" VARIABLE="imgHelper3_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper4_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:49" URAM="0" VARIABLE="imgHelper4_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_data_U" SOURCE="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:50" URAM="0" VARIABLE="imgOutput_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_cols_c20_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput_cols_c20_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput_rows_c19_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput_rows_c19_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgOutput_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgOutput_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgOutput_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper4_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper4_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper4_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper4_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper3_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper3_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper3_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper3_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper2_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper2_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper2_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper2_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper1_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper1_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgHelper1_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgHelper1_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb2hsv_rows_channel_U" SOURCE="" URAM="0" VARIABLE="rgb2hsv_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgb2hsv_cols_channel_U" SOURCE="" URAM="0" VARIABLE="rgb2hsv_cols_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_82</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_60</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rgb2hsv_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgHelper1_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgHelper2_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgHelper3_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgHelper4_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgOutput_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export deadlock_detection="none" format="xo" ipname="color_detect"/>
        <config_interface m_axi_conservative_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="low_thresh" index="1" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="low_thresh_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="low_thresh_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="high_thresh" index="2" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="high_thresh_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="high_thresh_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="process_shape" index="3" direction="unused" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="process_shape_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="process_shape_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="4" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_in_1" access="W" description="Data signal of img_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_in" access="W" description="Bit 31 to 0 of img_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_in_2" access="W" description="Data signal of img_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_in" access="W" description="Bit 63 to 32 of img_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="low_thresh_1" access="W" description="Data signal of low_thresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="low_thresh" access="W" description="Bit 31 to 0 of low_thresh"/>
                    </fields>
                </register>
                <register offset="0x20" name="low_thresh_2" access="W" description="Data signal of low_thresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="low_thresh" access="W" description="Bit 63 to 32 of low_thresh"/>
                    </fields>
                </register>
                <register offset="0x28" name="high_thresh_1" access="W" description="Data signal of high_thresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="high_thresh" access="W" description="Bit 31 to 0 of high_thresh"/>
                    </fields>
                </register>
                <register offset="0x2c" name="high_thresh_2" access="W" description="Data signal of high_thresh" range="32">
                    <fields>
                        <field offset="0" width="32" name="high_thresh" access="W" description="Bit 63 to 32 of high_thresh"/>
                    </fields>
                </register>
                <register offset="0x34" name="process_shape_1" access="W" description="Data signal of process_shape" range="32">
                    <fields>
                        <field offset="0" width="32" name="process_shape" access="W" description="Bit 31 to 0 of process_shape"/>
                    </fields>
                </register>
                <register offset="0x38" name="process_shape_2" access="W" description="Data signal of process_shape" range="32">
                    <fields>
                        <field offset="0" width="32" name="process_shape" access="W" description="Bit 63 to 32 of process_shape"/>
                    </fields>
                </register>
                <register offset="0x40" name="img_out_1" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 31 to 0 of img_out"/>
                    </fields>
                </register>
                <register offset="0x44" name="img_out_2" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 63 to 32 of img_out"/>
                    </fields>
                </register>
                <register offset="0x4c" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x54" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="low_thresh"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="high_thresh"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="process_shape"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="img_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="low_thresh"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="low_thresh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="high_thresh"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="high_thresh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="process_shape"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="process_shape"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="img_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem3">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, </column>
                    <column name="m_axi_gmem4">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">img_in_1, 0x10, 32, W, Data signal of img_in, </column>
                    <column name="s_axi_control">img_in_2, 0x14, 32, W, Data signal of img_in, </column>
                    <column name="s_axi_control">low_thresh_1, 0x1c, 32, W, Data signal of low_thresh, </column>
                    <column name="s_axi_control">low_thresh_2, 0x20, 32, W, Data signal of low_thresh, </column>
                    <column name="s_axi_control">high_thresh_1, 0x28, 32, W, Data signal of high_thresh, </column>
                    <column name="s_axi_control">high_thresh_2, 0x2c, 32, W, Data signal of high_thresh, </column>
                    <column name="s_axi_control">process_shape_1, 0x34, 32, W, Data signal of process_shape, </column>
                    <column name="s_axi_control">process_shape_2, 0x38, 32, W, Data signal of process_shape, </column>
                    <column name="s_axi_control">img_out_1, 0x40, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">img_out_2, 0x44, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">rows, 0x4c, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x54, 32, W, Data signal of cols, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, ap_uint&lt;32&gt;*</column>
                    <column name="low_thresh">in, unsigned char*</column>
                    <column name="high_thresh">in, unsigned char*</column>
                    <column name="process_shape">unused, unsigned char*</column>
                    <column name="img_out">out, ap_uint&lt;8&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_in">m_axi_gmem0, interface, , </column>
                    <column name="img_in">s_axi_control, register, offset, name=img_in_1 offset=0x10 range=32</column>
                    <column name="img_in">s_axi_control, register, offset, name=img_in_2 offset=0x14 range=32</column>
                    <column name="low_thresh">m_axi_gmem1, interface, , </column>
                    <column name="low_thresh">s_axi_control, register, offset, name=low_thresh_1 offset=0x1c range=32</column>
                    <column name="low_thresh">s_axi_control, register, offset, name=low_thresh_2 offset=0x20 range=32</column>
                    <column name="high_thresh">m_axi_gmem2, interface, , </column>
                    <column name="high_thresh">s_axi_control, register, offset, name=high_thresh_1 offset=0x28 range=32</column>
                    <column name="high_thresh">s_axi_control, register, offset, name=high_thresh_2 offset=0x2c range=32</column>
                    <column name="process_shape">m_axi_gmem3, interface, , </column>
                    <column name="process_shape">s_axi_control, register, offset, name=process_shape_1 offset=0x34 range=32</column>
                    <column name="process_shape">s_axi_control, register, offset, name=process_shape_2 offset=0x38 range=32</column>
                    <column name="img_out">m_axi_gmem4, interface, , </column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_1 offset=0x40 range=32</column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_2 offset=0x44 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x4c range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">MMIterInLoop1, read, variable, 32, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:964:9</column>
                    <column name="m_axi_gmem4">MMIterOutLoop2, write, variable, 8, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">low_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem1">low_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem1">low_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem2">high_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem2">high_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem2">high_thresh, VITIS_LOOP_138_1, Access load is in the conditional branch, 214-232, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:138:23</column>
                    <column name="m_axi_gmem4">dout, MMIterOutLoop2, Sequential access length is not divisible by 2, 214-234, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332:9</column>
                    <column name="m_axi_gmem0">din, MMIterInLoop1, Sequential access length is not divisible by 2, 214-234, /users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:964:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:966" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:967" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:980" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:981" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1015" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1016" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1059" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1060" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1072" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1100" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1120" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1132" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1152" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1226" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1227" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1256" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1261" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1262" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1304" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1317" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1334" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1335" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1349" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1350" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1391" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1422" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1452" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:37" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:43" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:55" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:64" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:87" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:107" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:115" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:116" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:186" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:187" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:191" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:192" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:217" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:218" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:253" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:254" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:332" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:333" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:343" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:392" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:393" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:438" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:439" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:481" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:482" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:493" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:75" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:130" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:134" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=COLS"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_bgr2hsv.hpp:135" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:51" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:52" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:57" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:69" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:103" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:104" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:109" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:120" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:152" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:153" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:158" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:168" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:203" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:233" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_channel_combine.hpp:265" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:40" status="valid" parentFunction="apply_threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:94" status="valid" parentFunction="xfinrange" variable="" isDirective="0" options="max = ROWS"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:98" status="valid" parentFunction="xfinrange" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:99" status="valid" parentFunction="xfinrange" variable="" isDirective="0" options="max = COLS"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:128" status="valid" parentFunction="colorthresholding" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:129" status="valid" parentFunction="colorthresholding" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:134" status="valid" parentFunction="colorthresholding" variable="" isDirective="0" options="variable = low_th dim = 1 complete"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:135" status="valid" parentFunction="colorthresholding" variable="" isDirective="0" options="variable = high_th dim = 1 complete"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_colorthresholding.hpp:140" status="valid" parentFunction="colorthresholding" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:33" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:41" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=PLANES"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:42" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:47" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:48" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:52" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:53" status="valid" parentFunction="dilate_function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:84" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:90" status="valid" parentFunction="process_function_d" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:99" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:100" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:104" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:105" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:116" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:117" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:118" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:132" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:133" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:147" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:148" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:155" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:167" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:212" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:216" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:217" status="valid" parentFunction="process_function_d" variable="" isDirective="0" options="min=K_COLS max=K_COLS"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:237" status="valid" parentFunction="xfdilate" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:245" status="valid" parentFunction="xfdilate" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:246" status="valid" parentFunction="xfdilate" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="resource" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:253" status="warning" parentFunction="xfdilate" variable="buf" isDirective="0" options="variable=buf core=RAM_S2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:254" status="valid" parentFunction="xfdilate" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:261" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:272" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:276" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:277" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:278" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:289" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:293" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:294" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:304" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:315" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:316" status="valid" parentFunction="xfdilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:337" status="valid" parentFunction="dilate" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:368" status="valid" parentFunction="dilate" variable="kernel_new" isDirective="0" options="variable=kernel_new dim=0"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_dilation.hpp:381" status="valid" parentFunction="dilate" variable="kernel" isDirective="0" options="variable=kernel complete dim=0"/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:33" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:41" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=PLANES"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:42" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:47" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:48" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:52" status="valid" parentFunction="function_apply" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:53" status="valid" parentFunction="function_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:84" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:90" status="valid" parentFunction="process_function" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:99" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:100" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:104" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_COLS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:105" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:117" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=TC"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:118" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:119" status="valid" parentFunction="process_function" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:134" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:135" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:151" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:152" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:159" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:171" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:216" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_ROWS max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:220" status="valid" parentFunction="process_function" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:221" status="valid" parentFunction="process_function" variable="" isDirective="0" options="min=K_COLS max=K_COLS"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:241" status="valid" parentFunction="xferode" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:249" status="valid" parentFunction="xferode" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:250" status="valid" parentFunction="xferode" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="resource" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:257" status="warning" parentFunction="xferode" variable="buf" isDirective="0" options="variable=buf core=RAM_S2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:258" status="valid" parentFunction="xferode" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:265" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:276" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:280" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:281" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:282" status="valid" parentFunction="xferode" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:293" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:297" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=TC/NPC"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:298" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:308" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:319" status="valid" parentFunction="xferode" variable="" isDirective="0" options="min=1 max=K_ROWS"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:320" status="valid" parentFunction="xferode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:341" status="valid" parentFunction="erode" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:357" status="valid" parentFunction="erode" variable="kernel_new" isDirective="0" options="variable=kernel_new dim=0"/>
        <Pragma type="array_partition" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_erosion.hpp:370" status="valid" parentFunction="erode" variable="kernel" isDirective="0" options="variable=kernel complete dim=0"/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:46" status="valid" parentFunction="inrangeproc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:52" status="valid" parentFunction="inrangeproc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:107" status="valid" parentFunction="xfinrangekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:108" status="valid" parentFunction="xfinrangekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:114" status="valid" parentFunction="xfinrangekernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:115" status="valid" parentFunction="xfinrangekernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L1/include/imgproc/xf_inrange.hpp:147" status="valid" parentFunction="inrange" variable="" isDirective="0" options="OFF"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:29" status="valid" parentFunction="color_detect" variable="img_in" isDirective="0" options="m_axi port=img_in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:31" status="valid" parentFunction="color_detect" variable="low_thresh" isDirective="0" options="m_axi port=low_thresh offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:32" status="valid" parentFunction="color_detect" variable="low_thresh" isDirective="0" options="s_axilite port=low_thresh"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:33" status="valid" parentFunction="color_detect" variable="high_thresh" isDirective="0" options="m_axi port=high_thresh offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:34" status="valid" parentFunction="color_detect" variable="high_thresh" isDirective="0" options="s_axilite port=high_thresh"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:35" status="valid" parentFunction="color_detect" variable="rows" isDirective="0" options="s_axilite port=rows"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:36" status="valid" parentFunction="color_detect" variable="cols" isDirective="0" options="s_axilite port=cols"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:37" status="valid" parentFunction="color_detect" variable="process_shape" isDirective="0" options="m_axi port=process_shape offset=slave bundle=gmem3"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:38" status="valid" parentFunction="color_detect" variable="process_shape" isDirective="0" options="s_axilite port=process_shape"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:39" status="valid" parentFunction="color_detect" variable="img_out" isDirective="0" options="m_axi port=img_out offset=slave bundle=gmem4"/>
        <Pragma type="interface" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:41" status="valid" parentFunction="color_detect" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:56" status="valid" parentFunction="color_detect" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="/users/course/2022S/HLS17000000/g109061806/Vitis_Libraries/vision/L3/examples/colordetect/xf_colordetect_accel.cpp:62" status="valid" parentFunction="color_detect" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

