###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:33:17 2017
#  Design:            PIF2WB
#  Command:           report_timing -early > /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/pre_place_early.rpt
###############################################################
Path 1: MET (0.075 ns) Hold Check with Pin reg0_temp_reg[0]/CP->D 
             View: view_NOMINAL
            Group: CLK
       Startpoint: (R) reg0_temp_reg[0]/CP
            Clock: (R) CLK
         Endpoint: (R) reg0_temp_reg[0]/D
            Clock: (R) CLK
 
                           Capture             Launch
       Clock Edge:+          0.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          0.000              0.000
 
             Hold:+         -0.023
    Required Time:=         -0.023
     Launch Clock:-          0.000
        Data Path:-          0.052
            Slack:=          0.075

#------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell              Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg0_temp_reg[0]/CP  -      CP     R     (arrival)             47  0.000       -    0.000  
  reg0_temp_reg[0]/Q   -      CP->Q  R     HS65_GS_SDFPRQX9       2      -   0.052    0.052  
  reg0_temp_reg[0]/D   -      D      R     HS65_GS_SDFPRQX9       2  0.013   0.000    0.052  
#------------------------------------------------------------------------------------------

