{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 14:39:38 2024 " "Info: Processing started: Thu Jun 13 14:39:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_cpu_Single_cycle -c test_cpu_Single_cycle " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_cpu_Single_cycle -c test_cpu_Single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting an identifier (\"wire\" is a reserved keyword ) test_cpu_Single_cycle.v(6) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(6) near text \"wire\";  expecting an identifier (\"wire\" is a reserved keyword )" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"?\";  expecting \",\" test_cpu_Single_cycle.v(11) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(11) near text \"?\";  expecting \",\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "test_cpu_Single_cycle test_cpu_Single_cycle.v(2) " "Error (10112): Ignored design unit \"test_cpu_Single_cycle\" at test_cpu_Single_cycle.v(2) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) test_cpu_Single_cycle.v(22) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(22) near text \"output\";  expecting an identifier (\"output\" is a reserved keyword )" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test_cpu_Single_cycle.v(40) " "Warning (10275): Verilog HDL Module Instantiation warning at test_cpu_Single_cycle.v(40): ignored dangling comma in List of Port Connections" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \";\", or \",\" test_cpu_Single_cycle.v(40) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(40) near text \".\";  expecting \";\", or \",\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  test_cpu_Single_cycle.v(40) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(40) near text \")\"; mismatched closing parenthesis " {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CompleteProcessor test_cpu_Single_cycle.v(18) " "Error (10112): Ignored design unit \"CompleteProcessor\" at test_cpu_Single_cycle.v(18) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Control test_cpu_Single_cycle.v(50) " "Error (10112): Ignored design unit \"Control\" at test_cpu_Single_cycle.v(50) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 50 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Program_Counter test_cpu_Single_cycle.v(81) " "Error (10112): Ignored design unit \"Program_Counter\" at test_cpu_Single_cycle.v(81) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 81 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Adder32Bit test_cpu_Single_cycle.v(94) " "Error (10112): Ignored design unit \"Adder32Bit\" at test_cpu_Single_cycle.v(94) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 94 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu test_cpu_Single_cycle.v(104) " "Error (10112): Ignored design unit \"alu\" at test_cpu_Single_cycle.v(104) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 104 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x33\";  expecting \";\" test_cpu_Single_cycle.v(149) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(149) near text \"x33\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 149 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x22\";  expecting \";\" test_cpu_Single_cycle.v(150) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(150) near text \"x22\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x21\";  expecting \";\" test_cpu_Single_cycle.v(152) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(152) near text \"x21\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x77\";  expecting \";\" test_cpu_Single_cycle.v(153) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(153) near text \"x77\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 153 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x99\";  expecting \";\" test_cpu_Single_cycle.v(154) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(154) near text \"x99\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x55\";  expecting \";\" test_cpu_Single_cycle.v(155) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(155) near text \"x55\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x55\";  expecting \";\" test_cpu_Single_cycle.v(156) " "Error (10170): Verilog HDL syntax error at test_cpu_Single_cycle.v(156) near text \"x55\";  expecting \";\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Register_File test_cpu_Single_cycle.v(136) " "Error (10112): Ignored design unit \"Register_File\" at test_cpu_Single_cycle.v(136) due to previous errors" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 136 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_cpu_Single_cycle.v(197) " "Warning (10273): Verilog HDL warning at test_cpu_Single_cycle.v(197): extended using \"x\" or \"z\"" {  } { { "../test/test_cpu_Single_cycle.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test_cpu_Single_cycle.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../test/test_cpu_Single_cycle.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../test/test_cpu_Single_cycle.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Error: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 13 14:39:39 2024 " "Error: Processing ended: Thu Jun 13 14:39:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
