#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb 17 14:53:38 2023
# Process ID: 8279
# Current directory: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_StateMachine_0_0_synth_1
# Command line: vivado -log top_level_StateMachine_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_StateMachine_0_0.tcl
# Log file: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_StateMachine_0_0_synth_1/top_level_StateMachine_0_0.vds
# Journal file: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_StateMachine_0_0_synth_1/vivado.jou
# Running On: Alienware, OS: Linux, CPU Frequency: 2592.007 MHz, CPU Physical cores: 6, Host memory: 8190 MB
#-----------------------------------------------------------
source top_level_StateMachine_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1699.891 ; gain = 86.992 ; free physical = 118 ; free virtual = 4510
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_level_StateMachine_0_0
Command: synth_design -top top_level_StateMachine_0_0 -part xc7z010clg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8324
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.316 ; gain = 375.770 ; free physical = 120 ; free virtual = 2990
Synthesis current peak Physical Memory [PSS] (MB): peak = 1416.572; parent = 1255.838; children = 160.734
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3099.555; parent = 2115.316; children = 984.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_StateMachine_0_0' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_StateMachine_0_0/synth/top_level_StateMachine_0_0.vhd:66]
INFO: [Synth 8-3491] module 'StateMachine' declared at '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/StateMachine.vhd:5' bound to instance 'U0' of component 'StateMachine' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_StateMachine_0_0/synth/top_level_StateMachine_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'StateMachine' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/StateMachine.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'StateMachine' (0#1) [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/StateMachine.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top_level_StateMachine_0_0' (0#1) [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_StateMachine_0_0/synth/top_level_StateMachine_0_0.vhd:66]
WARNING: [Synth 8-7129] Port cycle in module StateMachine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2182.285 ; gain = 442.738 ; free physical = 361 ; free virtual = 3047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.344; parent = 1258.997; children = 160.734
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3166.523; parent = 2182.285; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2197.129 ; gain = 457.582 ; free physical = 379 ; free virtual = 3068
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.344; parent = 1258.997; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3181.367; parent = 2197.129; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.133 ; gain = 465.586 ; free physical = 358 ; free virtual = 3048
INFO: [Device 21-403] Loading part xc7z010clg225-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.344; parent = 1258.997; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.371; parent = 2205.133; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.141 ; gain = 473.594 ; free physical = 342 ; free virtual = 3032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1419.344; parent = 1258.997; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3197.379; parent = 2213.141; children = 984.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port cycle in module top_level_StateMachine_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 112 ; free virtual = 2764
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.462; parent = 1457.917; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 124 ; free virtual = 2749
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 133 ; free virtual = 2743
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 146 ; free virtual = 2762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 144 ; free virtual = 2760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 141 ; free virtual = 2757
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 139 ; free virtual = 2755
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 136 ; free virtual = 2752
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 134 ; free virtual = 2750
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 131 ; free virtual = 2748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.459; parent = 1459.563; children = 162.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.660; parent = 2336.422; children = 984.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2336.422 ; gain = 596.875 ; free physical = 128 ; free virtual = 2745
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2336.430 ; gain = 596.875 ; free physical = 127 ; free virtual = 2743
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.430 ; gain = 0.000 ; free physical = 116 ; free virtual = 2733
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.016 ; gain = 0.000 ; free physical = 1309 ; free virtual = 3933
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 874d7ed4
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2432.953 ; gain = 696.375 ; free physical = 1522 ; free virtual = 4147
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_StateMachine_0_0_synth_1/top_level_StateMachine_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.152 ; gain = 278.199 ; free physical = 895 ; free virtual = 3554
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_StateMachine_0_0, cache-ID = d70695522f52d55c
INFO: [Common 17-1381] The checkpoint '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_StateMachine_0_0_synth_1/top_level_StateMachine_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_StateMachine_0_0_utilization_synth.rpt -pb top_level_StateMachine_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 14:54:24 2023...
