<paper id="1495026145"><title>Verification of Timed Automata via Satisfiability Checking</title><year>2002</year><authors><author org="CMI" id="662324193">Peter Niebert</author><author org="VERIMAG" id="2342535093">Moez Mahfoudh</author><author org="VERIMAG" id="1979734744">Eugene Asarin</author><author org="VERIMAG" id="2051691203">Marius Bozga</author><author org="VERIMAG" id="694493417">Oded Maler</author><author org="Indian Institute of Technology" id="2109450947">Navendu Jain</author></authors><n_citation>42</n_citation><doc_type>Journal</doc_type><references><reference>301824129</reference><reference>1482233117</reference><reference>1504003510</reference><reference>1505781174</reference><reference>1513300473</reference><reference>1535937574</reference><reference>1543010140</reference><reference>1548132545</reference><reference>1560730347</reference><reference>1563600186</reference><reference>1571054242</reference><reference>1589982562</reference><reference>1593428110</reference><reference>1751719170</reference><reference>1787074469</reference><reference>1820192350</reference><reference>1834186039</reference><reference>1939356072</reference><reference>1948299783</reference><reference>1993264422</reference><reference>2023499821</reference><reference>2044560939</reference><reference>2048355938</reference><reference>2063727779</reference><reference>2080267935</reference><reference>2090398333</reference><reference>2101508170</reference><reference>2105738025</reference><reference>2118382442</reference><reference>2130773092</reference><reference>2134659903</reference><reference>2142785340</reference><reference>2512743489</reference></references><venue id="106296714" type="J">Lecture Notes in Computer Science</venue><doi>10.1007/3-540-45739-9_15</doi><keywords><keyword weight="0.42804">Discrete mathematics</keyword><keyword weight="0.65929">Model checking</keyword><keyword weight="0.45381">Computer science</keyword><keyword weight="0.58633">Satisfiability</keyword><keyword weight="0.49376">Automaton</keyword><keyword weight="0.58261">Propositional calculus</keyword><keyword weight="0.46416">Theoretical computer science</keyword><keyword weight="0.44112">Real-time operating system</keyword><keyword weight="0.56562">Boolean data type</keyword><keyword weight="0.66381">Dynamic logic (modal logic)</keyword><keyword weight="0.63223">Formal verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>In this paper we show how to translate bounded-length verification problems for timed automata into formulae in difference logic, a propositional logic enriched with timing constraints. We describe the principles of a satisfiability checker specialized for this logic that we have implemented and report some preliminary experimental results.</abstract></paper>