Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_pipeline_behav xil_defaultlib.tb_top_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/sim/tb_top_pipeline/tb_top_pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/sim/tb_top_pipeline/tb_top_pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.fifo_transmitter
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.debug_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.xilinx_one_port_ram_async
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.instruction_decode
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instruction_exec
Compiling module xil_defaultlib.xilinx_one_port_ram_async(ADDR_W...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instruction_wb
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.top_pipeline
Compiling module xil_defaultlib.tb_top_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_pipeline_behav
