// Seed: 1902868762
program module_0 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3;
endprogram
module module_1 (
    output logic id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    output wor id_5,
    output uwire id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  always_ff id_0.id_8 = id_8;
  wire id_9;
  specify
    if (1) (posedge id_10 => (id_11 +: id_11)) = (1);
    specparam id_12 = 1;
  endspecify
  assign id_8 = id_8;
  logic id_13;
  wire  id_14;
endmodule
