# HardwareModel
Project for fun to model a simple RISC from logic gates
