{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513160547922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513160547931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:22:27 2017 " "Processing started: Wed Dec 13 11:22:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513160547931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160547931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160547931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513160548761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513160548761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fallingedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160570708 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160570708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160570708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Found design unit 1: Counter-behave" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/Counter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160570808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/Counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160570808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160570808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.vhd 2 1 " "Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160571007 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160571007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513160571007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513160571009 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output1 main.vhd(43) " "VHDL Signal Declaration warning at main.vhd(43): used implicit default value for signal \"Output1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571035 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output2 main.vhd(44) " "VHDL Signal Declaration warning at main.vhd(44): used implicit default value for signal \"Output2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571035 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output3 main.vhd(45) " "VHDL Signal Declaration warning at main.vhd(45): used implicit default value for signal \"Output3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571036 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output4 main.vhd(46) " "VHDL Signal Declaration warning at main.vhd(46): used implicit default value for signal \"Output4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571036 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountValueMainOut main.vhd(49) " "VHDL Signal Declaration warning at main.vhd(49): used implicit default value for signal \"CountValueMainOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571036 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Debug_clk_Deci main.vhd(52) " "VHDL Signal Declaration warning at main.vhd(52): used implicit default value for signal \"Debug_clk_Deci\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513160571036 "|Main"}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.vhd 2 1 " "Using design file statemachine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-behave " "Found design unit 1: StateMachine-behave" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160571068 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513160571068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513160571068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:StateMachine_1\"" {  } { { "main.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513160571070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(130) " "VHDL Process Statement warning at statemachine.vhd(130): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode statemachine.vhd(80) " "VHDL Process Statement warning at statemachine.vhd(80): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(189) " "VHDL Process Statement warning at statemachine.vhd(189): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DebugLED_o statemachine.vhd(153) " "VHDL Process Statement warning at statemachine.vhd(153): inferring latch(es) for signal or variable \"DebugLED_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountBlockControl_o statemachine.vhd(153) " "VHDL Process Statement warning at statemachine.vhd(153): inferring latch(es) for signal or variable \"CountBlockControl_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerEnable_o statemachine.vhd(153) " "VHDL Process Statement warning at statemachine.vhd(153): inferring latch(es) for signal or variable \"BuzzerEnable_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerCounter statemachine.vhd(153) " "VHDL Process Statement warning at statemachine.vhd(153): inferring latch(es) for signal or variable \"BuzzerCounter\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513160571088 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[0\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[0\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[1\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[1\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[2\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[2\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[3\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[3\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[4\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[4\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[5\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[5\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[6\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[6\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[7\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[7\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571089 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[8\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[8\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[9\] statemachine.vhd(153) " "Inferred latch for \"BuzzerCounter\[9\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerEnable_o statemachine.vhd(153) " "Inferred latch for \"BuzzerEnable_o\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[0\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[0\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[1\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[1\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[2\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[2\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[3\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[3\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[4\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[4\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[5\] statemachine.vhd(153) " "Inferred latch for \"CountBlockControl_o\[5\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571090 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[0\] statemachine.vhd(153) " "Inferred latch for \"DebugLED_o\[0\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[1\] statemachine.vhd(153) " "Inferred latch for \"DebugLED_o\[1\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[2\] statemachine.vhd(153) " "Inferred latch for \"DebugLED_o\[2\]\" at statemachine.vhd(153)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_390 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_390\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_320\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_310\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_300\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_290\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571091 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_200\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_190\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_120\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_111\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_110\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_100\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_reset\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160571092 "|Main|StateMachine:StateMachine_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"FallingEdge:FallingEdge_Min\"" {  } { { "main.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513160571094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button FallingEdge.vhd(51) " "VHDL Process Statement warning at FallingEdge.vhd(51): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513160571117 "|Main|FallingEdge:FallingEdge_Min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SavedValue FallingEdge.vhd(51) " "VHDL Process Statement warning at FallingEdge.vhd(51): signal \"SavedValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513160571118 "|Main|FallingEdge:FallingEdge_Min"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerEnable_o " "Latch StateMachine:StateMachine_1\|BuzzerEnable_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572010 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_100_754 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_100_754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_120" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572010 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_190_662 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_190_662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_100" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572010 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_110_731 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_110_731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FallingEdge:FallingEdge_Min\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Min\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572011 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_111_708 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_111_708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FallingEdge:FallingEdge_Min\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Min\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572011 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_390_524 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_390_524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572011 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_290_616 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_290_616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW3 " "Ports D and ENA on the latch are fed by the same signal SW3" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572012 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_300_593 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_300_593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_320" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572012 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_310_570 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_310_570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572012 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_reset_777 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_reset_777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_100" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572013 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[2\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572013 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[1\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572013 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[4\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572013 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[5\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572014 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[6\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572014 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[7\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572014 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[8\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572014 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[9\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572015 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[3\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572016 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|BuzzerCounter\[0\] " "Latch StateMachine:StateMachine_1\|BuzzerCounter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513160572017 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/statemachine.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513160572017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[4\] GND " "Pin \"Output1\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[5\] GND " "Pin \"Output1\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[6\] GND " "Pin \"Output1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[4\] GND " "Pin \"Output2\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[5\] GND " "Pin \"Output2\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[6\] GND " "Pin \"Output2\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[0\] GND " "Pin \"Output3\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[1\] GND " "Pin \"Output3\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[2\] GND " "Pin \"Output3\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[3\] GND " "Pin \"Output3\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[4\] GND " "Pin \"Output3\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[5\] GND " "Pin \"Output3\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[6\] GND " "Pin \"Output3\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[0\] GND " "Pin \"Output4\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[1\] GND " "Pin \"Output4\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[2\] GND " "Pin \"Output4\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[3\] GND " "Pin \"Output4\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[4\] GND " "Pin \"Output4\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[5\] GND " "Pin \"Output4\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[6\] GND " "Pin \"Output4\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[0\] GND " "Pin \"CountValueMainOut\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[1\] GND " "Pin \"CountValueMainOut\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[2\] GND " "Pin \"CountValueMainOut\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[3\] GND " "Pin \"CountValueMainOut\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[4\] GND " "Pin \"CountValueMainOut\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[5\] GND " "Pin \"CountValueMainOut\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[6\] GND " "Pin \"CountValueMainOut\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[7\] GND " "Pin \"CountValueMainOut\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[8\] GND " "Pin \"CountValueMainOut\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[9\] GND " "Pin \"CountValueMainOut\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[10\] GND " "Pin \"CountValueMainOut\[10\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[11\] GND " "Pin \"CountValueMainOut\[11\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[12\] GND " "Pin \"CountValueMainOut\[12\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|CountValueMainOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug_clk_Deci GND " "Pin \"Debug_clk_Deci\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513160572060 "|Main|Debug_clk_Deci"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513160572060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513160572226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513160573156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513160573156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerOverride " "No output dependent on input pin \"BuzzerOverride\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_StateMachine/main.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513160573508 "|Main|BuzzerOverride"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513160573508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513160573509 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513160573509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513160573509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513160573509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513160573549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 11:22:53 2017 " "Processing ended: Wed Dec 13 11:22:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513160573549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513160573549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513160573549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513160573549 ""}
