// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __fc_layer3_fc_layeh9b_H__
#define __fc_layer3_fc_layeh9b_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct fc_layer3_fc_layeh9b_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 12;
  static const unsigned AddressRange = 84;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(fc_layer3_fc_layeh9b_ram) {
        ram[0] = "0b001100110110";
        ram[1] = "0b001000100110";
        ram[2] = "0b111010110100";
        ram[3] = "0b111101010110";
        ram[4] = "0b000011100001";
        ram[5] = "0b000111101111";
        ram[6] = "0b101111110101";
        ram[7] = "0b001111110110";
        ram[8] = "0b001111010110";
        ram[9] = "0b000110000010";
        ram[10] = "0b000010101001";
        ram[11] = "0b111111010010";
        ram[12] = "0b111010010101";
        ram[13] = "0b110110101010";
        ram[14] = "0b000100001101";
        ram[15] = "0b111110111011";
        ram[16] = "0b110000110100";
        ram[17] = "0b001101001100";
        ram[18] = "0b000001001101";
        ram[19] = "0b110100010100";
        ram[20] = "0b000111001011";
        ram[21] = "0b110011001010";
        ram[22] = "0b000111100100";
        ram[23] = "0b110101011001";
        ram[24] = "0b111010111011";
        ram[25] = "0b001101111000";
        ram[26] = "0b000110111011";
        ram[27] = "0b001010110100";
        ram[28] = "0b110000110011";
        ram[29] = "0b001100011000";
        ram[30] = "0b111101111100";
        ram[31] = "0b000100110110";
        ram[32] = "0b111100000111";
        ram[33] = "0b110111111011";
        ram[34] = "0b000101100101";
        ram[35] = "0b110101001110";
        ram[36] = "0b111111101101";
        ram[37] = "0b001100111101";
        ram[38] = "0b001000000111";
        ram[39] = "0b000000111111";
        ram[40] = "0b111111110100";
        ram[41] = "0b000110101100";
        ram[42] = "0b001011001110";
        ram[43] = "0b111001101001";
        ram[44] = "0b110010110001";
        ram[45] = "0b110101010010";
        ram[46] = "0b000110100010";
        ram[47] = "0b000100001001";
        ram[48] = "0b111101011001";
        ram[49] = "0b111110110011";
        ram[50] = "0b110001011100";
        ram[51] = "0b111110010000";
        ram[52] = "0b111111101101";
        ram[53] = "0b110010001000";
        ram[54] = "0b111110011111";
        ram[55] = "0b111111101101";
        ram[56] = "0b111011110100";
        ram[57] = "0b000111001000";
        ram[58] = "0b001111100011";
        ram[59] = "0b110001110101";
        ram[60] = "0b110111010100";
        ram[61] = "0b001100001001";
        ram[62] = "0b001100011100";
        ram[63] = "0b110011100100";
        ram[64] = "0b111001101011";
        ram[65] = "0b101111111100";
        ram[66] = "0b001111001010";
        ram[67] = "0b001100001000";
        ram[68] = "0b001110101100";
        ram[69] = "0b111000000101";
        ram[70] = "0b111010010000";
        ram[71] = "0b110011011011";
        ram[72] = "0b000000100111";
        ram[73] = "0b110001100001";
        ram[74] = "0b111001010001";
        ram[75] = "0b001111000111";
        ram[76] = "0b000000101110";
        ram[77] = "0b001111101110";
        ram[78] = "0b001101011101";
        ram[79] = "0b110111000000";
        ram[80] = "0b110000111111";
        ram[81] = "0b001100101000";
        ram[82] = "0b001000100011";
        ram[83] = "0b000001001000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(fc_layer3_fc_layeh9b) {


static const unsigned DataWidth = 12;
static const unsigned AddressRange = 84;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


fc_layer3_fc_layeh9b_ram* meminst;


SC_CTOR(fc_layer3_fc_layeh9b) {
meminst = new fc_layer3_fc_layeh9b_ram("fc_layer3_fc_layeh9b_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~fc_layer3_fc_layeh9b() {
    delete meminst;
}


};//endmodule
#endif
