CONTEXT,CPU_CYCLES,L1D_TLB_REFILL_RD,L1D_TLB_REFILL_WR,L1D_TLB_RD,L1D_TLB_WR
SECTION_1,0,1570,275,0,0
SECTION_2,0,650,98,0,0
