David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003[doi>10.1109/MC.2003.1250883]
Omid Azizi , Aqeel Mahesri , John P. Stevenson , Sanjay J. Patel , Mark Horowitz, An integrated framework for joint design space exploration of microarchitecture and circuits, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
D. Brooks , P. Bose , V. Srinivasan , M. K. Gschwind , P. G. Emma , M. G. Rosenfield, New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors, IBM Journal of Research and Development, v.47 n.5-6, p.653-670, September 2003[doi>10.1147/rd.475.0653]
John Cavazos , Michael F. P. O'Boyle, Method-specific dynamic compilation using logistic regression, Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications, October 22-26, 2006, Portland, Oregon, USA[doi>10.1145/1167473.1167492]
Keith D. Cooper , Philip J. Schielke , Devika Subramanian, Optimizing for reduced code space using genetic algorithms, Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems, p.1-9, May 05-05, 1999, Atlanta, Georgia, USA[doi>10.1145/314403.314414]
Christophe Dubach , Timothy Jones , Michael O'Boyle, Microarchitectural Design Space Exploration Using an Architecture-Centric Approach, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.262-271, December 01-05, 2007[doi>10.1109/MICRO.2007.26]
Pradeep K. Dubey , Michael J. Flynn, Optimal pipelining, Journal of Parallel and Distributed Computing, v.8 n.1, p.10-19, Jan. 1990[doi>10.1016/0743-7315(90)90064-V]
}}Eeckhout, L. and H. Vandierendonck, K. D. 2003. Quantifying the impact of input data sets on program behavior and its applications. J. Instruction-Level Parall. 5.
Lieven Eeckhout , Sebastien Nussbaum , James E. Smith , Koen De Bosschere, Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox, IEEE Micro, v.23 n.5, p.26-38, September 2003[doi>10.1109/MM.2003.1240210]
Stijn Eyerman , Lieven Eeckhout , Koen De Bosschere, Efficient design space exploration of high performance embedded out-of-order processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A mechanistic performance model for superscalar out-of-order processors, ACM Transactions on Computer Systems (TOCS), v.27 n.2, p.1-37, May 2009[doi>10.1145/1534909.1534910]
}}Green, P. and Silverman, B. 1994. Nonparametric Regression and Generalized Linear Models: A Roughness Penalty Approach. Chapman and Hall/CRC, Boca Raton, FL.
Frank E. Harrell, Jr., Regression Modeling Strategies, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
A. Hartstein , Thomas R. Puzak, The optimum pipeline depth for a microprocessor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
M. S. Hrishikesh , Doug Burger , Norman P. Jouppi , Stephen W. Keckler , Keith I. Farkas , Premkishore Shivakumar, The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
}}Intel Corporation. 2001. Desktop performance and optimization for Intel Pentium 4 processor. Intel Corporation White Paper 249438-01.
Engin Ïpek , Sally A. McKee , Rich Caruana , Bronis R. de Supinski , Martin Schulz, Efficiently exploring architectural design spaces via predictive modeling, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168882]
Vijay S. Iyengar , Louise H. Trevillyan , Pradip Bose, Representative Traces for Processor Models with Infinite Cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.62, February 03-07, 1996
}}Joseph, P., Vaswani, K., and Thazhuthaveetil, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 99--108.
P. J. Joseph , Kapil Vaswani , Matthew J. Thazhuthaveetil, A Predictive Performance Model for Superscalar Processors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.161-170, December 09-13, 2006[doi>10.1109/MICRO.2006.6]
Tejas S. Karkhanis , James E. Smith, Automated design of application specific superscalar processors: an analytical approach, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250712]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Prasad A. Kulkarni , Stephen R. Hines , David B. Whalley , Jason D. Hiser , Jack W. Davidson , Douglas L. Jones, Fast and efficient searches for effective optimization-phase sequences, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.2, p.165-198, June 2005[doi>10.1145/1071604.1071607]
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
S. R. Kunkel , J. E. Smith, Optimal pipelining in supercomputers, Proceedings of the 13th annual international symposium on Computer architecture, p.404-411, June 02-05, 1986, Tokyo, Japan
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168881]
Benjamin C. Lee , David Brooks, Efficiency trends and limits from comprehensive microarchitectural adaptivity, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346288]
}}Lee, B. and Brooks, D. 2008b. Roughness of microarchitectural design topologies and its implications for optimization. In Proceedings of the 14th Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA, 240--251.
Benjamin C. Lee , David M. Brooks , Bronis R. de Supinski , Martin Schulz , Karan Singh , Sally A. McKee, Methods of inference and learning for performance modeling of parallel applications, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA[doi>10.1145/1229428.1229479]
Benjamin C. Lee , Jamison Collins , Hong Wang , David Brooks, CPR: Composable performance regression for scalable multiprocessor models, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.270-281, November 08-12, 2008[doi>10.1109/MICRO.2008.4771797]
Xiaoyao Liang , Benjamin C. Lee , Gu-Yeon Wei , David Brooks, Design and test strategies for microarchitectural post-fabrication tuning, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Kristen Lovin , Benjamin C. Lee , Xiaoyao Liang , David Brook , Gu-Yeon Wei, Empirical performance models for 3T1D memories, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
}}Markovic, D., Stojanovic, V., Nikolic, B., Horowitz, M., and Broderson, R. 2004. Methods for true energy-performance optimization. IEEE J. Solid-State Circuits 39, 8, 1282--1293.
Mayan Moudgill , John-David Wellman , Jaime H. Moreno, Environment for PowerPC Microarchitecture Exploration, IEEE Micro, v.19 n.3, p.15-25, May 1999[doi>10.1109/40.768496]
Derek B. Noonburg , John P. Shen, Theoretical modeling of superscalar processor performance, Proceedings of the 27th annual international symposium on Microarchitecture, p.52-62, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192730]
Sébastien Nussbaum , James E. Smith, Modeling Superscalar Processors via Statistical Simulation, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.15-24, September 08-12, 2001
Mark Oskin , Frederic T. Chong , Matthew Farrens, HLS: combining statistical and symbolic simulation to guide microprocessor designs, Proceedings of the 27th annual international symposium on Computer architecture, p.71-82, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339656]
A. Phansalkar , A. Joshi , L. Eeckhout , L. K. John, Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.10-20, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430555]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
B. Sinharoy , R. N. Kalla , J. M. Tendler , R. J. Eickemeyer , J. B. Joyner, POWER5 System microarchitecture, IBM Journal of Research and Development, v.49 n.4/5, p.505-521, July 2005
}}Stone, C. and Koo, C. 1986. Additive splines in statistics. In Proceedings of the Statistical Computer Section. ASA, Washington, DC, 45--48.
}}Tarjan, D., Thoziyor, S., and Jouppi, N. 2006. CACTI 4.0. Tech. rep. HPL-2006-86.
}}Triantafyllis, S., Vacharajani, M., and August, D. 2005. Compiler optimization space exploration. J. Instruction-Level Parall. 7.
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
Joshua J. Yi , David J. Lilja , Douglas M. Hawkins, Improving Computer Architecture Simulation Methodology by Adding Statistical Rigor, IEEE Transactions on Computers, v.54 n.11, p.1360-1373, November 2005[doi>10.1109/TC.2005.184]
V. Zyuban , D. Brooks , Viji Srinivasan , M. Gschwind , Pradip Bose , P. N. Strenski , P. G. Emma, Integrated analysis of power and performance for pipelined microprocessors, IEEE Transactions on Computers, v.53 n.8, p.1004-1016, August 2004[doi>10.1109/TC.2004.46]
Victor V. Zyuban , Peter M. Kogge, Inherently Lower-Power High-Performance Superscalar Architectures, IEEE Transactions on Computers, v.50 n.3, p.268-285, March 2001[doi>10.1109/12.910816]
V. Zyuban , P. N. Strenski, Balancing hardware intensity in microprocessor pipelines, IBM Journal of Research and Development, v.47 n.5-6, p.585-598, September 2003[doi>10.1147/rd.475.0585]
