<stg><name>solve_NTRU</name>


<trans_list>

<trans id="313" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="4" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4384" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="6" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="8" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4388" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="12" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="31" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
<literal name="icmp_ln4452" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %vla18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla18"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5">
<![CDATA[
entry:3 %call_ret9 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 10, i32 %vla18, i32 %p_read11, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbramwithbyteenable_ln4352 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln4352"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5">
<![CDATA[
entry:3 %call_ret9 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 10, i32 %vla18, i32 %p_read11, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %tmp = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %tmp2_0_ret6 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="tmp2_0_ret6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %icmp_ln4354 = icmp_eq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln4354"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7 %br_ln4354 = br i1 %icmp_ln4354, void %while.body12.preheader, void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln4354"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
while.body12.preheader:0 %depth = alloca i32 1

]]></Node>
<StgValue><ssdm name="depth"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
while.body12.preheader:1 %tmp2_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_0_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body12.preheader:2 %store_ln4379 = store i32 %tmp2_0_ret6, i32 %tmp2_0_0

]]></Node>
<StgValue><ssdm name="store_ln4379"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body12.preheader:3 %store_ln4379 = store i32 9, i32 %depth

]]></Node>
<StgValue><ssdm name="store_ln4379"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
while.body12.preheader:4 %br_ln4379 = br void %while.body12

]]></Node>
<StgValue><ssdm name="br_ln4379"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body12:0 %depth_2 = load i32 %depth

]]></Node>
<StgValue><ssdm name="depth_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body12:1 %tmp2_0_0_load = load i32 %tmp2_0_0

]]></Node>
<StgValue><ssdm name="tmp2_0_0_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0">
<![CDATA[
while.body12:2 %call_ret1 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 %depth_2, i32 %vla18, i32 %tmp2_0_0_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0">
<![CDATA[
while.body12:2 %call_ret1 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 %depth_2, i32 %vla18, i32 %tmp2_0_0_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
while.body12:3 %tmp_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
while.body12:4 %tmp2_0_ret4 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="tmp2_0_ret4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body12:5 %icmp_ln4379 = icmp_eq  i32 %tmp_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln4379"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body12:6 %br_ln4379 = br i1 %icmp_ln4379, void %while.cond9, void %cleanup94.loopexit17

]]></Node>
<StgValue><ssdm name="br_ln4379"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.cond9:0 %specloopname_ln4376 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln4376"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond9:1 %depth_3 = add i32 %depth_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="depth_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond9:2 %icmp_ln4378 = icmp_ugt  i32 %depth_2, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln4378"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond9:3 %br_ln4378 = br i1 %icmp_ln4378, void %while.end18, void %while.cond9.while.body12_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln4378"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.cond9.while.body12_crit_edge:0 %store_ln4378 = store i32 %tmp2_0_ret4, i32 %tmp2_0_0

]]></Node>
<StgValue><ssdm name="store_ln4378"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.cond9.while.body12_crit_edge:1 %store_ln4378 = store i32 %depth_3, i32 %depth

]]></Node>
<StgValue><ssdm name="store_ln4378"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
while.cond9.while.body12_crit_edge:2 %br_ln4378 = br void %while.body12

]]></Node>
<StgValue><ssdm name="br_ln4378"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
cleanup94.loopexit17:0 %br_ln0 = br void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
while.end18:0 %call_ret2 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 1, i32 %vla18, i32 %tmp2_0_ret4, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
while.end18:0 %call_ret2 = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 1, i32 %vla18, i32 %tmp2_0_ret4, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
while.end18:1 %tmp_2 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
while.end18:2 %tmp2_0_ret2 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="tmp2_0_ret2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end18:3 %icmp_ln4384 = icmp_eq  i32 %tmp_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln4384"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end18:4 %br_ln4384 = br i1 %icmp_ln4384, void %if.end23, void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln4384"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.end23:0 %call_ret = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 0, i32 %vla18, i32 %tmp2_0_ret2, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="10" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="31" op_11_bw="64" op_12_bw="64" op_13_bw="9" op_14_bw="13" op_15_bw="5" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.end23:0 %call_ret = call i64 @solve_NTRU_all.1, i8 %f, i8 %g, i32 0, i32 %vla18, i32 %tmp2_0_ret2, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
if.end23:1 %tmp_3 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end23:2 %icmp_ln4388 = icmp_eq  i32 %tmp_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln4388"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end23:3 %br_ln4388 = br i1 %icmp_ln4388, void %for.body.i.preheader, void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln4388"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="32">
<![CDATA[
for.body.i.preheader:0 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i.preheader:1 %store_ln2385 = store i11 0, i11 %u

]]></Node>
<StgValue><ssdm name="store_ln2385"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.preheader:2 %br_ln2385 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body.i:0 %u_174 = load i11 %u

]]></Node>
<StgValue><ssdm name="u_174"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="11">
<![CDATA[
for.body.i:1 %zext_ln2385 = zext i11 %u_174

]]></Node>
<StgValue><ssdm name="zext_ln2385"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i:2 %icmp_ln2385 = icmp_eq  i11 %u_174, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2385"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i:4 %u_175 = add i11 %u_174, i11 1

]]></Node>
<StgValue><ssdm name="u_175"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:5 %br_ln2385 = br i1 %icmp_ln2385, void %for.body.i.split, void %for.body.i44.preheader

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:1 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2385

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:2 %w = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="32">
<![CDATA[
for.body.i44.preheader:0 %u_103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_103"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i44.preheader:1 %store_ln2385 = store i11 0, i11 %u_103

]]></Node>
<StgValue><ssdm name="store_ln2385"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.body.i44.preheader:2 %br_ln2385 = br void %for.body.i44

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:0 %specloopname_ln2382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln2382"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:2 %w = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split:3 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 30

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.body.i.split:4 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_158, i31 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:5 %w_51 = or i32 %w, i32 %and_ln

]]></Node>
<StgValue><ssdm name="w_51"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:6 %add_ln2389 = add i32 %w_51, i32 127

]]></Node>
<StgValue><ssdm name="add_ln2389"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:7 %icmp_ln2389 = icmp_ugt  i32 %add_ln2389, i32 254

]]></Node>
<StgValue><ssdm name="icmp_ln2389"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:8 %br_ln2389 = br i1 %icmp_ln2389, void %for.inc.i, void %if.then38.loopexit16

]]></Node>
<StgValue><ssdm name="br_ln2389"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i:0 %trunc_ln2392 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="trunc_ln2392"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:1 %F_upper_addr = getelementptr i8 %F_upper, i64 0, i64 %zext_ln2385

]]></Node>
<StgValue><ssdm name="F_upper_addr"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i:2 %store_ln2392 = store i8 %trunc_ln2392, i10 %F_upper_addr

]]></Node>
<StgValue><ssdm name="store_ln2392"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:3 %store_ln2385 = store i11 %u_175, i11 %u

]]></Node>
<StgValue><ssdm name="store_ln2385"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:4 %br_ln2385 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.then38.loopexit16:0 %br_ln0 = br void %if.then38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body.i44:0 %u_176 = load i11 %u_103

]]></Node>
<StgValue><ssdm name="u_176"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
for.body.i44:1 %zext_ln2385_1 = zext i11 %u_176

]]></Node>
<StgValue><ssdm name="zext_ln2385_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i44:2 %icmp_ln2385_1 = icmp_eq  i11 %u_176, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln2385_1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i44:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i44:4 %u_177 = add i11 %u_176, i11 1

]]></Node>
<StgValue><ssdm name="u_177"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i44:5 %br_ln2385 = br i1 %icmp_ln2385_1, void %for.body.i44.split, void %if.end40

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="11">
<![CDATA[
for.body.i44.split:1 %trunc_ln2388 = trunc i11 %u_176

]]></Node>
<StgValue><ssdm name="trunc_ln2388"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.body.i44.split:2 %zext_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln2388

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.body.i44.split:3 %zext_ln2310 = zext i11 %zext_ln

]]></Node>
<StgValue><ssdm name="zext_ln2310"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i44.split:4 %vla18_addr_273 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2310

]]></Node>
<StgValue><ssdm name="vla18_addr_273"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.body.i44.split:5 %w_41 = load i13 %vla18_addr_273

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
if.end40:0 %z_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_47"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32">
<![CDATA[
if.end40:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end40:2 %store_ln808 = store i6 30, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end40:3 %store_ln808 = store i32 10239, i32 %z_47

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.end40:4 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i44.split:0 %specloopname_ln2382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln2382"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.body.i44.split:5 %w_41 = load i13 %vla18_addr_273

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i44.split:6 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_41, i32 30

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.body.i44.split:7 %and_ln2311_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_159, i31 0

]]></Node>
<StgValue><ssdm name="and_ln2311_2"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i44.split:8 %w_52 = or i32 %w_41, i32 %and_ln2311_2

]]></Node>
<StgValue><ssdm name="w_52"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i44.split:9 %add_ln2389_1 = add i32 %w_52, i32 127

]]></Node>
<StgValue><ssdm name="add_ln2389_1"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i44.split:10 %icmp_ln2389_1 = icmp_ugt  i32 %add_ln2389_1, i32 254

]]></Node>
<StgValue><ssdm name="icmp_ln2389_1"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i44.split:11 %br_ln2389 = br i1 %icmp_ln2389_1, void %for.inc.i53, void %if.then38.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2389"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
for.inc.i53:0 %trunc_ln2392_1 = trunc i32 %w_41

]]></Node>
<StgValue><ssdm name="trunc_ln2392_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i53:1 %G_upper_addr = getelementptr i8 %G_upper, i64 0, i64 %zext_ln2385_1

]]></Node>
<StgValue><ssdm name="G_upper_addr"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i53:2 %store_ln2392 = store i8 %trunc_ln2392_1, i10 %G_upper_addr

]]></Node>
<StgValue><ssdm name="store_ln2392"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i53:3 %store_ln2385 = store i11 %u_177, i11 %u_103

]]></Node>
<StgValue><ssdm name="store_ln2385"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i53:4 %br_ln2385 = br void %for.body.i44

]]></Node>
<StgValue><ssdm name="br_ln2385"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2389_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
if.then38.loopexit:0 %br_ln0 = br void %if.then38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2389_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then38:0 %br_ln4411 = br void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln4411"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_8 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.i:1 %sext_ln808 = sext i6 %i_8

]]></Node>
<StgValue><ssdm name="sext_ln808"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc.i.i:2 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_8, i32 5

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:4 %br_ln808 = br i1 %tmp_160, void %for.inc.i.i.split, void %modp_div.exit.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %z_47_load_1 = load i32 %z_47

]]></Node>
<StgValue><ssdm name="z_47_load_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:2 %z_63 = call i32 @modp_montymul, i32 %z_47_load_1, i32 %z_47_load_1, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z_63"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:3 %z2 = call i32 @modp_montymul, i32 %z_63, i32 1968792473, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:4 %xor_ln813 = xor i32 %z2, i32 %z_63

]]></Node>
<StgValue><ssdm name="xor_ln813"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:5 %lshr_ln813 = lshr i32 2147473407, i32 %sext_ln808

]]></Node>
<StgValue><ssdm name="lshr_ln813"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32">
<![CDATA[
for.inc.i.i.split:6 %trunc_ln813 = trunc i32 %lshr_ln813

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:7 %select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:8 %and_ln813 = and i32 %xor_ln813, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="and_ln813"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:9 %z_64 = xor i32 %and_ln813, i32 %z_63

]]></Node>
<StgValue><ssdm name="z_64"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.i.split:10 %i_9 = add i6 %i_8, i6 63

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:11 %store_ln808 = store i6 %i_9, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="32">
<![CDATA[
modp_div.exit.i:0 %u_105 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_105"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
modp_div.exit.i:1 %x1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
modp_div.exit.i:2 %x2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
modp_div.exit.i:3 %z_47_load = load i32 %z_47

]]></Node>
<StgValue><ssdm name="z_47_load"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:4 %z_62 = call i32 @modp_montymul, i32 %z_47_load, i32 1, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z_62"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:5 %ig = call i32 @modp_montymul, i32 104837121, i32 %z_62, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="ig"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
modp_div.exit.i:6 %store_ln962 = store i32 10239, i32 %x2

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
modp_div.exit.i:7 %store_ln962 = store i32 10239, i32 %x1

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
modp_div.exit.i:8 %store_ln962 = store i11 0, i11 %u_105

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
modp_div.exit.i:9 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln803"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:12 %store_ln808 = store i32 %z_64, i32 %z_47

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:13 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %u_178 = load i11 %u_105

]]></Node>
<StgValue><ssdm name="u_178"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
for.inc15.i:1 %zext_ln962 = zext i11 %u_178

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:2 %icmp_ln962 = icmp_eq  i11 %u_178, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln962"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:4 %u_179 = add i11 %u_178, i11 1

]]></Node>
<StgValue><ssdm name="u_179"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:5 %br_ln962 = br i1 %icmp_ln962, void %for.inc15.i.split, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %REV10_addr = getelementptr i10 %REV10, i64 0, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="REV10_addr"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:16 %store_ln962 = store i11 %u_179, i11 %u_105

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32">
<![CDATA[
for.inc.preheader:0 %u_034 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_034"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.preheader:1 %store_ln4432 = store i11 0, i11 %u_034

]]></Node>
<StgValue><ssdm name="store_ln4432"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:2 %br_ln4432 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln4432"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc15.i.split:0 %x1_load = load i32 %x1

]]></Node>
<StgValue><ssdm name="x1_load"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc15.i.split:1 %x2_load = load i32 %x2

]]></Node>
<StgValue><ssdm name="x2_load"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:2 %specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln942"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.i.split:5 %zext_ln966 = zext i10 %v

]]></Node>
<StgValue><ssdm name="zext_ln966"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
for.inc15.i.split:6 %zext_ln967_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 4, i10 %v

]]></Node>
<StgValue><ssdm name="zext_ln967_cast"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:7 %zext_ln967 = zext i13 %zext_ln967_cast

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:8 %vla18_addr_274 = getelementptr i32 %vla18, i64 0, i64 %zext_ln967

]]></Node>
<StgValue><ssdm name="vla18_addr_274"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc15.i.split:9 %store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_274, i32 %x1_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln967"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:10 %vla18_addr_275 = getelementptr i32 %vla18, i64 0, i64 %zext_ln966

]]></Node>
<StgValue><ssdm name="vla18_addr_275"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc15.i.split:11 %store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_275, i32 %x2_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln968"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:12 %x1_1 = call i32 @modp_montymul, i32 %x1_load, i32 1968792473, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="x1_1"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:13 %x2_1 = call i32 @modp_montymul, i32 %x2_load, i32 %ig, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:14 %store_ln962 = store i32 %x2_1, i32 %x2

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:15 %store_ln962 = store i32 %x1_1, i32 %x1

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.split:17 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %u_180 = load i11 %u_034

]]></Node>
<StgValue><ssdm name="u_180"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="11">
<![CDATA[
for.inc:1 %zext_ln4432 = zext i11 %u_180

]]></Node>
<StgValue><ssdm name="zext_ln4432"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %icmp_ln4432 = icmp_eq  i11 %u_180, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4432"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %u_181 = add i11 %u_180, i11 1

]]></Node>
<StgValue><ssdm name="u_181"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln4432 = br i1 %icmp_ln4432, void %for.inc.split, void %for.inc69.preheader

]]></Node>
<StgValue><ssdm name="br_ln4432"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %G_upper_addr_1 = getelementptr i8 %G_upper, i64 0, i64 %zext_ln4432

]]></Node>
<StgValue><ssdm name="G_upper_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:2 %w_43 = load i10 %G_upper_addr_1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln4432 = store i11 %u_181, i11 %u_034

]]></Node>
<StgValue><ssdm name="store_ln4432"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="32">
<![CDATA[
for.inc69.preheader:0 %u_108 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_108"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc69.preheader:1 %store_ln4435 = store i11 0, i11 %u_108

]]></Node>
<StgValue><ssdm name="store_ln4435"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
for.inc69.preheader:2 %br_ln4435 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln4435"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln4345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln4345"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:2 %w_43 = load i10 %G_upper_addr_1

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:3 %sext_ln4433 = sext i8 %w_43

]]></Node>
<StgValue><ssdm name="sext_ln4433"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split:4 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_43, i32 7

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:5 %select_ln635 = select i1 %tmp_161, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %w_44 = add i32 %select_ln635, i32 %sext_ln4433

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %vla18_addr_276 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4432

]]></Node>
<StgValue><ssdm name="vla18_addr_276"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:8 %store_ln4433 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_276, i32 %w_44, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4433"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln4432 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln4432"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc69:0 %u_182 = load i11 %u_108

]]></Node>
<StgValue><ssdm name="u_182"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="11">
<![CDATA[
for.inc69:1 %zext_ln4435 = zext i11 %u_182

]]></Node>
<StgValue><ssdm name="zext_ln4435"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc69:2 %icmp_ln4435 = icmp_eq  i11 %u_182, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4435"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc69:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc69:4 %u_183 = add i11 %u_182, i11 1

]]></Node>
<StgValue><ssdm name="u_183"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69:5 %br_ln4435 = br i1 %icmp_ln4435, void %for.inc69.split, void %for.end71

]]></Node>
<StgValue><ssdm name="br_ln4435"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:1 %f_addr11 = getelementptr i8 %f, i64 0, i64 %zext_ln4435

]]></Node>
<StgValue><ssdm name="f_addr11"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:2 %w_45 = load i10 %f_addr11

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:12 %g_addr14 = getelementptr i8 %g, i64 0, i64 %zext_ln4435

]]></Node>
<StgValue><ssdm name="g_addr14"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:13 %w_47 = load i10 %g_addr14

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:22 %F_upper_addr_1 = getelementptr i8 %F_upper, i64 0, i64 %zext_ln4435

]]></Node>
<StgValue><ssdm name="F_upper_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:23 %w_49 = load i10 %F_upper_addr_1

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc69.split:33 %store_ln4435 = store i11 %u_183, i11 %u_108

]]></Node>
<StgValue><ssdm name="store_ln4435"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="32">
<![CDATA[
for.end71:0 %u_110 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_110"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end71:1 %call_ln4442 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4442"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end71:5 %store_ln4447 = store i11 0, i11 %u_110

]]></Node>
<StgValue><ssdm name="store_ln4447"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="226" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:2 %w_45 = load i10 %f_addr11

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
for.inc69.split:3 %sext_ln4436 = sext i8 %w_45

]]></Node>
<StgValue><ssdm name="sext_ln4436"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc69.split:4 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_45, i32 7

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:5 %select_ln635_15 = select i1 %tmp_162, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_15"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:6 %w_46 = add i32 %select_ln635_15, i32 %sext_ln4436

]]></Node>
<StgValue><ssdm name="w_46"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="11">
<![CDATA[
for.inc69.split:7 %trunc_ln4436 = trunc i11 %u_182

]]></Node>
<StgValue><ssdm name="trunc_ln4436"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.inc69.split:8 %zext_ln46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln4436

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="11">
<![CDATA[
for.inc69.split:9 %zext_ln4436 = zext i11 %zext_ln46

]]></Node>
<StgValue><ssdm name="zext_ln4436"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:10 %vla18_addr_277 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4436

]]></Node>
<StgValue><ssdm name="vla18_addr_277"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc69.split:11 %store_ln4436 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_277, i32 %w_46, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4436"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:13 %w_47 = load i10 %g_addr14

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
for.inc69.split:14 %sext_ln4437 = sext i8 %w_47

]]></Node>
<StgValue><ssdm name="sext_ln4437"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc69.split:15 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_47, i32 7

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:16 %select_ln635_16 = select i1 %tmp_163, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_16"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:17 %w_48 = add i32 %select_ln635_16, i32 %sext_ln4437

]]></Node>
<StgValue><ssdm name="w_48"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.inc69.split:18 %zext_ln47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln4436

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
for.inc69.split:19 %zext_ln4437 = zext i12 %zext_ln47

]]></Node>
<StgValue><ssdm name="zext_ln4437"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:20 %vla18_addr_278 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4437

]]></Node>
<StgValue><ssdm name="vla18_addr_278"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc69.split:21 %store_ln4437 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_278, i32 %w_48, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4437"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="10">
<![CDATA[
for.inc69.split:23 %w_49 = load i10 %F_upper_addr_1

]]></Node>
<StgValue><ssdm name="w_49"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
for.inc69.split:24 %sext_ln4438 = sext i8 %w_49

]]></Node>
<StgValue><ssdm name="sext_ln4438"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc69.split:25 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_49, i32 7

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:26 %select_ln635_17 = select i1 %tmp_164, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_17"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc69.split:27 %w_50 = add i32 %select_ln635_17, i32 %sext_ln4438

]]></Node>
<StgValue><ssdm name="w_50"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.split:0 %specloopname_ln4345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln4345"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc69.split:28 %or_ln4438 = or i11 %u_182, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln4438"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="11">
<![CDATA[
for.inc69.split:29 %sext_ln4438_1 = sext i11 %or_ln4438

]]></Node>
<StgValue><ssdm name="sext_ln4438_1"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
for.inc69.split:30 %zext_ln4438 = zext i12 %sext_ln4438_1

]]></Node>
<StgValue><ssdm name="zext_ln4438"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:31 %vla18_addr_279 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4438

]]></Node>
<StgValue><ssdm name="vla18_addr_279"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc69.split:32 %store_ln4438 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_279, i32 %w_50, i4 15

]]></Node>
<StgValue><ssdm name="store_ln4438"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
for.inc69.split:34 %br_ln4435 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln4435"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="257" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end71:1 %call_ln4442 = call void @modp_NTT2_ext.1, i32 %vla18, i15 4096, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4442"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="258" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:2 %call_ln4443 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4443"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="259" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:2 %call_ln4443 = call void @modp_NTT2_ext.1, i32 %vla18, i15 8192, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4443"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="260" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:3 %call_ln4444 = call void @modp_NTT2_ext.1, i32 %vla18, i15 12288, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4444"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="261" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:3 %call_ln4444 = call void @modp_NTT2_ext.1, i32 %vla18, i15 12288, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4444"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="262" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:4 %call_ln4445 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4445"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="263" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end71:4 %call_ln4445 = call void @modp_NTT2_ext.1, i32 %vla18, i15 0, i8 1, i15 16384, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln4445"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
for.end71:6 %br_ln4447 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln4447"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body75:0 %u_184 = load i11 %u_110

]]></Node>
<StgValue><ssdm name="u_184"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="11">
<![CDATA[
for.body75:1 %zext_ln4447 = zext i11 %u_184

]]></Node>
<StgValue><ssdm name="zext_ln4447"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body75:2 %icmp_ln4447 = icmp_eq  i11 %u_184, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln4447"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body75:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body75:4 %u_185 = add i11 %u_184, i11 1

]]></Node>
<StgValue><ssdm name="u_185"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75:5 %br_ln4447 = br i1 %icmp_ln4447, void %for.body75.split, void %cleanup94.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4447"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="11">
<![CDATA[
for.body75.split:1 %trunc_ln4450 = trunc i11 %u_184

]]></Node>
<StgValue><ssdm name="trunc_ln4450"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.body75.split:2 %zext_ln48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %trunc_ln4450

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="11">
<![CDATA[
for.body75.split:3 %zext_ln4450 = zext i11 %zext_ln48

]]></Node>
<StgValue><ssdm name="zext_ln4450"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split:4 %vla18_addr_280 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4450

]]></Node>
<StgValue><ssdm name="vla18_addr_280"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:5 %vla18_load = load i13 %vla18_addr_280

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split:6 %vla18_addr_281 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4447

]]></Node>
<StgValue><ssdm name="vla18_addr_281"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:7 %vla18_load_186 = load i13 %vla18_addr_281

]]></Node>
<StgValue><ssdm name="vla18_load_186"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="278" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:5 %vla18_load = load i13 %vla18_addr_280

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:7 %vla18_load_186 = load i13 %vla18_addr_281

]]></Node>
<StgValue><ssdm name="vla18_load_186"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body75.split:8 %a_assign_9 = call i32 @modp_montymul, i32 %vla18_load, i32 %vla18_load_186, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="a_assign_9"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
for.body75.split:9 %zext_ln49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 2, i10 %trunc_ln4450

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
for.body75.split:10 %zext_ln4451 = zext i12 %zext_ln49

]]></Node>
<StgValue><ssdm name="zext_ln4451"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split:11 %vla18_addr_282 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4451

]]></Node>
<StgValue><ssdm name="vla18_addr_282"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:12 %vla18_load_187 = load i13 %vla18_addr_282

]]></Node>
<StgValue><ssdm name="vla18_load_187"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body75.split:13 %or_ln4451 = or i11 %u_184, i11 1024

]]></Node>
<StgValue><ssdm name="or_ln4451"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
for.body75.split:14 %sext_ln4451 = sext i11 %or_ln4451

]]></Node>
<StgValue><ssdm name="sext_ln4451"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="12">
<![CDATA[
for.body75.split:15 %zext_ln4451_1 = zext i12 %sext_ln4451

]]></Node>
<StgValue><ssdm name="zext_ln4451_1"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split:16 %vla18_addr_283 = getelementptr i32 %vla18, i64 0, i64 %zext_ln4451_1

]]></Node>
<StgValue><ssdm name="vla18_addr_283"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:17 %vla18_load_188 = load i13 %vla18_addr_283

]]></Node>
<StgValue><ssdm name="vla18_load_188"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="290" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body75.split:0 %specloopname_ln4345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln4345"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:12 %vla18_load_187 = load i13 %vla18_addr_282

]]></Node>
<StgValue><ssdm name="vla18_load_187"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="13">
<![CDATA[
for.body75.split:17 %vla18_load_188 = load i13 %vla18_addr_283

]]></Node>
<StgValue><ssdm name="vla18_load_188"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body75.split:18 %b_assign_8 = call i32 @modp_montymul, i32 %vla18_load_187, i32 %vla18_load_188, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="b_assign_8"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split:19 %sub_ln697 = sub i32 %a_assign_9, i32 %b_assign_8

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split:20 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split:21 %select_ln697 = select i1 %tmp_165, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split:22 %z_65 = add i32 %select_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="z_65"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split:23 %icmp_ln4452 = icmp_eq  i32 %z_65, i32 1916765260

]]></Node>
<StgValue><ssdm name="icmp_ln4452"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75.split:24 %br_ln4452 = br i1 %icmp_ln4452, void %cleanup94.loopexit, void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln4452"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
<literal name="icmp_ln4452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90:0 %store_ln4447 = store i11 %u_185, i11 %u_110

]]></Node>
<StgValue><ssdm name="store_ln4447"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="0"/>
<literal name="icmp_ln4452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
for.inc90:1 %br_ln4447 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln4447"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
cleanup94.loopexit:0 %tmp2_0_2_ph = phi i6 35, void %for.body75, i6 6, void %for.body75.split

]]></Node>
<StgValue><ssdm name="tmp2_0_2_ph"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
cleanup94.loopexit:1 %retval_5_ph = phi i1 1, void %for.body75, i1 0, void %for.body75.split

]]></Node>
<StgValue><ssdm name="retval_5_ph"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="0"/>
<literal name="icmp_ln4379" val="0"/>
<literal name="icmp_ln4384" val="0"/>
<literal name="icmp_ln4388" val="0"/>
<literal name="icmp_ln2385" val="1"/>
<literal name="icmp_ln2385_1" val="1"/>
<literal name="icmp_ln4447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
cleanup94.loopexit:2 %br_ln0 = br void %cleanup94

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0">
<![CDATA[
cleanup94:0 %tmp2_0_2 = phi i6 5, void %if.then38, i6 0, void %entry, i6 3, void %while.end18, i6 4, void %if.end23, i6 %tmp2_0_2_ph, void %cleanup94.loopexit, i6 2, void %cleanup94.loopexit17

]]></Node>
<StgValue><ssdm name="tmp2_0_2"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
cleanup94:1 %retval_5 = phi i1 0, void %if.then38, i1 0, void %entry, i1 0, void %while.end18, i1 0, void %if.end23, i1 %retval_5_ph, void %cleanup94.loopexit, i1 0, void %cleanup94.loopexit17

]]></Node>
<StgValue><ssdm name="retval_5"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1">
<![CDATA[
cleanup94:2 %zext_ln4459 = zext i1 %retval_5

]]></Node>
<StgValue><ssdm name="zext_ln4459"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="6">
<![CDATA[
cleanup94:3 %sext_ln4459 = sext i6 %tmp2_0_2

]]></Node>
<StgValue><ssdm name="sext_ln4459"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="7">
<![CDATA[
cleanup94:4 %zext_ln4459_1 = zext i7 %sext_ln4459

]]></Node>
<StgValue><ssdm name="zext_ln4459_1"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
cleanup94:5 %mrv = insertvalue i64 <undef>, i32 %zext_ln4459

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
cleanup94:6 %mrv_1 = insertvalue i64 %mrv, i32 %zext_ln4459_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4452" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4447" val="1"/>
</and_exp><and_exp><literal name="icmp_ln2385_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln2385" val="0"/>
</and_exp><and_exp><literal name="icmp_ln4388" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4384" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4379" val="1"/>
</and_exp><and_exp><literal name="icmp_ln4354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64">
<![CDATA[
cleanup94:7 %ret_ln4459 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln4459"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
