

================================================================
== Vivado HLS Report for 'shift_line_buffer_ap_fixed_ap_fixed_config6_s'
================================================================
* Date:           Tue Apr 13 22:10:52 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.611 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_V_read_2 = call i4096 @_ssdm_op_Read.ap_auto.i4096(i4096 %kernel_window_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 2 'read' 'kernel_window_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_large.h:59]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i1024 %data_V_read_2 to i16" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_0, i64 0, i64 15), i16 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 6 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 7 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.61ns)   --->   "%DataOut_V_127 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_1, i64 0, i64 15), i16 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 8 'memshiftread' 'DataOut_V_127' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%DataIn_V_assign_63 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 32, i32 47)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 9 'partselect' 'DataIn_V_assign_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.61ns)   --->   "%DataOut_V_128 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_2, i64 0, i64 15), i16 %DataIn_V_assign_63, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 10 'memshiftread' 'DataOut_V_128' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DataIn_V_assign_64 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 48, i32 63)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 11 'partselect' 'DataIn_V_assign_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%DataOut_V_129 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_3, i64 0, i64 15), i16 %DataIn_V_assign_64, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 12 'memshiftread' 'DataOut_V_129' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%DataIn_V_assign_65 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 64, i32 79)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 13 'partselect' 'DataIn_V_assign_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%DataOut_V_130 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_4, i64 0, i64 15), i16 %DataIn_V_assign_65, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 14 'memshiftread' 'DataOut_V_130' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%DataIn_V_assign_66 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 80, i32 95)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 15 'partselect' 'DataIn_V_assign_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%DataOut_V_131 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_5, i64 0, i64 15), i16 %DataIn_V_assign_66, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 16 'memshiftread' 'DataOut_V_131' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataIn_V_assign_67 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 96, i32 111)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 17 'partselect' 'DataIn_V_assign_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%DataOut_V_132 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_6, i64 0, i64 15), i16 %DataIn_V_assign_67, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 18 'memshiftread' 'DataOut_V_132' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DataIn_V_assign_68 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 112, i32 127)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 19 'partselect' 'DataIn_V_assign_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%DataOut_V_133 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_7, i64 0, i64 15), i16 %DataIn_V_assign_68, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 20 'memshiftread' 'DataOut_V_133' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataIn_V_assign_69 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 128, i32 143)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 21 'partselect' 'DataIn_V_assign_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.61ns)   --->   "%DataOut_V_134 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_8, i64 0, i64 15), i16 %DataIn_V_assign_69, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 22 'memshiftread' 'DataOut_V_134' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataIn_V_assign_70 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 144, i32 159)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 23 'partselect' 'DataIn_V_assign_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%DataOut_V_135 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_9, i64 0, i64 15), i16 %DataIn_V_assign_70, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 24 'memshiftread' 'DataOut_V_135' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%DataIn_V_assign_71 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 160, i32 175)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 25 'partselect' 'DataIn_V_assign_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.61ns)   --->   "%DataOut_V_136 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_10, i64 0, i64 15), i16 %DataIn_V_assign_71, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 26 'memshiftread' 'DataOut_V_136' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%DataIn_V_assign_72 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 176, i32 191)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 27 'partselect' 'DataIn_V_assign_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.61ns)   --->   "%DataOut_V_137 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_11, i64 0, i64 15), i16 %DataIn_V_assign_72, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 28 'memshiftread' 'DataOut_V_137' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%DataIn_V_assign_73 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 192, i32 207)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 29 'partselect' 'DataIn_V_assign_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%DataOut_V_138 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_12, i64 0, i64 15), i16 %DataIn_V_assign_73, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 30 'memshiftread' 'DataOut_V_138' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataIn_V_assign_74 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 208, i32 223)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 31 'partselect' 'DataIn_V_assign_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.61ns)   --->   "%DataOut_V_139 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_13, i64 0, i64 15), i16 %DataIn_V_assign_74, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 32 'memshiftread' 'DataOut_V_139' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataIn_V_assign_75 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 224, i32 239)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 33 'partselect' 'DataIn_V_assign_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.61ns)   --->   "%DataOut_V_140 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_14, i64 0, i64 15), i16 %DataIn_V_assign_75, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 34 'memshiftread' 'DataOut_V_140' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%DataIn_V_assign_76 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 240, i32 255)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 35 'partselect' 'DataIn_V_assign_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%DataOut_V_141 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_15, i64 0, i64 15), i16 %DataIn_V_assign_76, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 36 'memshiftread' 'DataOut_V_141' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%DataIn_V_assign_77 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 256, i32 271)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 37 'partselect' 'DataIn_V_assign_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%DataOut_V_142 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_16, i64 0, i64 15), i16 %DataIn_V_assign_77, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 38 'memshiftread' 'DataOut_V_142' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%DataIn_V_assign_78 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 272, i32 287)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 39 'partselect' 'DataIn_V_assign_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.61ns)   --->   "%DataOut_V_143 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_17, i64 0, i64 15), i16 %DataIn_V_assign_78, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 40 'memshiftread' 'DataOut_V_143' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%DataIn_V_assign_79 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 288, i32 303)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 41 'partselect' 'DataIn_V_assign_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%DataOut_V_144 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_18, i64 0, i64 15), i16 %DataIn_V_assign_79, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 42 'memshiftread' 'DataOut_V_144' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%DataIn_V_assign_80 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 304, i32 319)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 43 'partselect' 'DataIn_V_assign_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.61ns)   --->   "%DataOut_V_145 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_19, i64 0, i64 15), i16 %DataIn_V_assign_80, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 44 'memshiftread' 'DataOut_V_145' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%DataIn_V_assign_81 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 320, i32 335)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 45 'partselect' 'DataIn_V_assign_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.61ns)   --->   "%DataOut_V_146 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_20, i64 0, i64 15), i16 %DataIn_V_assign_81, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 46 'memshiftread' 'DataOut_V_146' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%DataIn_V_assign_82 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 336, i32 351)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 47 'partselect' 'DataIn_V_assign_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.61ns)   --->   "%DataOut_V_147 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_21, i64 0, i64 15), i16 %DataIn_V_assign_82, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 48 'memshiftread' 'DataOut_V_147' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%DataIn_V_assign_83 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 352, i32 367)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 49 'partselect' 'DataIn_V_assign_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.61ns)   --->   "%DataOut_V_148 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_22, i64 0, i64 15), i16 %DataIn_V_assign_83, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 50 'memshiftread' 'DataOut_V_148' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%DataIn_V_assign_84 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 368, i32 383)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 51 'partselect' 'DataIn_V_assign_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%DataOut_V_149 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_23, i64 0, i64 15), i16 %DataIn_V_assign_84, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 52 'memshiftread' 'DataOut_V_149' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%DataIn_V_assign_85 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 384, i32 399)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 53 'partselect' 'DataIn_V_assign_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%DataOut_V_150 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_24, i64 0, i64 15), i16 %DataIn_V_assign_85, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 54 'memshiftread' 'DataOut_V_150' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%DataIn_V_assign_86 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 400, i32 415)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 55 'partselect' 'DataIn_V_assign_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.61ns)   --->   "%DataOut_V_151 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_25, i64 0, i64 15), i16 %DataIn_V_assign_86, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 56 'memshiftread' 'DataOut_V_151' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%DataIn_V_assign_87 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 416, i32 431)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 57 'partselect' 'DataIn_V_assign_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.61ns)   --->   "%DataOut_V_152 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_26, i64 0, i64 15), i16 %DataIn_V_assign_87, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 58 'memshiftread' 'DataOut_V_152' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%DataIn_V_assign_88 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 432, i32 447)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 59 'partselect' 'DataIn_V_assign_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%DataOut_V_153 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_27, i64 0, i64 15), i16 %DataIn_V_assign_88, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 60 'memshiftread' 'DataOut_V_153' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%DataIn_V_assign_89 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 448, i32 463)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 61 'partselect' 'DataIn_V_assign_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.61ns)   --->   "%DataOut_V_154 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_28, i64 0, i64 15), i16 %DataIn_V_assign_89, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 62 'memshiftread' 'DataOut_V_154' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%DataIn_V_assign_90 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 464, i32 479)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 63 'partselect' 'DataIn_V_assign_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.61ns)   --->   "%DataOut_V_155 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_29, i64 0, i64 15), i16 %DataIn_V_assign_90, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 64 'memshiftread' 'DataOut_V_155' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%DataIn_V_assign_91 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 480, i32 495)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 65 'partselect' 'DataIn_V_assign_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.61ns)   --->   "%DataOut_V_156 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_30, i64 0, i64 15), i16 %DataIn_V_assign_91, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 66 'memshiftread' 'DataOut_V_156' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%DataIn_V_assign_92 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 496, i32 511)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 67 'partselect' 'DataIn_V_assign_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.61ns)   --->   "%DataOut_V_157 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_31, i64 0, i64 15), i16 %DataIn_V_assign_92, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 68 'memshiftread' 'DataOut_V_157' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%DataIn_V_assign_93 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 512, i32 527)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 69 'partselect' 'DataIn_V_assign_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.61ns)   --->   "%DataOut_V_158 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_32, i64 0, i64 15), i16 %DataIn_V_assign_93, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 70 'memshiftread' 'DataOut_V_158' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%DataIn_V_assign_94 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 528, i32 543)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 71 'partselect' 'DataIn_V_assign_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.61ns)   --->   "%DataOut_V_159 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_33, i64 0, i64 15), i16 %DataIn_V_assign_94, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 72 'memshiftread' 'DataOut_V_159' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%DataIn_V_assign_95 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 544, i32 559)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 73 'partselect' 'DataIn_V_assign_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.61ns)   --->   "%DataOut_V_160 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_34, i64 0, i64 15), i16 %DataIn_V_assign_95, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 74 'memshiftread' 'DataOut_V_160' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%DataIn_V_assign_96 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 560, i32 575)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 75 'partselect' 'DataIn_V_assign_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.61ns)   --->   "%DataOut_V_161 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_35, i64 0, i64 15), i16 %DataIn_V_assign_96, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 76 'memshiftread' 'DataOut_V_161' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%DataIn_V_assign_97 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 576, i32 591)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 77 'partselect' 'DataIn_V_assign_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.61ns)   --->   "%DataOut_V_162 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_36, i64 0, i64 15), i16 %DataIn_V_assign_97, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 78 'memshiftread' 'DataOut_V_162' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%DataIn_V_assign_98 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 592, i32 607)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 79 'partselect' 'DataIn_V_assign_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.61ns)   --->   "%DataOut_V_163 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_37, i64 0, i64 15), i16 %DataIn_V_assign_98, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 80 'memshiftread' 'DataOut_V_163' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%DataIn_V_assign_99 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 608, i32 623)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 81 'partselect' 'DataIn_V_assign_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.61ns)   --->   "%DataOut_V_164 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_38, i64 0, i64 15), i16 %DataIn_V_assign_99, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 82 'memshiftread' 'DataOut_V_164' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%DataIn_V_assign_100 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 624, i32 639)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 83 'partselect' 'DataIn_V_assign_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.61ns)   --->   "%DataOut_V_165 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_39, i64 0, i64 15), i16 %DataIn_V_assign_100, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 84 'memshiftread' 'DataOut_V_165' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%DataIn_V_assign_101 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 640, i32 655)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 85 'partselect' 'DataIn_V_assign_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.61ns)   --->   "%DataOut_V_166 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_40, i64 0, i64 15), i16 %DataIn_V_assign_101, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 86 'memshiftread' 'DataOut_V_166' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%DataIn_V_assign_102 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 656, i32 671)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 87 'partselect' 'DataIn_V_assign_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.61ns)   --->   "%DataOut_V_167 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_41, i64 0, i64 15), i16 %DataIn_V_assign_102, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 88 'memshiftread' 'DataOut_V_167' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%DataIn_V_assign_103 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 672, i32 687)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 89 'partselect' 'DataIn_V_assign_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.61ns)   --->   "%DataOut_V_168 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_42, i64 0, i64 15), i16 %DataIn_V_assign_103, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 90 'memshiftread' 'DataOut_V_168' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%DataIn_V_assign_104 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 688, i32 703)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 91 'partselect' 'DataIn_V_assign_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.61ns)   --->   "%DataOut_V_169 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_43, i64 0, i64 15), i16 %DataIn_V_assign_104, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 92 'memshiftread' 'DataOut_V_169' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%DataIn_V_assign_105 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 704, i32 719)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 93 'partselect' 'DataIn_V_assign_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.61ns)   --->   "%DataOut_V_170 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_44, i64 0, i64 15), i16 %DataIn_V_assign_105, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 94 'memshiftread' 'DataOut_V_170' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%DataIn_V_assign_106 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 720, i32 735)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 95 'partselect' 'DataIn_V_assign_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.61ns)   --->   "%DataOut_V_171 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_45, i64 0, i64 15), i16 %DataIn_V_assign_106, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 96 'memshiftread' 'DataOut_V_171' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%DataIn_V_assign_107 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 736, i32 751)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 97 'partselect' 'DataIn_V_assign_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.61ns)   --->   "%DataOut_V_172 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_46, i64 0, i64 15), i16 %DataIn_V_assign_107, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 98 'memshiftread' 'DataOut_V_172' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%DataIn_V_assign_108 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 752, i32 767)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 99 'partselect' 'DataIn_V_assign_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.61ns)   --->   "%DataOut_V_173 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_47, i64 0, i64 15), i16 %DataIn_V_assign_108, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 100 'memshiftread' 'DataOut_V_173' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%DataIn_V_assign_109 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 768, i32 783)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 101 'partselect' 'DataIn_V_assign_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.61ns)   --->   "%DataOut_V_174 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_48, i64 0, i64 15), i16 %DataIn_V_assign_109, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 102 'memshiftread' 'DataOut_V_174' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%DataIn_V_assign_110 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 784, i32 799)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 103 'partselect' 'DataIn_V_assign_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.61ns)   --->   "%DataOut_V_175 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_49, i64 0, i64 15), i16 %DataIn_V_assign_110, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 104 'memshiftread' 'DataOut_V_175' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%DataIn_V_assign_111 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 800, i32 815)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 105 'partselect' 'DataIn_V_assign_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.61ns)   --->   "%DataOut_V_176 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_50, i64 0, i64 15), i16 %DataIn_V_assign_111, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 106 'memshiftread' 'DataOut_V_176' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%DataIn_V_assign_112 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 816, i32 831)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 107 'partselect' 'DataIn_V_assign_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.61ns)   --->   "%DataOut_V_177 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_51, i64 0, i64 15), i16 %DataIn_V_assign_112, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 108 'memshiftread' 'DataOut_V_177' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%DataIn_V_assign_113 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 832, i32 847)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 109 'partselect' 'DataIn_V_assign_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.61ns)   --->   "%DataOut_V_178 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_52, i64 0, i64 15), i16 %DataIn_V_assign_113, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 110 'memshiftread' 'DataOut_V_178' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%DataIn_V_assign_114 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 848, i32 863)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 111 'partselect' 'DataIn_V_assign_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.61ns)   --->   "%DataOut_V_179 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_53, i64 0, i64 15), i16 %DataIn_V_assign_114, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 112 'memshiftread' 'DataOut_V_179' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%DataIn_V_assign_115 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 864, i32 879)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 113 'partselect' 'DataIn_V_assign_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.61ns)   --->   "%DataOut_V_180 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_54, i64 0, i64 15), i16 %DataIn_V_assign_115, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 114 'memshiftread' 'DataOut_V_180' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%DataIn_V_assign_116 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 880, i32 895)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 115 'partselect' 'DataIn_V_assign_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.61ns)   --->   "%DataOut_V_181 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_55, i64 0, i64 15), i16 %DataIn_V_assign_116, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 116 'memshiftread' 'DataOut_V_181' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%DataIn_V_assign_117 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 896, i32 911)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 117 'partselect' 'DataIn_V_assign_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.61ns)   --->   "%DataOut_V_182 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_56, i64 0, i64 15), i16 %DataIn_V_assign_117, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 118 'memshiftread' 'DataOut_V_182' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%DataIn_V_assign_118 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 912, i32 927)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 119 'partselect' 'DataIn_V_assign_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.61ns)   --->   "%DataOut_V_183 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_57, i64 0, i64 15), i16 %DataIn_V_assign_118, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 120 'memshiftread' 'DataOut_V_183' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%DataIn_V_assign_119 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 928, i32 943)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 121 'partselect' 'DataIn_V_assign_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.61ns)   --->   "%DataOut_V_184 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_58, i64 0, i64 15), i16 %DataIn_V_assign_119, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 122 'memshiftread' 'DataOut_V_184' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%DataIn_V_assign_120 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 944, i32 959)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 123 'partselect' 'DataIn_V_assign_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.61ns)   --->   "%DataOut_V_185 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_59, i64 0, i64 15), i16 %DataIn_V_assign_120, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 124 'memshiftread' 'DataOut_V_185' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%DataIn_V_assign_121 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 960, i32 975)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 125 'partselect' 'DataIn_V_assign_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.61ns)   --->   "%DataOut_V_186 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_60, i64 0, i64 15), i16 %DataIn_V_assign_121, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 126 'memshiftread' 'DataOut_V_186' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%DataIn_V_assign_122 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 976, i32 991)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 127 'partselect' 'DataIn_V_assign_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.61ns)   --->   "%DataOut_V_187 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_61, i64 0, i64 15), i16 %DataIn_V_assign_122, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 128 'memshiftread' 'DataOut_V_187' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%DataIn_V_assign_123 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 992, i32 1007)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 129 'partselect' 'DataIn_V_assign_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.61ns)   --->   "%DataOut_V_188 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_62, i64 0, i64 15), i16 %DataIn_V_assign_123, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 130 'memshiftread' 'DataOut_V_188' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%DataIn_V_assign_124 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 1008, i32 1023)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 131 'partselect' 'DataIn_V_assign_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.61ns)   --->   "%DataOut_V189 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_63, i64 0, i64 15), i16 %DataIn_V_assign_124, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 132 'memshiftread' 'DataOut_V189' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 16> <ShiftMem>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i1024 @_ssdm_op_PartSelect.i1024.i4096.i32.i32(i4096 %kernel_window_V_read_2, i32 3072, i32 4095)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 133 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_3 = call i1024 @_ssdm_op_PartSelect.i1024.i4096.i32.i32(i4096 %kernel_window_V_read_2, i32 1024, i32 2047)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 134 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_window_V_write_assign = call i4096 @_ssdm_op_BitConcatenate.i4096.i1024.i1024.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i1024(i1024 %data_V_read_2, i1024 %tmp, i16 %DataOut_V189, i16 %DataOut_V_188, i16 %DataOut_V_187, i16 %DataOut_V_186, i16 %DataOut_V_185, i16 %DataOut_V_184, i16 %DataOut_V_183, i16 %DataOut_V_182, i16 %DataOut_V_181, i16 %DataOut_V_180, i16 %DataOut_V_179, i16 %DataOut_V_178, i16 %DataOut_V_177, i16 %DataOut_V_176, i16 %DataOut_V_175, i16 %DataOut_V_174, i16 %DataOut_V_173, i16 %DataOut_V_172, i16 %DataOut_V_171, i16 %DataOut_V_170, i16 %DataOut_V_169, i16 %DataOut_V_168, i16 %DataOut_V_167, i16 %DataOut_V_166, i16 %DataOut_V_165, i16 %DataOut_V_164, i16 %DataOut_V_163, i16 %DataOut_V_162, i16 %DataOut_V_161, i16 %DataOut_V_160, i16 %DataOut_V_159, i16 %DataOut_V_158, i16 %DataOut_V_157, i16 %DataOut_V_156, i16 %DataOut_V_155, i16 %DataOut_V_154, i16 %DataOut_V_153, i16 %DataOut_V_152, i16 %DataOut_V_151, i16 %DataOut_V_150, i16 %DataOut_V_149, i16 %DataOut_V_148, i16 %DataOut_V_147, i16 %DataOut_V_146, i16 %DataOut_V_145, i16 %DataOut_V_144, i16 %DataOut_V_143, i16 %DataOut_V_142, i16 %DataOut_V_141, i16 %DataOut_V_140, i16 %DataOut_V_139, i16 %DataOut_V_138, i16 %DataOut_V_137, i16 %DataOut_V_136, i16 %DataOut_V_135, i16 %DataOut_V_134, i16 %DataOut_V_133, i16 %DataOut_V_132, i16 %DataOut_V_131, i16 %DataOut_V_130, i16 %DataOut_V_129, i16 %DataOut_V_128, i16 %DataOut_V_127, i16 %DataOut_V, i1024 %tmp_3)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 135 'bitconcatenate' 'kernel_window_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "ret i4096 %kernel_window_V_write_assign" [firmware/nnet_utils/nnet_conv2d_large.h:79]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.611ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_conv2d_large.h:55) [4]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_large.h:74) [7]  (0.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
