Reading OpenROAD database at '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/30-openroad-resizertimingpostgrt/flex_counter.odb'…
Reading library file at '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/tmp/5c0123153e804a2bbcbe52eecdafca66.lib'…
Reading design constraints file at '/nix/store/igfw5x4x3msz4v61kass8zijavmf330h-python3-3.10.9-env/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   flex_counter
Die area:                 ( 0 0 ) ( 42440 53160 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     98
Number of terminals:      15
Number of snets:          2
Number of nets:           71

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 53.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2570.
[INFO DRT-0033] mcon shape region query size = 1115.
[INFO DRT-0033] met1 shape region query size = 290.
[INFO DRT-0033] via shape region query size = 60.
[INFO DRT-0033] met2 shape region query size = 37.
[INFO DRT-0033] via2 shape region query size = 48.
[INFO DRT-0033] met3 shape region query size = 48.
[INFO DRT-0033] via3 shape region query size = 48.
[INFO DRT-0033] met4 shape region query size = 18.
[INFO DRT-0033] via4 shape region query size = 2.
[INFO DRT-0033] met5 shape region query size = 6.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 157 pins.
[INFO DRT-0081]   Complete 47 unique inst patterns.
[INFO DRT-0084]   Complete 34 groups.
#scanned instances     = 98
#unique  instances     = 53
#stdCellGenAp          = 1435
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 1030
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 203
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:06, memory = 115.18 (MB), peak = 115.18 (MB)

Number of guides:     386

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 6 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 146.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 102.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 50.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 196 vertical wires in 1 frboxes and 114 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 13 vertical wires in 1 frboxes and 26 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.04 (MB), peak = 116.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.04 (MB), peak = 116.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 123.57 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1
Metal Spacing        5
Short                8
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 466.40 (MB), peak = 478.28 (MB)
Total wire length = 938 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 503 um.
Total wire length on LAYER met2 = 398 um.
Total wire length on LAYER met3 = 37 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 389.
Up-via summary (total 389):.

----------------------
 FR_MASTERSLICE      0
            li1    198
           met1    179
           met2     12
           met3      0
           met4      0
----------------------
                   389


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:02, memory = 466.40 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:02, memory = 468.46 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:02, memory = 468.46 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:02, memory = 468.46 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1
Metal Spacing        1
Short               36
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 468.66 (MB), peak = 480.44 (MB)
Total wire length = 948 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 513 um.
Total wire length on LAYER met2 = 400 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 383.
Up-via summary (total 383):.

----------------------
 FR_MASTERSLICE      0
            li1    198
           met1    173
           met2     12
           met3      0
           met4      0
----------------------
                   383


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 468.66 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 468.66 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 468.66 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:02, memory = 479.23 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        2
Short                9
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 491.98 (MB), peak = 491.98 (MB)
Total wire length = 950 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 505 um.
Total wire length on LAYER met2 = 407 um.
Total wire length on LAYER met3 = 37 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 391.
Up-via summary (total 391):.

----------------------
 FR_MASTERSLICE      0
            li1    198
           met1    181
           met2     12
           met3      0
           met4      0
----------------------
                   391


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:01, memory = 507.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 495.80 (MB), peak = 507.57 (MB)
Total wire length = 965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 492 um.
Total wire length on LAYER met2 = 421 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 407.
Up-via summary (total 407):.

----------------------
 FR_MASTERSLICE      0
            li1    198
           met1    191
           met2     18
           met3      0
           met4      0
----------------------
                   407


[INFO DRT-0198] Complete detail routing.
Total wire length = 965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 492 um.
Total wire length on LAYER met2 = 421 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 407.
Up-via summary (total 407):.

----------------------
 FR_MASTERSLICE      0
            li1    198
           met1    191
           met2     18
           met3      0
           met4      0
----------------------
                   407


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:11, memory = 495.80 (MB), peak = 507.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/32-openroad-detailedrouting/flex_counter.odb'…
Writing netlist to '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/32-openroad-detailedrouting/flex_counter.nl.v'…
Writing powered netlist to '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/32-openroad-detailedrouting/flex_counter.pnl.v'…
Writing layout to '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/32-openroad-detailedrouting/flex_counter.def'…
Writing timing constraints to '/root/nixopenlane/openlane2/runs/RUN_2023-11-30_18-20-58/32-openroad-detailedrouting/flex_counter.sdc'…
