Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Mon Feb 13 10:59:05 2023
| Host              : LAPTOP-7UM5MEUP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file MDIO_demo_tb_timing_summary_routed.rpt -pb MDIO_demo_tb_timing_summary_routed.pb -rpx MDIO_demo_tb_timing_summary_routed.rpx -warn_on_violation
| Design            : MDIO_demo_tb
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2        0.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
io_refclk_P                            {0.000 1.666}        3.333           300.030         
  clk_out_125M_n_design_1_clk_wiz_0_0  {4.000 7.999}        7.999           125.013         
  clk_out_125M_p_design_1_clk_wiz_0_0  {0.000 4.000}        7.999           125.013         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
io_refclk_P                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_out_125M_n_design_1_clk_wiz_0_0                                                                                                                                                    6.709        0.000                       0                     2  
  clk_out_125M_p_design_1_clk_wiz_0_0                                                                                                                                                    6.709        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_out_125M_n_design_1_clk_wiz_0_0                                       
(none)                               clk_out_125M_p_design_1_clk_wiz_0_0                                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  io_refclk_P
  To Clock:  io_refclk_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_refclk_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { io_refclk_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_125M_n_design_1_clk_wiz_0_0
  To Clock:  clk_out_125M_n_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_125M_n_design_1_clk_wiz_0_0
Waveform(ns):       { 4.000 7.999 }
Period(ns):         7.999
Sources:            { Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         7.999       6.709      BUFGCE_X0Y11  Uclk/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0B  n/a            1.071         7.999       6.928      MMCM_X0Y0     Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_125M_p_design_1_clk_wiz_0_0
  To Clock:  clk_out_125M_p_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_125M_p_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         7.999
Sources:            { Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         7.999       6.709      BUFGCE_X0Y16  Uclk/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         7.999       6.928      MMCM_X0Y0     Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_125M_n_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                            (clock source 'clk_out_125M_n_design_1_clk_wiz_0_0'  {rise@4.000ns fall@7.999ns period=7.999ns})
  Destination:            clk_test_125M_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.735ns  (logic 0.900ns (32.916%)  route 1.835ns (67.084%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125M_n_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    AL8                                               0.000     4.000 f  io_refclk_P (IN)
                         net (fo=0)                   0.000     4.000    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     4.489 f  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.539    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.539 f  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     4.936    Uclk/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                     -0.127     4.809 r  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.233     5.042    Uclk/design_1_i/clk_wiz_0/inst/clk_out_125M_n_design_1_clk_wiz_0_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.070 r  Uclk/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.602     6.672    clk_test_125M_n_OBUF
    AK3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.872     7.544 r  clk_test_125M_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.544    clk_test_125M_n
    AK3                                                               r  clk_test_125M_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                            (clock source 'clk_out_125M_n_design_1_clk_wiz_0_0'  {rise@4.000ns fall@7.999ns period=7.999ns})
  Destination:            clk_test_125M_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 0.433ns (32.422%)  route 0.903ns (67.578%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125M_n_design_1_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    AL8                                               0.000     0.000 r  io_refclk_P (IN)
                         net (fo=0)                   0.000     0.000    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    Uclk/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0B)
                                                      0.230     0.722 f  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.138     0.860    Uclk/design_1_i/clk_wiz_0/inst/clk_out_125M_n_design_1_clk_wiz_0_0
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.877 f  Uclk/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.765     1.642    clk_test_125M_n_OBUF
    AK3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.416     2.058 f  clk_test_125M_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.058    clk_test_125M_n
    AK3                                                               f  clk_test_125M_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_125M_p_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_125M_p_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            clk_test_125M_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 0.899ns (32.200%)  route 1.894ns (67.800%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125M_p_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    AL8                                               0.000     4.000 f  io_refclk_P (IN)
                         net (fo=0)                   0.000     4.000    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     4.489 f  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.539    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.539 f  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     4.936    Uclk/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.809 f  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     5.054    Uclk/design_1_i/clk_wiz_0/inst/clk_out_125M_p_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.082 f  Uclk/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.649     6.731    clk_test_125M_p_OBUF
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     7.603 f  clk_test_125M_p_OBUF_inst/O
                         net (fo=0)                   0.000     7.603    clk_test_125M_p
    AK2                                                               f  clk_test_125M_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_125M_p_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            clk_test_125M_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.432ns (31.644%)  route 0.934ns (68.356%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125M_p_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  io_refclk_P (IN)
                         net (fo=0)                   0.000     0.000    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  Uclk/design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    Uclk/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  Uclk/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.868    Uclk/design_1_i/clk_wiz_0/inst/clk_out_125M_p_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.885 r  Uclk/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.788     1.673    clk_test_125M_p_OBUF
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     2.088 r  clk_test_125M_p_OBUF_inst/O
                         net (fo=0)                   0.000     2.088    clk_test_125M_p
    AK2                                                               r  clk_test_125M_p (OUT)
  -------------------------------------------------------------------    -------------------





