#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Jan 30 23:18:53 2020
# Process ID: 16884
# Current directory: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1
# Command line: vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/base_wrapper.vds
# Journal file: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/repos/pynq_dsp_hw/from_xilinx_pynq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/repos/pynq_dsp_hw/from_kamiyaowl_pynq_dsp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 413.297 ; gain = 121.352
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 893.871 ; gain = 184.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'base' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_audio_codec_ctrl_0_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_audio_codec_ctrl_0_0' (2#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_1_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:5711]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_11XRN2T' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27856]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_11XRN2T' (3#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27856]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LOBR8G' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:48547]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LOBR8G' (4#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:48547]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1MKA9QU' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49557]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_13' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_13' (5#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1MKA9QU' (6#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49557]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_11' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_11' (7#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_11_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_11' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:6214]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_1_0' (8#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:5711]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:3192]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QJ9JNT' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:28183]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (9#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (10#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:28183]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B18IYK' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:47778]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B18IYK' (11#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:47778]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1FTU5CA' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49411]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1FTU5CA' (12#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49411]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1J4F2HD' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49847]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1J4F2HD' (13#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49847]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_PFFO6F' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49993]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_PFFO6F' (14#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49993]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_0' (15#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_0' (16#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:3192]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:6255]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UXCXRT' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:28868]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_1' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_1' (17#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UXCXRT' (18#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:28868]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:48049]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (19#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_0' has 40 connections declared, but only 39 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:48200]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (20#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:48049]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1BCAG1M' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49123]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1BCAG1M' (21#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:49123]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_1' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_1' (22#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_1' has 78 connections declared, but only 71 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:6801]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_0' (23#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:6255]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (24#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_bypass_0_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_bypass_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_bypass_0_0' (25#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_bypass_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_10MHz_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_clk_wiz_10MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_10MHz_0' (26#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_clk_wiz_10MHz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_10MHz' of module 'base_clk_wiz_10MHz_0' has 4 connections declared, but only 3 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:1608]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 5 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (27#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (28#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_pmodb_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 8 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (28#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_pmodb_0' (29#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_rp_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 28 - type: integer 
	Parameter IN1_WIDTH bound to: 28 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' (29#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_rp_0' (30#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_constant_8bit_0_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (31#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_constant_8bit_0_0' (32#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'iop_arduino_imp_HQH550' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21884]
INFO: [Synth 8-6157] synthesizing module 'base_arduino_gpio_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arduino_gpio_0' (33#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_dff_en_reset_vector_0_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dff_en_reset_vector_0_0' (34#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_iic_direct_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_iic_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_iic_direct_0' (35#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_iic_direct_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'iic_direct' of module 'base_iic_direct_0' has 27 connections declared, but only 26 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:22671]
INFO: [Synth 8-6157] synthesizing module 'base_intc_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intc_0' (36#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_interrupt_concat_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 11 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' (36#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_interrupt_concat_0' (37#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_intr_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_0' (38#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0' (39#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lmb_imp_1LYQ59K' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27366]
INFO: [Synth 8-6157] synthesizing module 'base_dlmb_v10_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dlmb_v10_0' (40#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27510]
INFO: [Synth 8-6157] synthesizing module 'base_ilmb_v10_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ilmb_v10_0' (41#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27535]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_0' (42#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27560]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_if_cntlr_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_if_cntlr_0' (43#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmb_imp_1LYQ59K' (44#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27366]
INFO: [Synth 8-6157] synthesizing module 'base_logic_1_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (44#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_logic_1_0' (45#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_0' (46#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_mb_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_0' has 52 connections declared, but only 51 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:22826]
INFO: [Synth 8-6157] synthesizing module 'base_mb_bram_ctrl_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_bram_ctrl_0' (47#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7484]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_1JRUJ0W' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21183]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_1JRUJ0W' (48#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21183]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_NBK9EU' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21329]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_NBK9EU' (49#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21329]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_B7RREL' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21475]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_B7RREL' (50#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21475]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_83OWNR' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:29795]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_30' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m00_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_30' (51#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m00_regslice_30_stub.v:6]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_30' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:29954]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_83OWNR' (52#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:29795]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZKWTUP' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:32360]
INFO: [Synth 8-6157] synthesizing module 'base_m01_regslice_30' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m01_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m01_regslice_30' (53#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m01_regslice_30_stub.v:6]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_30' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:32519]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZKWTUP' (54#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:32360]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1Y0SZJU' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:33944]
INFO: [Synth 8-6157] synthesizing module 'base_m02_regslice_30' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m02_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m02_regslice_30' (55#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m02_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (56#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:33944]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R04NF0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:36441]
INFO: [Synth 8-6157] synthesizing module 'base_m03_regslice_30' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m03_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m03_regslice_30' (57#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m03_regslice_30_stub.v:6]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_30' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:36600]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R04NF0' (58#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:36441]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1A5ZKC' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37041]
INFO: [Synth 8-6157] synthesizing module 'base_m04_regslice_25' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m04_regslice_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m04_regslice_25' (59#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m04_regslice_25_stub.v:6]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_25' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37200]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1A5ZKC' (60#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37041]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16LXAGQ' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38405]
INFO: [Synth 8-6157] synthesizing module 'base_m05_regslice_25' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m05_regslice_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m05_regslice_25' (61#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m05_regslice_25_stub.v:6]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_25' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38564]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16LXAGQ' (62#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38405]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RSUW2P' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:40379]
INFO: [Synth 8-6157] synthesizing module 'base_m06_regslice_25' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m06_regslice_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m06_regslice_25' (63#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m06_regslice_25_stub.v:6]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_25' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:40538]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RSUW2P' (64#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:40379]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_XKK68N' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42295]
INFO: [Synth 8-6157] synthesizing module 'base_m07_regslice_25' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m07_regslice_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m07_regslice_25' (65#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m07_regslice_25_stub.v:6]
WARNING: [Synth 8-3848] Net M_AXI_arburst in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42357]
WARNING: [Synth 8-3848] Net M_AXI_arcache in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42358]
WARNING: [Synth 8-3848] Net M_AXI_arlen in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42359]
WARNING: [Synth 8-3848] Net M_AXI_arlock in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42360]
WARNING: [Synth 8-3848] Net M_AXI_arqos in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42362]
WARNING: [Synth 8-3848] Net M_AXI_arregion in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42364]
WARNING: [Synth 8-3848] Net M_AXI_arsize in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42365]
WARNING: [Synth 8-3848] Net M_AXI_awburst in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42368]
WARNING: [Synth 8-3848] Net M_AXI_awcache in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42369]
WARNING: [Synth 8-3848] Net M_AXI_awlen in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42370]
WARNING: [Synth 8-3848] Net M_AXI_awlock in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42371]
WARNING: [Synth 8-3848] Net M_AXI_awqos in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42373]
WARNING: [Synth 8-3848] Net M_AXI_awregion in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42375]
WARNING: [Synth 8-3848] Net M_AXI_awsize in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42376]
WARNING: [Synth 8-3848] Net M_AXI_wlast in module/entity m07_couplers_imp_XKK68N does not have driver. [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42387]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_XKK68N' (66#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42295]
WARNING: [Synth 8-7023] instance 'm07_couplers' of module 'm07_couplers_imp_XKK68N' has 58 connections declared, but only 43 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:9769]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_CVN3HD' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42737]
INFO: [Synth 8-6157] synthesizing module 'base_m08_regslice_14' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m08_regslice_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m08_regslice_14' (67#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m08_regslice_14_stub.v:6]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_14' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42896]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_CVN3HD' (68#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:42737]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1DRXJPZ' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43501]
INFO: [Synth 8-6157] synthesizing module 'base_m09_regslice_12' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m09_regslice_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m09_regslice_12' (69#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m09_regslice_12_stub.v:6]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_12' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43660]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (70#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43501]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_19PYWFZ' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44101]
INFO: [Synth 8-6157] synthesizing module 'base_m10_regslice_8' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m10_regslice_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m10_regslice_8' (71#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m10_regslice_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_8' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44260]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_19PYWFZ' (72#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44101]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_G15421' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44501]
INFO: [Synth 8-6157] synthesizing module 'base_m11_regslice_8' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m11_regslice_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m11_regslice_8' (73#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m11_regslice_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'm11_regslice' of module 'base_m11_regslice_8' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44660]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_G15421' (74#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44501]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_JBQ1HU' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44911]
INFO: [Synth 8-6157] synthesizing module 'base_m12_regslice_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m12_regslice_0' (75#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm12_regslice' of module 'base_m12_regslice_0' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45070]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_JBQ1HU' (76#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44911]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1O461D0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45111]
INFO: [Synth 8-6157] synthesizing module 'base_m13_regslice_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m13_regslice_0' (77#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm13_regslice' of module 'base_m13_regslice_0' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45270]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1O461D0' (78#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45111]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1GJT0H0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45311]
INFO: [Synth 8-6157] synthesizing module 'base_m14_regslice_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m14_regslice_0' (79#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1GJT0H0' (80#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45311]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_8ZTDCI' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45521]
INFO: [Synth 8-6157] synthesizing module 'base_m15_regslice_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m15_regslice_0' (81#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm15_regslice' of module 'base_m15_regslice_0' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45680]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_8ZTDCI' (82#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45521]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_PJCXZD' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45721]
INFO: [Synth 8-6157] synthesizing module 'base_m16_regslice_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m16_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m16_regslice_0' (83#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_m16_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm16_regslice' of module 'base_m16_regslice_0' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45880]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_PJCXZD' (84#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:45721]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OXEFDU' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:46846]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_30' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_s00_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_30' (85#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_s00_regslice_30_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OXEFDU' (86#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:46846]
INFO: [Synth 8-6157] synthesizing module 'base_tier2_xbar_0_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_0_0' (87#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_tier2_xbar_1_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_1_0' (88#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_tier2_xbar_2_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_2_0' (89#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_2' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_2' (90#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_0' (91#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7484]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'base_microblaze_0_axi_periph_0' has 352 connections declared, but only 341 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:22925]
INFO: [Synth 8-6157] synthesizing module 'base_rst_clk_wiz_1_100M_0' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_rst_clk_wiz_1_100M_0' (92#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:23267]
INFO: [Synth 8-6157] synthesizing module 'spi_subsystem_imp_O4QPRN' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:50456]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'base_spi_direct_0' (93#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_shared_0' (94#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/.Xil/Vivado-16884-XPS15/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_subsystem_imp_O4QPRN' (95#1) [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:50456]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (96#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_0' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51294]
WARNING: [Synth 8-7023] instance 'timer_3' of module 'base_timer_3_0' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51374]
WARNING: [Synth 8-7023] instance 'timer_4' of module 'base_timer_4_0' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51400]
WARNING: [Synth 8-7023] instance 'timer_5' of module 'base_timer_5_0' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51426]
WARNING: [Synth 8-7023] instance 'xadc' of module 'base_xadc_0' has 39 connections declared, but only 33 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:23473]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_0' has 27 connections declared, but only 26 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:24032]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27020]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27045]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_1' has 16 connections declared, but only 14 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27070]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_1' has 52 connections declared, but only 51 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:24188]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_31' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:30518]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_31' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:31318]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_31' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:35636]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_26' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37600]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_26' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:39128]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_26' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:39928]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 9 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:24467]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_6' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:24511]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_1' has 27 connections declared, but only 26 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:25062]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27265]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27290]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_2' has 16 connections declared, but only 14 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27315]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_2' has 52 connections declared, but only 51 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:25218]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_32' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:30918]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_32' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:31118]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_32' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:36800]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_27' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37400]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_27' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38364]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_27' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:40738]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_2' has 10 connections declared, but only 9 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:25497]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_7' has 26 connections declared, but only 25 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:25541]
WARNING: [Synth 8-7023] instance 'iic_0' of module 'base_iic_0_0' has 27 connections declared, but only 26 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21828]
WARNING: [Synth 8-7023] instance 'iic_1' of module 'base_iic_1_0' has 27 connections declared, but only 26 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:21855]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 2 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_3' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27755]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_3' has 25 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27780]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_3' has 16 connections declared, but only 14 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:27805]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_3' has 52 connections declared, but only 51 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:26360]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_33' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:30718]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_33' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:31928]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_33' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:35436]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38164]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:39328]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:39728]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:41470]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_15' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43096]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_13' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43860]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_9' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:44460]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_3' has 10 connections declared, but only 9 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:26739]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_1' has 26 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51625]
WARNING: [Synth 8-7023] instance 'timer_1' of module 'base_timer_1_1' has 26 connections declared, but only 24 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51650]
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 8 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'ps7_0' of module 'base_ps7_0_0' has 246 connections declared, but only 233 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:2060]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:30318]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_28' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:33483]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_24' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:37964]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_24' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:38928]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_24' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:41834]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_13' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:43460]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_9' has 79 connections declared, but only 77 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:47409]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_29' has 80 connections declared, but only 76 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:29716]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_29' has 80 connections declared, but only 76 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:32871]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_29' has 80 connections declared, but only 76 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:34465]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_29' has 80 connections declared, but only 76 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:36362]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'base_s00_regslice_29' has 80 connections declared, but only 78 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:46765]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'base_xbar_8' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:19267]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_8' has 40 connections declared, but only 38 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:19249]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk0' of module 'base_rst_ps7_0_fclk0_0' has 10 connections declared, but only 7 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:2884]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk1' of module 'base_rst_ps7_0_fclk1_0' has 10 connections declared, but only 7 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:2892]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk3' of module 'base_rst_ps7_0_fclk3_0' has 10 connections declared, but only 7 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:2900]
WARNING: [Synth 8-7023] instance 'slice_pmodb_gpio' of module 'base_slice_pmodb_gpio_0' has 6 connections declared, but only 5 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:2908]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_0' has 43 connections declared, but only 41 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51911]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_0' has 22 connections declared, but only 16 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51953]
	Parameter CONST_VAL bound to: 255 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_64_0' of module 'base_trace_cntrl_64_0_0' has 38 connections declared, but only 36 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:51972]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_1' has 43 connections declared, but only 41 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:52245]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_1' has 22 connections declared, but only 16 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:52287]
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_32_0' of module 'base_trace_cntrl_32_0_0' has 38 connections declared, but only 36 given [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:52306]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'base_xbar_10' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7466]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'base_xbar_10' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7470]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'base_xbar_10' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7471]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'base_xbar_10' [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/synth/base.v:7479]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 20 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 28 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 2 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 2 - type: integer 
	Parameter IN3_WIDTH bound to: 2 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized11 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized24 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized23 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1044.852 ; gain = 335.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.852 ; gain = 335.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.852 ; gain = 335.922
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_2_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_2_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_2_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_2_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_2_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_2_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_2_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_2_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_2_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_2_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_ilmb_v10_2_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_2_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_2_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_1_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_bypass_0_0/base_bypass_0_0/base_bypass_0_0_in_context.xdc] for cell 'base_i/bypass_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_bypass_0_0/base_bypass_0_0/base_bypass_0_0_in_context.xdc] for cell 'base_i/bypass_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_11/base_xbar_11/base_xbar_11_in_context.xdc] for cell 'base_i/audio_ctrl_codec_interconnect/xbar'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_xbar_11/base_xbar_11/base_xbar_11_in_context.xdc] for cell 'base_i/audio_ctrl_codec_interconnect/xbar'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_30/base_s00_regslice_30/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_30/base_s00_regslice_30/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_30/base_m00_regslice_30/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_30/base_m00_regslice_30/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_30/base_m01_regslice_30/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_30/base_m01_regslice_30/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_30/base_m02_regslice_30/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_30/base_m02_regslice_30/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_30/base_m03_regslice_30/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_30/base_m03_regslice_30/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_25/base_m04_regslice_25/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_25/base_m04_regslice_25/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_25/base_m05_regslice_25/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_25/base_m05_regslice_25/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_25/base_m06_regslice_25/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_25/base_m06_regslice_25/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_25/base_m07_regslice_25/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_25/base_m07_regslice_25/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_14/base_m08_regslice_14/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_14/base_m08_regslice_14/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_12/base_m09_regslice_12/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_12/base_m09_regslice_12/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m10_regslice_8/base_m10_regslice_8/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m10_regslice_8/base_m10_regslice_8/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m11_regslice_8/base_m11_regslice_8/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m11_regslice_8/base_m11_regslice_8/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_31/base_s00_regslice_31/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_31/base_s00_regslice_31/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_31/base_m00_regslice_31/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_31/base_m00_regslice_31/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_31/base_m01_regslice_31/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_31/base_m01_regslice_31/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_31/base_m02_regslice_31/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_31/base_m02_regslice_31/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_31/base_m03_regslice_31/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_31/base_m03_regslice_31/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_26/base_m04_regslice_26/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_26/base_m04_regslice_26/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_26/base_m05_regslice_26/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_26/base_m05_regslice_26/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_26/base_m06_regslice_26/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_26/base_m06_regslice_26/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_26/base_m07_regslice_26/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_26/base_m07_regslice_26/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_32/base_s00_regslice_32/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_32/base_s00_regslice_32/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_32/base_m00_regslice_32/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_32/base_m00_regslice_32/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_32/base_m01_regslice_32/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_32/base_m01_regslice_32/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_32/base_m02_regslice_32/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_32/base_m02_regslice_32/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_32/base_m03_regslice_32/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_32/base_m03_regslice_32/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_27/base_m04_regslice_27/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_27/base_m04_regslice_27/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_27/base_m05_regslice_27/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_27/base_m05_regslice_27/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_27/base_m06_regslice_27/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_27/base_m06_regslice_27/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_27/base_m07_regslice_27/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_27/base_m07_regslice_27/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_33/base_s00_regslice_33/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_33/base_s00_regslice_33/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_33/base_m00_regslice_33/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_33/base_m00_regslice_33/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_33/base_m01_regslice_33/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_33/base_m01_regslice_33/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_33/base_m02_regslice_33/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_33/base_m02_regslice_33/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_33/base_m03_regslice_33/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_33/base_m03_regslice_33/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_28/base_m04_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_28/base_m04_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_28/base_m05_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_28/base_m05_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_28/base_m06_regslice_28/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_28/base_m06_regslice_28/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_28/base_m07_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_28/base_m07_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_15/base_m08_regslice_15/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_15/base_m08_regslice_15/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_13/base_m09_regslice_13/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_13/base_m09_regslice_13/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m10_regslice_9/base_m10_regslice_9/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m10_regslice_9/base_m10_regslice_9/base_m09_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m11_regslice_9/base_m11_regslice_9/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m11_regslice_9/base_m11_regslice_9/base_s00_regslice_12_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_28/base_s00_regslice_28/base_s00_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_28/base_s00_regslice_28/base_s00_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_28/base_m00_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_28/base_m00_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_28/base_m01_regslice_28/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_28/base_m01_regslice_28/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_28/base_m02_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_28/base_m02_regslice_28/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_28/base_m03_regslice_28/base_s00_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_28/base_m03_regslice_28/base_s00_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_24/base_m04_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_24/base_m04_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_24/base_m05_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_24/base_m05_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_24/base_m06_regslice_24/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_24/base_m06_regslice_24/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_24/base_m07_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_24/base_m07_regslice_24/base_m05_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_13/base_m08_regslice_13/base_m09_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_13/base_m08_regslice_13/base_m09_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_29/base_s00_regslice_29/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_29/base_s00_regslice_29/base_m06_regslice_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_29/base_m00_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_29/base_m00_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_29/base_m01_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_29/base_m01_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_29/base_m02_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_29/base_m02_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_29/base_m03_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_29/base_m03_regslice_29/base_m02_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_34/base_s00_regslice_34/base_m06_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_s00_regslice_34/base_s00_regslice_34/base_m06_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_34/base_m00_regslice_34/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m00_regslice_34/base_m00_regslice_34/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_34/base_m01_regslice_34/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m01_regslice_34/base_m01_regslice_34/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_34/base_m02_regslice_34/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m02_regslice_34/base_m02_regslice_34/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_34/base_m03_regslice_34/base_m09_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m03_regslice_34/base_m03_regslice_34/base_m09_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_29/base_m04_regslice_29/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m04_regslice_29/base_m04_regslice_29/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_29/base_m05_regslice_29/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m05_regslice_29/base_m05_regslice_29/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_29/base_m06_regslice_29/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m06_regslice_29/base_m06_regslice_29/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_29/base_m07_regslice_29/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m07_regslice_29/base_m07_regslice_29/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_16/base_m08_regslice_16/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m08_regslice_16/base_m08_regslice_16/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_14/base_m09_regslice_14/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_m09_regslice_14/base_m09_regslice_14/base_m05_regslice_6_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13/base_auto_pc_13_in_context.xdc] for cell 'base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13/base_auto_pc_13_in_context.xdc] for cell 'base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq-z2_v1.0.xdc]
Parsing XDC File [C:/Users/user/repos/PYNQ-origin/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
Finished Parsing XDC File [C:/Users/user/repos/PYNQ-origin/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/PYNQ-origin/boards/Pynq-Z2/base/vivado/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1248.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1248.566 ; gain = 0.527
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_codec_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/clk_wiz_10MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_pmodb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_rp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/interrupt_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rpi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/leds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/pmoda_rp_pin_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_pmodb_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_pmoda_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_rpi_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_o_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_t_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_27_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/bypass_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_ctrl_codec_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_ctrl_codec_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_ctrl_codec_interconnect/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/clk_wiz_10MHz/clk_in1' to pin 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/clk_wiz_10MHz/clk_out1' to pin 'base_i/clk_wiz_10MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'base_i/clk_wiz_10MHz/clk_in1' to 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_arduino/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmoda/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmodb/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_rpi/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_rpi/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_0' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_1' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_2' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_3' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_0' to pin 'base_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_1' to pin 'base_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_2' to pin 'base_i/mdm_1/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_3' to pin 'base_i/mdm_1/bbstub_Dbg_Update_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK0' to pin 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK1' to pin 'base_i/ps7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK2' to pin 'base_i/ps7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK3' to pin 'base_i/ps7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/PixelClk' to pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/SerialClk' to pin 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/PixelClk' to 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5819] Moved 25 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |base_xbar_11                   |         1|
|2     |base_auto_pc_13                |         1|
|3     |base_xbar_0                    |         1|
|4     |base_auto_pc_0                 |         1|
|5     |base_xbar_1                    |         1|
|6     |base_auto_pc_1                 |         1|
|7     |base_auto_us_0                 |         1|
|8     |base_xbar_6                    |         1|
|9     |base_auto_pc_2                 |         1|
|10    |base_m00_regslice_28           |         1|
|11    |base_m01_regslice_28           |         1|
|12    |base_auto_pc_3                 |         1|
|13    |base_m02_regslice_28           |         1|
|14    |base_auto_pc_4                 |         1|
|15    |base_m03_regslice_28           |         1|
|16    |base_auto_pc_5                 |         1|
|17    |base_m04_regslice_24           |         1|
|18    |base_auto_pc_6                 |         1|
|19    |base_m05_regslice_24           |         1|
|20    |base_m06_regslice_24           |         1|
|21    |base_auto_pc_7                 |         1|
|22    |base_m07_regslice_24           |         1|
|23    |base_auto_pc_8                 |         1|
|24    |base_m08_regslice_13           |         1|
|25    |base_auto_pc_9                 |         1|
|26    |base_s00_regslice_28           |         1|
|27    |base_xbar_7                    |         1|
|28    |base_m00_regslice_29           |         1|
|29    |base_m01_regslice_29           |         1|
|30    |base_m02_regslice_29           |         1|
|31    |base_m03_regslice_29           |         1|
|32    |base_s00_regslice_29           |         1|
|33    |base_xbar_8                    |         1|
|34    |base_auto_pc_10                |         1|
|35    |base_audio_codec_ctrl_0_0      |         1|
|36    |base_btns_gpio_0               |         1|
|37    |base_bypass_0_0                |         1|
|38    |base_clk_wiz_10MHz_0           |         1|
|39    |base_leds_gpio_0               |         1|
|40    |base_mdm_1_0                   |         1|
|41    |base_ps7_0_0                   |         1|
|42    |base_rgbleds_gpio_0            |         1|
|43    |base_rst_ps7_0_fclk0_0         |         1|
|44    |base_rst_ps7_0_fclk1_0         |         1|
|45    |base_rst_ps7_0_fclk3_0         |         1|
|46    |base_slice_pmodb_gpio_0        |         1|
|47    |base_switches_gpio_0           |         1|
|48    |base_system_interrupts_0       |         1|
|49    |base_tier2_xbar_0_0            |         1|
|50    |base_tier2_xbar_1_0            |         1|
|51    |base_tier2_xbar_2_0            |         1|
|52    |base_xbar_2                    |         1|
|53    |base_m00_regslice_30           |         1|
|54    |base_m01_regslice_30           |         1|
|55    |base_m02_regslice_30           |         1|
|56    |base_m03_regslice_30           |         1|
|57    |base_m04_regslice_25           |         1|
|58    |base_m05_regslice_25           |         1|
|59    |base_m06_regslice_25           |         1|
|60    |base_m07_regslice_25           |         1|
|61    |base_m08_regslice_14           |         1|
|62    |base_m09_regslice_12           |         1|
|63    |base_m10_regslice_8            |         1|
|64    |base_m11_regslice_8            |         1|
|65    |base_m12_regslice_0            |         1|
|66    |base_m13_regslice_0            |         1|
|67    |base_m14_regslice_0            |         1|
|68    |base_m15_regslice_0            |         1|
|69    |base_m16_regslice_0            |         1|
|70    |base_s00_regslice_30           |         1|
|71    |base_arduino_gpio_0            |         1|
|72    |base_dff_en_reset_vector_0_0   |         1|
|73    |base_iic_direct_0              |         1|
|74    |base_intc_0                    |         1|
|75    |base_intr_0                    |         1|
|76    |base_io_switch_0               |         1|
|77    |base_mb_0                      |         1|
|78    |base_mb_bram_ctrl_0            |         1|
|79    |base_rst_clk_wiz_1_100M_0      |         1|
|80    |base_uartlite_0                |         1|
|81    |base_xadc_0                    |         1|
|82    |base_dlmb_v10_0                |         1|
|83    |base_ilmb_v10_0                |         1|
|84    |base_lmb_bram_0                |         1|
|85    |base_lmb_bram_if_cntlr_0       |         1|
|86    |base_spi_direct_0              |         1|
|87    |base_spi_shared_0              |         1|
|88    |base_timer_0_0                 |         1|
|89    |base_timer_1_0                 |         1|
|90    |base_timer_2_0                 |         1|
|91    |base_timer_3_0                 |         1|
|92    |base_timer_4_0                 |         1|
|93    |base_timer_5_0                 |         1|
|94    |base_xbar_3                    |         1|
|95    |base_m00_regslice_31           |         1|
|96    |base_m01_regslice_31           |         1|
|97    |base_m02_regslice_31           |         1|
|98    |base_m03_regslice_31           |         1|
|99    |base_m04_regslice_26           |         1|
|100   |base_m05_regslice_26           |         1|
|101   |base_m06_regslice_26           |         1|
|102   |base_m07_regslice_26           |         1|
|103   |base_s00_regslice_31           |         1|
|104   |base_dff_en_reset_vector_0_1   |         1|
|105   |base_gpio_0                    |         1|
|106   |base_iic_0                     |         1|
|107   |base_intc_1                    |         1|
|108   |base_intr_1                    |         1|
|109   |base_io_switch_1               |         1|
|110   |base_mb_1                      |         1|
|111   |base_mb_bram_ctrl_1            |         1|
|112   |base_rst_clk_wiz_1_100M_1      |         1|
|113   |base_spi_0                     |         1|
|114   |base_timer_6                   |         1|
|115   |base_dlmb_v10_1                |         1|
|116   |base_ilmb_v10_1                |         1|
|117   |base_lmb_bram_1                |         1|
|118   |base_lmb_bram_if_cntlr_1       |         1|
|119   |base_xbar_4                    |         1|
|120   |base_m00_regslice_32           |         1|
|121   |base_m01_regslice_32           |         1|
|122   |base_m02_regslice_32           |         1|
|123   |base_m03_regslice_32           |         1|
|124   |base_m04_regslice_27           |         1|
|125   |base_m05_regslice_27           |         1|
|126   |base_m06_regslice_27           |         1|
|127   |base_m07_regslice_27           |         1|
|128   |base_s00_regslice_32           |         1|
|129   |base_dff_en_reset_vector_0_2   |         1|
|130   |base_gpio_1                    |         1|
|131   |base_iic_1                     |         1|
|132   |base_intc_2                    |         1|
|133   |base_intr_2                    |         1|
|134   |base_io_switch_2               |         1|
|135   |base_mb_2                      |         1|
|136   |base_mb_bram_ctrl_2            |         1|
|137   |base_rst_clk_wiz_1_100M_2      |         1|
|138   |base_spi_1                     |         1|
|139   |base_timer_7                   |         1|
|140   |base_dlmb_v10_2                |         1|
|141   |base_ilmb_v10_2                |         1|
|142   |base_lmb_bram_2                |         1|
|143   |base_lmb_bram_if_cntlr_2       |         1|
|144   |base_xbar_5                    |         1|
|145   |base_m00_regslice_33           |         1|
|146   |base_m01_regslice_33           |         1|
|147   |base_m02_regslice_33           |         1|
|148   |base_m03_regslice_33           |         1|
|149   |base_m04_regslice_28           |         1|
|150   |base_m05_regslice_28           |         1|
|151   |base_m06_regslice_28           |         1|
|152   |base_m07_regslice_28           |         1|
|153   |base_m08_regslice_15           |         1|
|154   |base_m09_regslice_13           |         1|
|155   |base_m10_regslice_9            |         1|
|156   |base_m11_regslice_9            |         1|
|157   |base_s00_regslice_33           |         1|
|158   |base_dff_en_reset_vector_0_3   |         1|
|159   |base_intc_3                    |         1|
|160   |base_intr_3                    |         1|
|161   |base_io_switch_3               |         1|
|162   |base_mb_3                      |         1|
|163   |base_mb_bram_ctrl_3            |         1|
|164   |base_rpi_gpio_0                |         1|
|165   |base_rst_clk_wiz_1_100M_3      |         1|
|166   |base_uartlite_1                |         1|
|167   |base_iic_0_0                   |         1|
|168   |base_iic_1_0                   |         1|
|169   |base_dlmb_v10_3                |         1|
|170   |base_ilmb_v10_3                |         1|
|171   |base_lmb_bram_3                |         1|
|172   |base_lmb_bram_if_cntlr_3       |         1|
|173   |base_spi_0_0                   |         1|
|174   |base_spi_1_0                   |         1|
|175   |base_timer_0_1                 |         1|
|176   |base_timer_1_1                 |         1|
|177   |base_axi_dma_0_0               |         1|
|178   |base_axis_data_fifo_0_0        |         1|
|179   |base_trace_cntrl_64_0_0        |         1|
|180   |base_axi_dma_0_1               |         1|
|181   |base_axis_data_fifo_0_1        |         1|
|182   |base_trace_cntrl_32_0_0        |         1|
|183   |base_xbar_9                    |         1|
|184   |base_m00_regslice_34           |         1|
|185   |base_auto_cc_0                 |         1|
|186   |base_m01_regslice_34           |         1|
|187   |base_auto_cc_1                 |         1|
|188   |base_m02_regslice_34           |         1|
|189   |base_m03_regslice_34           |         1|
|190   |base_m04_regslice_29           |         1|
|191   |base_m05_regslice_29           |         1|
|192   |base_auto_cc_2                 |         1|
|193   |base_m06_regslice_29           |         1|
|194   |base_auto_cc_3                 |         1|
|195   |base_m07_regslice_29           |         1|
|196   |base_m08_regslice_16           |         1|
|197   |base_m09_regslice_14           |         1|
|198   |base_auto_pc_11                |         1|
|199   |base_s00_regslice_34           |         1|
|200   |base_xbar_10                   |         1|
|201   |base_auto_pc_12                |         1|
|202   |base_auto_us_1                 |         1|
|203   |base_axi_vdma_0                |         1|
|204   |base_proc_sys_reset_pixelclk_0 |         1|
|205   |base_axis_register_slice_0_0   |         1|
|206   |base_color_convert_0           |         1|
|207   |base_pixel_pack_0              |         1|
|208   |base_axi_gpio_hdmiin_0         |         1|
|209   |base_color_swap_0_0            |         1|
|210   |base_dvi2rgb_0_0               |         1|
|211   |base_v_vid_in_axi4s_0_0        |         1|
|212   |base_vtc_in_0                  |         1|
|213   |base_axis_register_slice_0_1   |         1|
|214   |base_color_convert_1           |         1|
|215   |base_pixel_unpack_0            |         1|
|216   |base_axi_dynclk_0              |         1|
|217   |base_color_swap_0_1            |         1|
|218   |base_hdmi_out_hpd_video_0      |         1|
|219   |base_rgb2dvi_0_0               |         1|
|220   |base_v_axi4s_vid_out_0_0       |         1|
|221   |base_vtc_out_0                 |         1|
|222   |base_collector_pmoda_rpi_0     |         1|
|223   |base_collector_rpi_27_8_0      |         1|
|224   |base_distributor_pmoda_0       |         1|
|225   |base_distributor_rpi_0         |         1|
|226   |base_pmoda_rpi_o_sel_0         |         1|
|227   |base_pmoda_rpi_t_sel_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |base_arduino_gpio_0            |     1|
|2     |base_audio_codec_ctrl_0_0      |     1|
|3     |base_auto_cc_0                 |     1|
|4     |base_auto_cc_1                 |     1|
|5     |base_auto_cc_2                 |     1|
|6     |base_auto_cc_3                 |     1|
|7     |base_auto_pc_0                 |     1|
|8     |base_auto_pc_1                 |     1|
|9     |base_auto_pc_10                |     1|
|10    |base_auto_pc_11                |     1|
|11    |base_auto_pc_12                |     1|
|12    |base_auto_pc_13                |     1|
|13    |base_auto_pc_2                 |     1|
|14    |base_auto_pc_3                 |     1|
|15    |base_auto_pc_4                 |     1|
|16    |base_auto_pc_5                 |     1|
|17    |base_auto_pc_6                 |     1|
|18    |base_auto_pc_7                 |     1|
|19    |base_auto_pc_8                 |     1|
|20    |base_auto_pc_9                 |     1|
|21    |base_auto_us_0                 |     1|
|22    |base_auto_us_1                 |     1|
|23    |base_axi_dma_0_0               |     1|
|24    |base_axi_dma_0_1               |     1|
|25    |base_axi_dynclk_0              |     1|
|26    |base_axi_gpio_hdmiin_0         |     1|
|27    |base_axi_vdma_0                |     1|
|28    |base_axis_data_fifo_0_0        |     1|
|29    |base_axis_data_fifo_0_1        |     1|
|30    |base_axis_register_slice_0_0   |     1|
|31    |base_axis_register_slice_0_1   |     1|
|32    |base_btns_gpio_0               |     1|
|33    |base_bypass_0_0                |     1|
|34    |base_clk_wiz_10MHz_0           |     1|
|35    |base_collector_pmoda_rpi_0     |     1|
|36    |base_collector_rpi_27_8_0      |     1|
|37    |base_color_convert_0           |     1|
|38    |base_color_convert_1           |     1|
|39    |base_color_swap_0_0            |     1|
|40    |base_color_swap_0_1            |     1|
|41    |base_dff_en_reset_vector_0_0   |     1|
|42    |base_dff_en_reset_vector_0_1   |     1|
|43    |base_dff_en_reset_vector_0_2   |     1|
|44    |base_dff_en_reset_vector_0_3   |     1|
|45    |base_distributor_pmoda_0       |     1|
|46    |base_distributor_rpi_0         |     1|
|47    |base_dlmb_v10_0                |     1|
|48    |base_dlmb_v10_1                |     1|
|49    |base_dlmb_v10_2                |     1|
|50    |base_dlmb_v10_3                |     1|
|51    |base_dvi2rgb_0_0               |     1|
|52    |base_gpio_0                    |     1|
|53    |base_gpio_1                    |     1|
|54    |base_hdmi_out_hpd_video_0      |     1|
|55    |base_iic_0                     |     1|
|56    |base_iic_0_0                   |     1|
|57    |base_iic_1                     |     1|
|58    |base_iic_1_0                   |     1|
|59    |base_iic_direct_0              |     1|
|60    |base_ilmb_v10_0                |     1|
|61    |base_ilmb_v10_1                |     1|
|62    |base_ilmb_v10_2                |     1|
|63    |base_ilmb_v10_3                |     1|
|64    |base_intc_0                    |     1|
|65    |base_intc_1                    |     1|
|66    |base_intc_2                    |     1|
|67    |base_intc_3                    |     1|
|68    |base_intr_0                    |     1|
|69    |base_intr_1                    |     1|
|70    |base_intr_2                    |     1|
|71    |base_intr_3                    |     1|
|72    |base_io_switch_0               |     1|
|73    |base_io_switch_1               |     1|
|74    |base_io_switch_2               |     1|
|75    |base_io_switch_3               |     1|
|76    |base_leds_gpio_0               |     1|
|77    |base_lmb_bram_0                |     1|
|78    |base_lmb_bram_1                |     1|
|79    |base_lmb_bram_2                |     1|
|80    |base_lmb_bram_3                |     1|
|81    |base_lmb_bram_if_cntlr_0       |     1|
|82    |base_lmb_bram_if_cntlr_1       |     1|
|83    |base_lmb_bram_if_cntlr_2       |     1|
|84    |base_lmb_bram_if_cntlr_3       |     1|
|85    |base_m00_regslice_28           |     1|
|86    |base_m00_regslice_29           |     1|
|87    |base_m00_regslice_30           |     1|
|88    |base_m00_regslice_31           |     1|
|89    |base_m00_regslice_32           |     1|
|90    |base_m00_regslice_33           |     1|
|91    |base_m00_regslice_34           |     1|
|92    |base_m01_regslice_28           |     1|
|93    |base_m01_regslice_29           |     1|
|94    |base_m01_regslice_30           |     1|
|95    |base_m01_regslice_31           |     1|
|96    |base_m01_regslice_32           |     1|
|97    |base_m01_regslice_33           |     1|
|98    |base_m01_regslice_34           |     1|
|99    |base_m02_regslice_28           |     1|
|100   |base_m02_regslice_29           |     1|
|101   |base_m02_regslice_30           |     1|
|102   |base_m02_regslice_31           |     1|
|103   |base_m02_regslice_32           |     1|
|104   |base_m02_regslice_33           |     1|
|105   |base_m02_regslice_34           |     1|
|106   |base_m03_regslice_28           |     1|
|107   |base_m03_regslice_29           |     1|
|108   |base_m03_regslice_30           |     1|
|109   |base_m03_regslice_31           |     1|
|110   |base_m03_regslice_32           |     1|
|111   |base_m03_regslice_33           |     1|
|112   |base_m03_regslice_34           |     1|
|113   |base_m04_regslice_24           |     1|
|114   |base_m04_regslice_25           |     1|
|115   |base_m04_regslice_26           |     1|
|116   |base_m04_regslice_27           |     1|
|117   |base_m04_regslice_28           |     1|
|118   |base_m04_regslice_29           |     1|
|119   |base_m05_regslice_24           |     1|
|120   |base_m05_regslice_25           |     1|
|121   |base_m05_regslice_26           |     1|
|122   |base_m05_regslice_27           |     1|
|123   |base_m05_regslice_28           |     1|
|124   |base_m05_regslice_29           |     1|
|125   |base_m06_regslice_24           |     1|
|126   |base_m06_regslice_25           |     1|
|127   |base_m06_regslice_26           |     1|
|128   |base_m06_regslice_27           |     1|
|129   |base_m06_regslice_28           |     1|
|130   |base_m06_regslice_29           |     1|
|131   |base_m07_regslice_24           |     1|
|132   |base_m07_regslice_25           |     1|
|133   |base_m07_regslice_26           |     1|
|134   |base_m07_regslice_27           |     1|
|135   |base_m07_regslice_28           |     1|
|136   |base_m07_regslice_29           |     1|
|137   |base_m08_regslice_13           |     1|
|138   |base_m08_regslice_14           |     1|
|139   |base_m08_regslice_15           |     1|
|140   |base_m08_regslice_16           |     1|
|141   |base_m09_regslice_12           |     1|
|142   |base_m09_regslice_13           |     1|
|143   |base_m09_regslice_14           |     1|
|144   |base_m10_regslice_8            |     1|
|145   |base_m10_regslice_9            |     1|
|146   |base_m11_regslice_8            |     1|
|147   |base_m11_regslice_9            |     1|
|148   |base_m12_regslice_0            |     1|
|149   |base_m13_regslice_0            |     1|
|150   |base_m14_regslice_0            |     1|
|151   |base_m15_regslice_0            |     1|
|152   |base_m16_regslice_0            |     1|
|153   |base_mb_0                      |     1|
|154   |base_mb_1                      |     1|
|155   |base_mb_2                      |     1|
|156   |base_mb_3                      |     1|
|157   |base_mb_bram_ctrl_0            |     1|
|158   |base_mb_bram_ctrl_1            |     1|
|159   |base_mb_bram_ctrl_2            |     1|
|160   |base_mb_bram_ctrl_3            |     1|
|161   |base_mdm_1_0                   |     1|
|162   |base_pixel_pack_0              |     1|
|163   |base_pixel_unpack_0            |     1|
|164   |base_pmoda_rpi_o_sel_0         |     1|
|165   |base_pmoda_rpi_t_sel_0         |     1|
|166   |base_proc_sys_reset_pixelclk_0 |     1|
|167   |base_ps7_0_0                   |     1|
|168   |base_rgb2dvi_0_0               |     1|
|169   |base_rgbleds_gpio_0            |     1|
|170   |base_rpi_gpio_0                |     1|
|171   |base_rst_clk_wiz_1_100M_0      |     1|
|172   |base_rst_clk_wiz_1_100M_1      |     1|
|173   |base_rst_clk_wiz_1_100M_2      |     1|
|174   |base_rst_clk_wiz_1_100M_3      |     1|
|175   |base_rst_ps7_0_fclk0_0         |     1|
|176   |base_rst_ps7_0_fclk1_0         |     1|
|177   |base_rst_ps7_0_fclk3_0         |     1|
|178   |base_s00_regslice_28           |     1|
|179   |base_s00_regslice_29           |     1|
|180   |base_s00_regslice_30           |     1|
|181   |base_s00_regslice_31           |     1|
|182   |base_s00_regslice_32           |     1|
|183   |base_s00_regslice_33           |     1|
|184   |base_s00_regslice_34           |     1|
|185   |base_slice_pmodb_gpio_0        |     1|
|186   |base_spi_0                     |     1|
|187   |base_spi_0_0                   |     1|
|188   |base_spi_1                     |     1|
|189   |base_spi_1_0                   |     1|
|190   |base_spi_direct_0              |     1|
|191   |base_spi_shared_0              |     1|
|192   |base_switches_gpio_0           |     1|
|193   |base_system_interrupts_0       |     1|
|194   |base_tier2_xbar_0_0            |     1|
|195   |base_tier2_xbar_1_0            |     1|
|196   |base_tier2_xbar_2_0            |     1|
|197   |base_timer_0_0                 |     1|
|198   |base_timer_0_1                 |     1|
|199   |base_timer_1_0                 |     1|
|200   |base_timer_1_1                 |     1|
|201   |base_timer_2_0                 |     1|
|202   |base_timer_3_0                 |     1|
|203   |base_timer_4_0                 |     1|
|204   |base_timer_5_0                 |     1|
|205   |base_timer_6                   |     1|
|206   |base_timer_7                   |     1|
|207   |base_trace_cntrl_32_0_0        |     1|
|208   |base_trace_cntrl_64_0_0        |     1|
|209   |base_uartlite_0                |     1|
|210   |base_uartlite_1                |     1|
|211   |base_v_axi4s_vid_out_0_0       |     1|
|212   |base_v_vid_in_axi4s_0_0        |     1|
|213   |base_vtc_in_0                  |     1|
|214   |base_vtc_out_0                 |     1|
|215   |base_xadc_0                    |     1|
|216   |base_xbar_0                    |     1|
|217   |base_xbar_1                    |     1|
|218   |base_xbar_10                   |     1|
|219   |base_xbar_11                   |     1|
|220   |base_xbar_2                    |     1|
|221   |base_xbar_3                    |     1|
|222   |base_xbar_4                    |     1|
|223   |base_xbar_5                    |     1|
|224   |base_xbar_6                    |     1|
|225   |base_xbar_7                    |     1|
|226   |base_xbar_8                    |     1|
|227   |base_xbar_9                    |     1|
|228   |IBUF                           |    21|
|229   |IOBUF                          |    66|
|230   |OBUF                           |    18|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------------+------+
|      |Instance                          |Module                                |Cells |
+------+----------------------------------+--------------------------------------+------+
|1     |top                               |                                      | 32522|
|2     |  base_i                          |base                                  | 32417|
|3     |    audio_ctrl_codec_interconnect |base_axi_interconnect_1_0             |   346|
|4     |      s01_couplers                |s01_couplers_imp_1MKA9QU              |   153|
|5     |    axi_interconnect_0            |base_axi_interconnect_0_0             |   466|
|6     |      m00_couplers                |m00_couplers_imp_1QJ9JNT              |   191|
|7     |    axi_mem_intercon              |base_axi_mem_intercon_0               |   761|
|8     |      m00_couplers                |m00_couplers_imp_1UXCXRT              |   265|
|9     |      s00_couplers                |s00_couplers_imp_FF1AKS               |   142|
|10    |    concat_interrupts             |base_concat_interrupts_0              |     0|
|11    |    concat_pmodb                  |base_concat_pmodb_0                   |     0|
|12    |    concat_rp                     |base_concat_rp_0                      |     0|
|13    |    constant_8bit_0               |base_constant_8bit_0_0                |     0|
|14    |    iop_interrupts                |base_iop_interrupts_0                 |     0|
|15    |    logic_1                       |base_logic_1_4                        |     0|
|16    |    mb_iop_arduino_intr_ack       |base_mb_iop_arduino_intr_ack_0        |     0|
|17    |    mb_iop_arduino_reset          |base_mb_iop_arduino_reset_0           |     0|
|18    |    mb_iop_pmoda_intr_ack         |base_mb_iop_pmoda_intr_ack_0          |     0|
|19    |    mb_iop_pmoda_reset            |base_mb_iop_pmoda_reset_0             |     0|
|20    |    mb_iop_pmodb_intr_ack         |base_mb_iop_pmodb_intr_ack_0          |     0|
|21    |    mb_iop_pmodb_reset            |base_mb_iop_pmodb_reset_0             |     0|
|22    |    mb_iop_rpi_intr_ack           |base_mb_iop_rpi_intr_ack_0            |     0|
|23    |    mb_iop_rpi_reset              |base_mb_iop_rpi_reset_0               |     0|
|24    |    pmoda_rp_pin_sel              |base_pmoda_rp_pin_sel_0               |     0|
|25    |    ps7_0_axi_periph              |base_ps7_0_axi_periph_0               |  4791|
|26    |      m00_couplers                |m00_couplers_imp_DE2YVW               |   283|
|27    |      m01_couplers                |m01_couplers_imp_1C31QAY              |   254|
|28    |      m02_couplers                |m02_couplers_imp_1M1FQ9D              |   283|
|29    |      m03_couplers                |m03_couplers_imp_L4H1ON               |   329|
|30    |      m04_couplers                |m04_couplers_imp_BMW16V               |   283|
|31    |      m05_couplers                |m05_couplers_imp_1E6Q06P              |   283|
|32    |      m06_couplers                |m06_couplers_imp_1JMSMUI              |   254|
|33    |      m07_couplers                |m07_couplers_imp_NQLRRW               |   283|
|34    |      m08_couplers                |m08_couplers_imp_UZHGQ                |   275|
|35    |      s00_couplers                |s00_couplers_imp_1WI8JL5              |   506|
|36    |    ps7_0_axi_periph1             |base_ps7_0_axi_periph1_0              |  1960|
|37    |      m00_couplers                |m00_couplers_imp_7VXYTM               |   222|
|38    |      m01_couplers                |m01_couplers_imp_ZWEDQ4               |   222|
|39    |      m02_couplers                |m02_couplers_imp_1Y7ASDJ              |   222|
|40    |      m03_couplers                |m03_couplers_imp_QNDXZL               |   222|
|41    |      s00_couplers                |s00_couplers_imp_1OPDNLR              |   254|
|42    |    ps7_0_axi_periph_1            |base_ps7_0_axi_periph_1_0             |   662|
|43    |      s00_couplers                |s00_couplers_imp_GS28VM               |   177|
|44    |    xlconcat_0                    |base_xlconcat_0_1                     |     0|
|45    |    iop_arduino                   |iop_arduino_imp_HQH550                |  5923|
|46    |      interrupt_concat            |base_interrupt_concat_0               |     0|
|47    |      logic_1                     |base_logic_1_0                        |     0|
|48    |      microblaze_0_axi_periph     |base_microblaze_0_axi_periph_0        |  4362|
|49    |        m00_couplers              |m00_couplers_imp_83OWNR               |   102|
|50    |        m01_couplers              |m01_couplers_imp_ZKWTUP               |   106|
|51    |        m02_couplers              |m02_couplers_imp_1Y0SZJU              |   100|
|52    |        m03_couplers              |m03_couplers_imp_R04NF0               |   106|
|53    |        m04_couplers              |m04_couplers_imp_1A5ZKC               |   106|
|54    |        m05_couplers              |m05_couplers_imp_16LXAGQ              |   106|
|55    |        m06_couplers              |m06_couplers_imp_1RSUW2P              |   102|
|56    |        m07_couplers              |m07_couplers_imp_XKK68N               |   152|
|57    |        m08_couplers              |m08_couplers_imp_CVN3HD               |    96|
|58    |        m09_couplers              |m09_couplers_imp_1DRXJPZ              |    98|
|59    |        m10_couplers              |m10_couplers_imp_19PYWFZ              |    98|
|60    |        m11_couplers              |m11_couplers_imp_G15421               |    98|
|61    |        m12_couplers              |m12_couplers_imp_JBQ1HU               |    98|
|62    |        m13_couplers              |m13_couplers_imp_1O461D0              |    98|
|63    |        m14_couplers              |m14_couplers_imp_1GJT0H0              |   152|
|64    |        m15_couplers              |m15_couplers_imp_8ZTDCI               |   110|
|65    |        m16_couplers              |m16_couplers_imp_PJCXZD               |    98|
|66    |        s00_couplers              |s00_couplers_imp_1OXEFDU              |   152|
|67    |      lmb                         |lmb_imp_1LYQ59K                       |   425|
|68    |      spi_subsystem               |spi_subsystem_imp_O4QPRN              |   100|
|69    |      timers_subsystem            |timers_subsystem_imp_1NTZ26T          |   270|
|70    |        mb3_timer_capture_0       |base_mb3_timer_capture_0_0            |     0|
|71    |        mb3_timer_capture_1       |base_mb3_timer_capture_1_0            |     0|
|72    |        mb3_timer_capture_2       |base_mb3_timer_capture_2_0            |     0|
|73    |        mb3_timer_capture_3       |base_mb3_timer_capture_3_0            |     0|
|74    |        mb3_timer_capture_4       |base_mb3_timer_capture_4_0            |     0|
|75    |        mb3_timer_capture_5       |base_mb3_timer_capture_5_0            |     0|
|76    |        mb3_timer_capture_6       |base_mb3_timer_capture_6_0            |     0|
|77    |        mb3_timer_capture_7       |base_mb3_timer_capture_7_0            |     0|
|78    |        mb3_timer_generate        |base_mb3_timer_generate_0             |     0|
|79    |        mb3_timer_pwm             |base_mb3_timer_pwm_0                  |     0|
|80    |        mb3_timers_interrupt      |base_mb3_timers_interrupt_0           |     0|
|81    |    iop_pmoda                     |iop_pmoda_imp_HNMICV                  |  3082|
|82    |      intr_concat                 |base_intr_concat_0                    |     0|
|83    |      logic_1                     |base_logic_1_1                        |     0|
|84    |      microblaze_0_axi_periph     |base_microblaze_0_axi_periph_1        |  1957|
|85    |        m00_couplers              |m00_couplers_imp_GHMSZ5               |   102|
|86    |        m01_couplers              |m01_couplers_imp_1A5XYYV              |   106|
|87    |        m02_couplers              |m02_couplers_imp_1OHKRKS              |   100|
|88    |        m03_couplers              |m03_couplers_imp_JPSAGA               |   106|
|89    |        m04_couplers              |m04_couplers_imp_9N7L7U               |    98|
|90    |        m05_couplers              |m05_couplers_imp_1H7URTO              |   106|
|91    |        m06_couplers              |m06_couplers_imp_1IAIZK7              |   106|
|92    |        m07_couplers              |m07_couplers_imp_Q9BJE9               |   152|
|93    |        s00_couplers              |s00_couplers_imp_1YF3OCK              |   152|
|94    |      lmb                         |lmb_imp_166ANAQ                       |   425|
|95    |    iop_pmodb                     |iop_pmodb_imp_XAQ8JJ                  |  3082|
|96    |      intr_concat                 |base_intr_concat_1                    |     0|
|97    |      logic_1                     |base_logic_1_2                        |     0|
|98    |      microblaze_0_axi_periph     |base_microblaze_0_axi_periph_2        |  1957|
|99    |        m00_couplers              |m00_couplers_imp_XB39E                |   102|
|100   |        m01_couplers              |m01_couplers_imp_17XQNN8              |   106|
|101   |        m02_couplers              |m02_couplers_imp_1QRRNJJ              |   100|
|102   |        m03_couplers              |m03_couplers_imp_ZAM74P               |   106|
|103   |        m04_couplers              |m04_couplers_imp_7HFFIX               |    98|
|104   |        m05_couplers              |m05_couplers_imp_11Q3TWV              |   106|
|105   |        m06_couplers              |m06_couplers_imp_1XT3HTG              |   106|
|106   |        m07_couplers              |m07_couplers_imp_SGS5TU               |   152|
|107   |        s00_couplers              |s00_couplers_imp_1IX5QIF              |   152|
|108   |      lmb                         |lmb_imp_18TPDPZ                       |   425|
|109   |    iop_rpi                       |iop_rpi_imp_RNFCEZ                    |  4220|
|110   |      intr_concat                 |base_intr_concat_2                    |     0|
|111   |      logic_1                     |base_logic_1_3                        |     0|
|112   |      microblaze_0_axi_periph     |base_microblaze_0_axi_periph_3        |  2803|
|113   |        m00_couplers              |m00_couplers_imp_W3M98E               |   102|
|114   |        m01_couplers              |m01_couplers_imp_1U8RG3S              |   106|
|115   |        m02_couplers              |m02_couplers_imp_14R3D03              |   100|
|116   |        m03_couplers              |m03_couplers_imp_4DY8YT               |   106|
|117   |        m04_couplers              |m04_couplers_imp_TFYOMD               |   106|
|118   |        m05_couplers              |m05_couplers_imp_1WJXGLV              |   106|
|119   |        m06_couplers              |m06_couplers_imp_12OXPQG              |   102|
|120   |        m07_couplers              |m07_couplers_imp_68M1OE               |   106|
|121   |        m08_couplers              |m08_couplers_imp_I0C3K8               |    96|
|122   |        m09_couplers              |m09_couplers_imp_1PKJTKU              |    98|
|123   |        m10_couplers              |m10_couplers_imp_1K4N5QU              |    98|
|124   |        m11_couplers              |m11_couplers_imp_O7PLSW               |   152|
|125   |        s00_couplers              |s00_couplers_imp_1E8RXMZ              |   152|
|126   |      iic_subsystem               |iic_subsystem_imp_W90RK2              |    94|
|127   |      lmb                         |lmb_imp_5ZZM1E                        |   425|
|128   |      spi_subsystem               |spi_subsystem_imp_3MP9TC              |   101|
|129   |      timers_subsystem            |timers_subsystem_imp_1YNJCLD          |    90|
|130   |        mb4_timer_pwm             |base_mb4_timer_pwm_0                  |     0|
|131   |        mb4_timers_interrupt      |base_mb4_timers_interrupt_0           |     0|
|132   |    trace_analyzer_pi             |trace_analyzer_pi_imp_1J3RDWS         |   482|
|133   |      constant_tkeep_tstrb        |base_constant_tkeep_tstrb_0           |     0|
|134   |    trace_analyzer_pmodb          |trace_analyzer_pmodb_imp_1C8RRO3      |   366|
|135   |      constant_tkeep_tstrb        |base_constant_tkeep_tstrb_1           |     0|
|136   |    video                         |video_imp_1KRFORE                     |  4813|
|137   |      axi_interconnect_0          |base_axi_interconnect_0_1             |  3010|
|138   |        m00_couplers              |m00_couplers_imp_1FYRJNX              |   106|
|139   |        m01_couplers              |m01_couplers_imp_AMBB5N               |   196|
|140   |        m02_couplers              |m02_couplers_imp_P0IUHS               |   204|
|141   |        m03_couplers              |m03_couplers_imp_1J9C68M              |    98|
|142   |        m04_couplers              |m04_couplers_imp_19743FA              |   106|
|143   |        m05_couplers              |m05_couplers_imp_HQG6QO               |   106|
|144   |        m06_couplers              |m06_couplers_imp_IQPA7V               |   204|
|145   |        m07_couplers              |m07_couplers_imp_1PQNA19              |   196|
|146   |        m08_couplers              |m08_couplers_imp_11R48SB              |   106|
|147   |        m09_couplers              |m09_couplers_imp_5UZHFX               |   106|
|148   |        s00_couplers              |s00_couplers_imp_YXTABC               |   431|
|149   |      axi_mem_intercon            |base_axi_mem_intercon_1               |   719|
|150   |        m00_couplers              |m00_couplers_imp_1UNZW92              |   265|
|151   |        s01_couplers              |s01_couplers_imp_1BPETZ9              |   100|
|152   |      xlconcat_0                  |base_xlconcat_0_0                     |     0|
|153   |      hdmi_in                     |hdmi_in_imp_1J5I8O                    |   387|
|154   |        frontend                  |frontend_imp_13KUJBY                  |   213|
|155   |      hdmi_out                    |hdmi_out_imp_1RSCXJD                  |   415|
|156   |        frontend                  |frontend_imp_1JYZ9V6                  |   249|
|157   |    wire_distribution_network     |wire_distribution_network_imp_1AE1J8P |   208|
|158   |      rpi_i_27_0                  |base_rpi_i_27_0_0                     |     0|
|159   |      rpi_o_27_8                  |base_rpi_o_27_8_0                     |     0|
|160   |      rpi_t_27_8                  |base_rpi_t_27_8_0                     |     0|
|161   |      rpi_i_reorder_7_0           |rpi_i_reorder_7_0_imp_NLGZSK          |     0|
|162   |        pmoda_rpi_1_0             |base_pmoda_rpi_1_0_0                  |     0|
|163   |        pmoda_rpi_3_2             |base_pmoda_rpi_3_2_0                  |     0|
|164   |        pmoda_rpi_5_4             |base_pmoda_rpi_5_4_0                  |     0|
|165   |        pmoda_rpi_7_6             |base_pmoda_rpi_7_6_0                  |     0|
|166   |        rpi2pmoda                 |base_rpi2pmoda_0                      |     0|
|167   |      rpi_o_reorder_7_0           |rpi_o_reorder_7_0_imp_1V7R9RW         |     0|
|168   |        rpi2pmoda                 |base_rpi2pmoda_1                      |     0|
|169   |        rpi_1_0                   |base_rpi_1_0_0                        |     0|
|170   |        rpi_3_2                   |base_rpi_3_2_0                        |     0|
|171   |        rpi_5_4                   |base_rpi_5_4_0                        |     0|
|172   |        rpi_7_6                   |base_rpi_7_6_0                        |     0|
|173   |      rpi_t_reorder_7_0           |rpi_t_reorder_7_0_imp_MG01NF          |     0|
|174   |        rpi2pmoda                 |base_rpi2pmoda_2                      |     0|
|175   |        rpi_1_0                   |base_rpi_1_0_1                        |     0|
|176   |        rpi_3_2                   |base_rpi_3_2_1                        |     0|
|177   |        rpi_5_4                   |base_rpi_5_4_1                        |     0|
|178   |        rpi_7_6                   |base_rpi_7_6_1                        |     0|
+------+----------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 439 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1272.410 ; gain = 335.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1272.410 ; gain = 563.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1272.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1272.410 ; gain = 858.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1272.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 23:20:49 2020...
