$date
	Sun Oct 23 04:11:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#358792
b1 !
1"
#358794
b1 &
b1 %
1$
#358795
0"
#358798
1#
#358802
b0 &
b0 %
0#
0$
#1361718
b100 &
b100 %
1$
b100 !
1"
#1361719
0"
#1361722
b10 &
b10 %
#1361726
b1 &
1#
b1 %
#1361730
b0 &
b0 %
0#
0$
#2368415
b11110 !
1"
#2368418
b11110 &
b11110 %
1$
#2368419
0"
#2368422
b1111 &
b1111 %
#2368426
b101110 &
b101110 %
#2368430
b10111 &
b10111 %
#2368434
b1000110 &
b1000110 %
#2368438
b100011 &
b100011 %
#2368442
b1101010 &
b1101010 %
#2368446
b110101 &
b110101 %
#2368450
b10100000 &
b10100000 %
#2368454
b1010000 &
b1010000 %
#2368458
b101000 &
b101000 %
#2368462
b10100 &
b10100 %
#2368466
b1010 &
b1010 %
#2368470
b101 &
b101 %
#2368474
b10000 &
b10000 %
#2368478
b1000 &
b1000 %
#2368482
b100 &
b100 %
#2368486
b10 &
b10 %
#2368490
b1 &
b1 %
1#
#2368494
b0 &
0#
b0 %
0$
#4500012
