
---------- Begin Simulation Statistics ----------
final_tick                                61023526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236033                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444612                       # Number of bytes of host memory used
host_op_rate                                   342469                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.70                       # Real time elapsed on the host
host_tick_rate                              720454097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19992327                       # Number of instructions simulated
sim_ops                                      29007653                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061024                       # Number of seconds simulated
sim_ticks                                 61023526500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9992326                       # Number of instructions committed
system.cpu0.committedOps                     14498285                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.214077                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1918984                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1869583                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365263                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7290125                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28426                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102091276                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081873                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2311519                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu0.numCycles                       122047038                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4975671     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1089540      7.51%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               388993      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1091622      7.53%     52.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6900358     47.59%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14498285                       # Class of committed instruction
system.cpu0.tickCycles                       19955762                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.204704                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920448                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871004                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365552                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102076289                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081936                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313325                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          261                       # TLB misses on write requests
system.cpu1.numCycles                       122047053                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970764                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3654243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1860575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3721217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1816816                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9775                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1817590                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1817589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10062                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5481894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5481894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5481894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827652                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11552190000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9465498500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2300370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2300370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2300370                       # number of overall hits
system.cpu0.icache.overall_hits::total        2300370                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11082                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11082                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11082                       # number of overall misses
system.cpu0.icache.overall_misses::total        11082                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    308415000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    308415000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    308415000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    308415000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2311452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2311452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2311452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2311452                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004794                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004794                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004794                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004794                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27830.265295                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27830.265295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27830.265295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27830.265295                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11066                       # number of writebacks
system.cpu0.icache.writebacks::total            11066                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11082                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11082                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    297333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    297333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    297333000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    297333000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004794                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004794                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26830.265295                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26830.265295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26830.265295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26830.265295                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11066                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2300370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2300370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11082                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11082                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    308415000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    308415000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2311452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2311452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27830.265295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27830.265295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    297333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    297333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004794                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26830.265295                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26830.265295                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2311452                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11082                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.577152                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18502698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18502698                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7314575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7314575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7314575                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7314575                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1464456                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1464456                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1464456                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1464456                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105682632000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105682632000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105682632000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105682632000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8779031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8779031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8779031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8779031                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166813                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72165.112506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72165.112506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72165.112506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72165.112506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       911719                       # number of writebacks
system.cpu0.dcache.writebacks::total           911719                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       545584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       545584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       545584                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       545584                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       918872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       918872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       918872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       918872                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83566150000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83566150000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83566150000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83566150000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90944.277331                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90944.277331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90944.277331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90944.277331                       # average overall mshr miss latency
system.cpu0.dcache.replacements                918854                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1494502                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1494502                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    354608500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    354608500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1503876                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1503876                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37828.941754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37828.941754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    331334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    331334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 36647.992479                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36647.992479                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5820073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5820073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1455082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1455082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105328023500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105328023500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7275155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7275155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72386.314654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72386.314654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545251                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545251                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       909831                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       909831                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83234815500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83234815500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91483.820072                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91483.820072                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999790                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8233445                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           918870                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71151118                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71151118                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302151                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302151                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302151                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302151                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11107                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11107                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11107                       # number of overall misses
system.cpu1.icache.overall_misses::total        11107                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    280037500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    280037500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    280037500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    280037500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313258                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313258                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313258                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313258                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004801                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004801                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25212.703700                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25212.703700                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25212.703700                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25212.703700                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11091                       # number of writebacks
system.cpu1.icache.writebacks::total            11091                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11107                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11107                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    268930500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    268930500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    268930500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    268930500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004801                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004801                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004801                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004801                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24212.703700                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24212.703700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24212.703700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24212.703700                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11091                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    280037500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    280037500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25212.703700                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25212.703700                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    268930500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    268930500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004801                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004801                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24212.703700                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24212.703700                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313258                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11107                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.270280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517171                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517171                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320204                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465641                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465641                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105729779500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105729779500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105729779500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105729779500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785845                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785845                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785845                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785845                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166818                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166818                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166818                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166818                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72138.934091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72138.934091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72138.934091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72138.934091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912498                       # number of writebacks
system.cpu1.dcache.writebacks::total           912498                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546060                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546060                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83582999000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83582999000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83582999000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83582999000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90892.481467                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90892.481467                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90892.481467                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90892.481467                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    334207000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    334207000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35652.549605                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35652.549605                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    311265500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    311265500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34428.215905                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34428.215905                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456267                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105395572500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105395572500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72373.797181                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72373.797181                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83271733500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83271733500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91453.130560                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91453.130560                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239784                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960378                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206340                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206340                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7590                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32988                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8832                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7318                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9248                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7590                       # number of overall hits
system.l2.overall_hits::total                   32988                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2250                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911991                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827654                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2250                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911554                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1859                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911991                       # number of overall misses
system.l2.overall_misses::total               1827654                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    182385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82086844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82101619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164520561500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    182385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82086844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149712500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82101619500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164520561500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11082                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          918872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1860642                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11082                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         918872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1860642                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.203032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.992036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.167372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982271                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.203032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.992036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.167372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982271                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        81060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90051.543299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80533.889188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90024.593993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90017.345460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        81060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90051.543299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80533.889188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90024.593993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90017.345460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1816816                       # number of writebacks
system.l2.writebacks::total                   1816816                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827654                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    159885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72971324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72981719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146244051500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    159885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72971324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72981719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146244051500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.203032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.992036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.203032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.992036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982271                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        71060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80051.565239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70533.889188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80024.604958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80017.361875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        71060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80051.565239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70533.889188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80024.604958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80017.361875                       # average overall mshr miss latency
system.l2.replacements                        1826726                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1824217                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1824217                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1824217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1824217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22157                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22157                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22157                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2779                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         908451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1817592                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81833796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81870579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  163704375500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       909831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1820371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90080.583323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90052.675548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90066.624138                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       908451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1817592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72749306000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72779179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145528485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80080.605338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80052.686547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80066.640643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18080                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    182385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    332097500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.203032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.167372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst        81060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80533.889188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80821.976150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    159885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131122500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    291007500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.203032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst        71060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70533.889188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70821.976150                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    253048500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    231040000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    484088500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.343214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.315231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81549.629391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81066.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81318.410885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2850                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    222018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    202540000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    424558500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.343214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.315231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329222                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71549.629391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71066.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71318.410885                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.615676                       # Cycle average of tags in use
system.l2.tags.total_refs                     3721197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.035944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.144716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.959120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      381.914566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.252503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      637.344772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.372963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.622407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31597486                       # Number of tag accesses
system.l2.tags.data_accesses                 31597486                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58339328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58367360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116969664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        262976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116276224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116276224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1816816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1816816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2359746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        956013711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1949674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        956473074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1916796205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2359746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1949674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4309420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1905432719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1905432719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1905432719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2359746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       956013711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1949674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       956473074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3822228923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1816814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259652250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4966306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1706838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1816816                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1816816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113448                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36377972500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9137765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70644591250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19905.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38655.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1694453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1693679                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1816816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  602454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  204371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 127497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 164478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 119878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 123332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    910.359613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   831.029857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.109769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4919      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7272      2.84%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7111      2.78%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7728      3.02%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8610      3.36%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6339      2.47%     16.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5565      2.17%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5619      2.19%     20.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203040     79.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256203                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.149072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.020646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.310030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         113106     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           36      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.460326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111307     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              329      0.29%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              263      0.23%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              400      0.35%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              368      0.33%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              418      0.37%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113167                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116963392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116274176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116969728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116276224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1916.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1905.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1916.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1905.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61023512500                       # Total gap between requests
system.mem_ctrls.avgGap                      16744.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       144000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58335808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58364608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116274176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2359745.630236561410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 955956027.877215504646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1949674.278493229998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 956427977.003262758255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1905399157.814978122711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1816816                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     67574250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35264050500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54891000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35258075500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1560133699500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30033.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38685.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29527.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38660.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    858718.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            912706200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            485107260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6524824740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4740511680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4816933680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23065488330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4009465440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44555037330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.128852                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10035714750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2037620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48950191750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            916597500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            487183125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6523903680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4743100800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4816933680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23029300740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4039939200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44556958725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.160338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10116644000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2037620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48869262500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3641033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1820371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1820368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2756596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5581856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1417472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117157696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117252992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              237248832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826726                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116276224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3687368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006420                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3687216    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    152      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3687368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3706982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379386966                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16679462                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1378328453                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16640964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61023526500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
