$date
	Thu Mar 23 18:02:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_tb $end
$var wire 1 ! o3 $end
$var wire 1 " o2 $end
$var wire 1 # o1 $end
$var wire 1 $ o0 $end
$var reg 1 % i0 $end
$var reg 1 & i1 $end
$var reg 1 ' i2 $end
$var reg 1 ( i3 $end
$var integer 32 ) n [31:0] $end
$scope module dut $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ' d2 $end
$var wire 1 ( d3 $end
$var wire 1 $ y0 $end
$var wire 1 # y1 $end
$var wire 1 " y2 $end
$var wire 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
1%
b1 )
#20
1#
0$
1&
0%
b10 )
#30
1%
b11 )
#40
1"
0#
1'
0&
0%
b100 )
#50
1%
b101 )
#60
1&
0%
b110 )
#70
1%
b111 )
#80
0"
1!
1(
0'
0&
0%
b1000 )
#90
1%
b1001 )
#100
1&
0%
b1010 )
#110
1%
b1011 )
#120
1'
0&
0%
b1100 )
#130
1%
b1101 )
#140
1&
0%
b1110 )
#150
1%
b1111 )
#160
b10000 )
