// Seed: 3330419557
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = id_4;
  logic id_6 = id_3;
  assign id_2 = 1'b0;
  logic id_7;
  always @(id_6 or posedge (id_3)) begin
    id_6 = 1;
  end
endmodule
