PPA Report for shift_cond_rst_pipeline.v (Module: shift_cond_rst_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 30
IO Count: 18
Cell Count: 88

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 450.94 MHz
Reg-to-Reg Critical Path Delay: 3.328 ns

POWER METRICS:
-------------
Total Power Consumption: 2.629 W
