
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000182dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a58  08018470  08018470  00028470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018ec8  08018ec8  00031008  2**0
                  CONTENTS
  4 .ARM          00000008  08018ec8  08018ec8  00028ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018ed0  08018ed0  00031008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018ed0  08018ed0  00028ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018ed4  08018ed4  00028ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001008  20000000  08018ed8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b8c  20001008  08019ee0  00031008  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006b94  08019ee0  00036b94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c2c6  00000000  00000000  00031038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005f66  00000000  00000000  0005d2fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001c68  00000000  00000000  00063268  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019f8  00000000  00000000  00064ed0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000294fd  00000000  00000000  000668c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e347  00000000  00000000  0008fdc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dbcf1  00000000  00000000  000ae10c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00189dfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008998  00000000  00000000  00189e78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001008 	.word	0x20001008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018454 	.word	0x08018454

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000100c 	.word	0x2000100c
 80001cc:	08018454 	.word	0x08018454

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <commandRead>:
												"STOP",
												"ERRO",
												"OKAY"};


Robot_CommandTypedef 	commandRead	(uint8_t *message, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fac:	b0b4      	sub	sp, #208	; 0xd0
 8000fae:	af0a      	add	r7, sp, #40	; 0x28
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
	char command[10];
	char para[70];
	int32_t result;
	memset(para, 0, 70*sizeof(char));
 8000fb6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fba:	2246      	movs	r2, #70	; 0x46
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f011 fc12 	bl	80127e8 <memset>
	result = sscanf((char*)message, "%d %s %70c",(int*) id_command, command, para);
 8000fc4:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8000fc8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	68ba      	ldr	r2, [r7, #8]
 8000fd2:	49b4      	ldr	r1, [pc, #720]	; (80012a4 <commandRead+0x2fc>)
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f012 fb5f 	bl	8013698 <siscanf>
 8000fda:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	duty_cmd->id_command = *id_command;
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	605a      	str	r2, [r3, #4]
	// Stop Now
	if ( 0 == strcmp( command, ROBOTCOMMAND[CMD_STOPNOW])) {
 8000fe6:	4bb0      	ldr	r3, [pc, #704]	; (80012a8 <commandRead+0x300>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fee:	4611      	mov	r1, r2
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8ed 	bl	80001d0 <strcmp>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d104      	bne.n	8001006 <commandRead+0x5e>
		duty_cmd->robot_mode = SCARA_MODE_STOP;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
		return CMD_STOPNOW;
 8001002:	2300      	movs	r3, #0
 8001004:	e23c      	b.n	8001480 <commandRead+0x4d8>

	// Scan Limit
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SCAN_LIMIT])) {
 8001006:	4ba8      	ldr	r3, [pc, #672]	; (80012a8 <commandRead+0x300>)
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f8dd 	bl	80001d0 <strcmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <commandRead+0x7e>
		duty_cmd->robot_mode = SCARA_MODE_SCAN;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
		return CMD_SCAN_LIMIT;
 8001022:	2301      	movs	r3, #1
 8001024:	e22c      	b.n	8001480 <commandRead+0x4d8>

	// Move Home
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_HOME])) {
 8001026:	4ba0      	ldr	r3, [pc, #640]	; (80012a8 <commandRead+0x300>)
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8cd 	bl	80001d0 <strcmp>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d120      	bne.n	800107e <commandRead+0xd6>
		if (3 == result) {
 800103c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001040:	2b03      	cmp	r3, #3
 8001042:	d112      	bne.n	800106a <commandRead+0xc2>
			result = sscanf( para, "%lf %lf",
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001050:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001054:	4995      	ldr	r1, [pc, #596]	; (80012ac <commandRead+0x304>)
 8001056:	f012 fb1f 	bl	8013698 <siscanf>
 800105a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							&(duty_cmd->a_factor));
			if (2 != result) {
 800105e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001062:	2b02      	cmp	r3, #2
 8001064:	d003      	beq.n	800106e <commandRead+0xc6>
				return CMD_ERROR;
 8001066:	230b      	movs	r3, #11
 8001068:	e20a      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 800106a:	230b      	movs	r3, #11
 800106c:	e208      	b.n	8001480 <commandRead+0x4d8>
		}
		duty_cmd->space_type = DUTY_SPACE_JOINT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	725a      	strb	r2, [r3, #9]
		duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2202      	movs	r2, #2
 8001078:	701a      	strb	r2, [r3, #0]
		return CMD_MOVE_HOME;
 800107a:	2302      	movs	r3, #2
 800107c:	e200      	b.n	8001480 <commandRead+0x4d8>

	// Move Line
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_LINE])) {
 800107e:	4b8a      	ldr	r3, [pc, #552]	; (80012a8 <commandRead+0x300>)
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff f8a1 	bl	80001d0 <strcmp>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d151      	bne.n	8001138 <commandRead+0x190>
		if (3 == result) {
 8001094:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001098:	2b03      	cmp	r3, #3
 800109a:	d149      	bne.n	8001130 <commandRead+0x188>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f103 0658 	add.w	r6, r3, #88	; 0x58
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3360      	adds	r3, #96	; 0x60
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	3268      	adds	r2, #104	; 0x68
 80010b0:	6879      	ldr	r1, [r7, #4]
 80010b2:	31f8      	adds	r1, #248	; 0xf8
 80010b4:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80010b8:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80010bc:	9004      	str	r0, [sp, #16]
 80010be:	f107 0047 	add.w	r0, r7, #71	; 0x47
 80010c2:	9003      	str	r0, [sp, #12]
 80010c4:	9102      	str	r1, [sp, #8]
 80010c6:	9201      	str	r2, [sp, #4]
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	4633      	mov	r3, r6
 80010cc:	462a      	mov	r2, r5
 80010ce:	4978      	ldr	r1, [pc, #480]	; (80012b0 <commandRead+0x308>)
 80010d0:	4620      	mov	r0, r4
 80010d2:	f012 fae1 	bl	8013698 <siscanf>
 80010d6:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 80010da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80010de:	2b07      	cmp	r3, #7
 80010e0:	d001      	beq.n	80010e6 <commandRead+0x13e>
				return CMD_ERROR;
 80010e2:	230b      	movs	r3, #11
 80010e4:	e1cc      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_LINE;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2202      	movs	r2, #2
 80010f6:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80010f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d108      	bne.n	8001112 <commandRead+0x16a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001106:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001110:	e010      	b.n	8001134 <commandRead+0x18c>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001112:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001116:	2b01      	cmp	r3, #1
 8001118:	d108      	bne.n	800112c <commandRead+0x184>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2201      	movs	r2, #1
 800111e:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001120:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800112a:	e003      	b.n	8001134 <commandRead+0x18c>
			} else {
				return CMD_ERROR;
 800112c:	230b      	movs	r3, #11
 800112e:	e1a7      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001130:	230b      	movs	r3, #11
 8001132:	e1a5      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_LINE;
 8001134:	2303      	movs	r3, #3
 8001136:	e1a3      	b.n	8001480 <commandRead+0x4d8>

	// Move Circle
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_CIRCLE])) {
 8001138:	4b5b      	ldr	r3, [pc, #364]	; (80012a8 <commandRead+0x300>)
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f844 	bl	80001d0 <strcmp>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d15f      	bne.n	800120e <commandRead+0x266>
		if (3 == result) {
 800114e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001152:	2b03      	cmp	r3, #3
 8001154:	d157      	bne.n	8001206 <commandRead+0x25e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f103 0e50 	add.w	lr, r3, #80	; 0x50
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f103 0858 	add.w	r8, r3, #88	; 0x58
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3360      	adds	r3, #96	; 0x60
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	3268      	adds	r2, #104	; 0x68
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	31b8      	adds	r1, #184	; 0xb8
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	30c0      	adds	r0, #192	; 0xc0
 8001174:	687c      	ldr	r4, [r7, #4]
 8001176:	34c8      	adds	r4, #200	; 0xc8
							&(duty_cmd->target_point.z),
							&(duty_cmd->target_point.roll),
							&(duty_cmd->sub_point.x),
							&(duty_cmd->sub_point.y),
							&(duty_cmd->sub_point.z),
							(int *)&(duty_cmd->sub_para_int), // dir
 8001178:	687d      	ldr	r5, [r7, #4]
 800117a:	3510      	adds	r5, #16
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 800117c:	687e      	ldr	r6, [r7, #4]
 800117e:	36f8      	adds	r6, #248	; 0xf8
 8001180:	f107 0c50 	add.w	ip, r7, #80	; 0x50
 8001184:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001188:	9308      	str	r3, [sp, #32]
 800118a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800118e:	9307      	str	r3, [sp, #28]
 8001190:	9606      	str	r6, [sp, #24]
 8001192:	9505      	str	r5, [sp, #20]
 8001194:	9404      	str	r4, [sp, #16]
 8001196:	9003      	str	r0, [sp, #12]
 8001198:	9102      	str	r1, [sp, #8]
 800119a:	9201      	str	r2, [sp, #4]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	4643      	mov	r3, r8
 80011a2:	4672      	mov	r2, lr
 80011a4:	4943      	ldr	r1, [pc, #268]	; (80012b4 <commandRead+0x30c>)
 80011a6:	4660      	mov	r0, ip
 80011a8:	f012 fa76 	bl	8013698 <siscanf>
 80011ac:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (11 != result) {
 80011b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80011b4:	2b0b      	cmp	r3, #11
 80011b6:	d001      	beq.n	80011bc <commandRead+0x214>
				return CMD_ERROR;
 80011b8:	230b      	movs	r3, #11
 80011ba:	e161      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_CIRCLE;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80011ce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d108      	bne.n	80011e8 <commandRead+0x240>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 80011dc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80011e6:	e010      	b.n	800120a <commandRead+0x262>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80011e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d108      	bne.n	8001202 <commandRead+0x25a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80011f6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8001200:	e003      	b.n	800120a <commandRead+0x262>
			} else {
				return CMD_ERROR;
 8001202:	230b      	movs	r3, #11
 8001204:	e13c      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001206:	230b      	movs	r3, #11
 8001208:	e13a      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_CIRCLE;
 800120a:	2304      	movs	r3, #4
 800120c:	e138      	b.n	8001480 <commandRead+0x4d8>

	// Move Joint
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_JOINT])) {
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <commandRead+0x300>)
 8001210:	695a      	ldr	r2, [r3, #20]
 8001212:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffd9 	bl	80001d0 <strcmp>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d15c      	bne.n	80012de <commandRead+0x336>
		if (3 == result) {
 8001224:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001228:	2b03      	cmp	r3, #3
 800122a:	d154      	bne.n	80012d6 <commandRead+0x32e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f103 0658 	add.w	r6, r3, #88	; 0x58
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3360      	adds	r3, #96	; 0x60
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	3268      	adds	r2, #104	; 0x68
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	31f8      	adds	r1, #248	; 0xf8
 8001244:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001248:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800124c:	9004      	str	r0, [sp, #16]
 800124e:	f107 0027 	add.w	r0, r7, #39	; 0x27
 8001252:	9003      	str	r0, [sp, #12]
 8001254:	9102      	str	r1, [sp, #8]
 8001256:	9201      	str	r2, [sp, #4]
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	4633      	mov	r3, r6
 800125c:	462a      	mov	r2, r5
 800125e:	4914      	ldr	r1, [pc, #80]	; (80012b0 <commandRead+0x308>)
 8001260:	4620      	mov	r0, r4
 8001262:	f012 fa19 	bl	8013698 <siscanf>
 8001266:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 800126a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800126e:	2b07      	cmp	r3, #7
 8001270:	d001      	beq.n	8001276 <commandRead+0x2ce>
				return CMD_ERROR;
 8001272:	230b      	movs	r3, #11
 8001274:	e104      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2201      	movs	r2, #1
 800127a:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_4DOF;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 8001288:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800128c:	2b00      	cmp	r3, #0
 800128e:	d113      	bne.n	80012b8 <commandRead+0x310>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001296:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80012a0:	e01b      	b.n	80012da <commandRead+0x332>
 80012a2:	bf00      	nop
 80012a4:	08018500 	.word	0x08018500
 80012a8:	20000000 	.word	0x20000000
 80012ac:	0801850c 	.word	0x0801850c
 80012b0:	08018514 	.word	0x08018514
 80012b4:	08018530 	.word	0x08018530
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80012b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d108      	bne.n	80012d2 <commandRead+0x32a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80012c6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80012d0:	e003      	b.n	80012da <commandRead+0x332>
			} else {
				return CMD_ERROR;
 80012d2:	230b      	movs	r3, #11
 80012d4:	e0d4      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 80012d6:	230b      	movs	r3, #11
 80012d8:	e0d2      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_JOINT;
 80012da:	2305      	movs	r3, #5
 80012dc:	e0d0      	b.n	8001480 <commandRead+0x4d8>

	// Rotate Single
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_ROTATE_SINGLE])) {
 80012de:	4b6b      	ldr	r3, [pc, #428]	; (800148c <commandRead+0x4e4>)
 80012e0:	699a      	ldr	r2, [r3, #24]
 80012e2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7fe ff71 	bl	80001d0 <strcmp>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d14a      	bne.n	800138a <commandRead+0x3e2>
		if (3 == result) {
 80012f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d142      	bne.n	8001382 <commandRead+0x3da>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%d %lf %lf %d %lf",
							(int *)&(duty_cmd->sub_para_int),
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f103 0110 	add.w	r1, r3, #16
			result = sscanf( para, "%d %lf %lf %d %lf",
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f103 0418 	add.w	r4, r3, #24
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	33f8      	adds	r3, #248	; 0xf8
 800130c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001310:	f107 0218 	add.w	r2, r7, #24
 8001314:	9202      	str	r2, [sp, #8]
 8001316:	f107 0217 	add.w	r2, r7, #23
 800131a:	9201      	str	r2, [sp, #4]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4623      	mov	r3, r4
 8001320:	460a      	mov	r2, r1
 8001322:	495b      	ldr	r1, [pc, #364]	; (8001490 <commandRead+0x4e8>)
 8001324:	f012 f9b8 	bl	8013698 <siscanf>
 8001328:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->sub_para_double),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (5 != result) {
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001330:	2b05      	cmp	r3, #5
 8001332:	d001      	beq.n	8001338 <commandRead+0x390>
				return CMD_ERROR;
 8001334:	230b      	movs	r3, #11
 8001336:	e0a3      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_SINGLE;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2202      	movs	r2, #2
 8001348:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 800134a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d108      	bne.n	8001364 <commandRead+0x3bc>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001358:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001362:	e010      	b.n	8001386 <commandRead+0x3de>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001364:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d108      	bne.n	800137e <commandRead+0x3d6>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2201      	movs	r2, #1
 8001370:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001372:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800137c:	e003      	b.n	8001386 <commandRead+0x3de>
			} else {
				return CMD_ERROR;
 800137e:	230b      	movs	r3, #11
 8001380:	e07e      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001382:	230b      	movs	r3, #11
 8001384:	e07c      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_ROTATE_SINGLE;
 8001386:	2306      	movs	r3, #6
 8001388:	e07a      	b.n	8001480 <commandRead+0x4d8>

	// Set Output
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_OUTPUT])) {
 800138a:	4b40      	ldr	r3, [pc, #256]	; (800148c <commandRead+0x4e4>)
 800138c:	69da      	ldr	r2, [r3, #28]
 800138e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff1b 	bl	80001d0 <strcmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d112      	bne.n	80013c6 <commandRead+0x41e>
		result = sscanf( para, "%d",(int *)&(duty_cmd->sub_para_int));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f103 0210 	add.w	r2, r3, #16
 80013a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013aa:	493a      	ldr	r1, [pc, #232]	; (8001494 <commandRead+0x4ec>)
 80013ac:	4618      	mov	r0, r3
 80013ae:	f012 f973 	bl	8013698 <siscanf>
 80013b2:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4

		if (1 != result) {
 80013b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <commandRead+0x41a>
			return CMD_ERROR;
 80013be:	230b      	movs	r3, #11
 80013c0:	e05e      	b.n	8001480 <commandRead+0x4d8>
		}

		return CMD_OUTPUT;
 80013c2:	2307      	movs	r3, #7
 80013c4:	e05c      	b.n	8001480 <commandRead+0x4d8>

	// Read Status
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_STATUS])) {
 80013c6:	4b31      	ldr	r3, [pc, #196]	; (800148c <commandRead+0x4e4>)
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe fefd 	bl	80001d0 <strcmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <commandRead+0x438>
		return CMD_READ_STATUS;
 80013dc:	2308      	movs	r3, #8
 80013de:	e04f      	b.n	8001480 <commandRead+0x4d8>

	// Read Position
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_POSITION])) {
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <commandRead+0x4e4>)
 80013e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013e4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe fef0 	bl	80001d0 <strcmp>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <commandRead+0x452>
			return CMD_READ_POSITION;
 80013f6:	2309      	movs	r3, #9
 80013f8:	e042      	b.n	8001480 <commandRead+0x4d8>

	// Setting
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SETTING])) {
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <commandRead+0x4e4>)
 80013fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013fe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f7fe fee3 	bl	80001d0 <strcmp>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d136      	bne.n	800147e <commandRead+0x4d6>
		int8_t mode_trajec;
		int8_t mode_coordinate;
		result = sscanf( para, "%d %d",
 8001410:	f107 0316 	add.w	r3, r7, #22
 8001414:	f107 0215 	add.w	r2, r7, #21
 8001418:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800141c:	491e      	ldr	r1, [pc, #120]	; (8001498 <commandRead+0x4f0>)
 800141e:	f012 f93b 	bl	8013698 <siscanf>
 8001422:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
						(int *)&mode_coordinate,
						(int *)&mode_trajec);

		if (2 != result) {
 8001426:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800142a:	2b02      	cmp	r3, #2
 800142c:	d001      	beq.n	8001432 <commandRead+0x48a>
			return CMD_ERROR;
 800142e:	230b      	movs	r3, #11
 8001430:	e026      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_COORDINATES_ABS == mode_coordinate) {
 8001432:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d103      	bne.n	8001442 <commandRead+0x49a>
			duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	721a      	strb	r2, [r3, #8]
 8001440:	e009      	b.n	8001456 <commandRead+0x4ae>
		} else if ( DUTY_COORDINATES_REL == mode_coordinate) {
 8001442:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d103      	bne.n	8001452 <commandRead+0x4aa>
			duty_cmd->coordinate_type = DUTY_COORDINATES_REL;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	721a      	strb	r2, [r3, #8]
 8001450:	e001      	b.n	8001456 <commandRead+0x4ae>
		} else {
			return CMD_ERROR;
 8001452:	230b      	movs	r3, #11
 8001454:	e014      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_TRAJECTORY_LSPB == mode_trajec) {
 8001456:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d103      	bne.n	8001466 <commandRead+0x4be>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	731a      	strb	r2, [r3, #12]
 8001464:	e009      	b.n	800147a <commandRead+0x4d2>
		} else if ( DUTY_TRAJECTORY_SCURVE == mode_trajec) {
 8001466:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d103      	bne.n	8001476 <commandRead+0x4ce>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2201      	movs	r2, #1
 8001472:	731a      	strb	r2, [r3, #12]
 8001474:	e001      	b.n	800147a <commandRead+0x4d2>
		} else {
			return CMD_ERROR;
 8001476:	230b      	movs	r3, #11
 8001478:	e002      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_SETTING;
 800147a:	230a      	movs	r3, #10
 800147c:	e000      	b.n	8001480 <commandRead+0x4d8>

	// Error command
	} else {
		return CMD_ERROR;
 800147e:	230b      	movs	r3, #11
	}
}
 8001480:	4618      	mov	r0, r3
 8001482:	37a8      	adds	r7, #168	; 0xa8
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800148a:	bf00      	nop
 800148c:	20000000 	.word	0x20000000
 8001490:	0801855c 	.word	0x0801855c
 8001494:	08018570 	.word	0x08018570
 8001498:	08018574 	.word	0x08018574

0800149c <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail) {
 800149c:	b082      	sub	sp, #8
 800149e:	b5b0      	push	{r4, r5, r7, lr}
 80014a0:	b0b6      	sub	sp, #216	; 0xd8
 80014a2:	af18      	add	r7, sp, #96	; 0x60
 80014a4:	4601      	mov	r1, r0
 80014a6:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80014aa:	e880 000c 	stmia.w	r0, {r2, r3}
 80014ae:	460b      	mov	r3, r1
 80014b0:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b0b      	cmp	r3, #11
 80014b6:	f200 80f2 	bhi.w	800169e <commandReply+0x202>
 80014ba:	a201      	add	r2, pc, #4	; (adr r2, 80014c0 <commandReply+0x24>)
 80014bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c0:	080014f1 	.word	0x080014f1
 80014c4:	080014f1 	.word	0x080014f1
 80014c8:	080014f1 	.word	0x080014f1
 80014cc:	080014f1 	.word	0x080014f1
 80014d0:	080014f1 	.word	0x080014f1
 80014d4:	080014f1 	.word	0x080014f1
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	080014f9 	.word	0x080014f9
 80014e0:	08001563 	.word	0x08001563
 80014e4:	08001597 	.word	0x08001597
 80014e8:	080015c5 	.word	0x080015c5
 80014ec:	0800167f 	.word	0x0800167f
	case CMD_MOVE_HOME:
	case CMD_MOVE_LINE:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 80014f0:	2309      	movs	r3, #9
 80014f2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 80014f6:	e0e1      	b.n	80016bc <commandReply+0x220>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.sub_para_int) {
 80014f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d10d      	bne.n	800151c <commandReply+0x80>
				scaraSetOutput(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f006 f863 	bl	80075cc <scaraSetOutput>
				strcpy( (char *)detail, "Output ON");
 8001506:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800150a:	4971      	ldr	r1, [pc, #452]	; (80016d0 <commandReply+0x234>)
 800150c:	461a      	mov	r2, r3
 800150e:	460b      	mov	r3, r1
 8001510:	cb03      	ldmia	r3!, {r0, r1}
 8001512:	6010      	str	r0, [r2, #0]
 8001514:	6051      	str	r1, [r2, #4]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	8113      	strh	r3, [r2, #8]
 800151a:	e01e      	b.n	800155a <commandReply+0xbe>
			} else if (0 == duty_cmd.sub_para_int) {
 800151c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10f      	bne.n	8001544 <commandReply+0xa8>
				scaraSetOutput(0);
 8001524:	2000      	movs	r0, #0
 8001526:	f006 f851 	bl	80075cc <scaraSetOutput>
				strcpy( (char *)detail, "Output OFF");
 800152a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800152e:	4969      	ldr	r1, [pc, #420]	; (80016d4 <commandReply+0x238>)
 8001530:	461a      	mov	r2, r3
 8001532:	460b      	mov	r3, r1
 8001534:	cb03      	ldmia	r3!, {r0, r1}
 8001536:	6010      	str	r0, [r2, #0]
 8001538:	6051      	str	r1, [r2, #4]
 800153a:	8819      	ldrh	r1, [r3, #0]
 800153c:	789b      	ldrb	r3, [r3, #2]
 800153e:	8111      	strh	r1, [r2, #8]
 8001540:	7293      	strb	r3, [r2, #10]
 8001542:	e00a      	b.n	800155a <commandReply+0xbe>
			} else {
				strcpy( (char *)detail, "Wrong Value");
 8001544:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001548:	4a63      	ldr	r2, [pc, #396]	; (80016d8 <commandReply+0x23c>)
 800154a:	461c      	mov	r4, r3
 800154c:	4613      	mov	r3, r2
 800154e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001550:	6020      	str	r0, [r4, #0]
 8001552:	6061      	str	r1, [r4, #4]
 8001554:	60a2      	str	r2, [r4, #8]
				return RPD_ERROR;
 8001556:	2307      	movs	r3, #7
 8001558:	e0b2      	b.n	80016c0 <commandReply+0x224>
			}
			ret = RPD_OK;
 800155a:	2308      	movs	r3, #8
 800155c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 8001560:	e0ac      	b.n	80016bc <commandReply+0x220>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 8001562:	f006 f873 	bl	800764c <scaraGetMode>
 8001566:	4603      	mov	r3, r0
 8001568:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			current_state	 = scaraGetDutyState();
 800156c:	f006 f87a 	bl	8007664 <scaraGetDutyState>
 8001570:	4603      	mov	r3, r0
 8001572:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8001576:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800157a:	2b02      	cmp	r3, #2
 800157c:	d107      	bne.n	800158e <commandReply+0xf2>
 800157e:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8001582:	2b00      	cmp	r3, #0
 8001584:	d103      	bne.n	800158e <commandReply+0xf2>
				ret = RPD_IDLE;
 8001586:	2300      	movs	r3, #0
 8001588:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 800158c:	e096      	b.n	80016bc <commandReply+0x220>
				ret = RPD_BUSY;
 800158e:	2301      	movs	r3, #1
 8001590:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 8001594:	e092      	b.n	80016bc <commandReply+0x220>

	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			scaraGetPosition(&position);
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4618      	mov	r0, r3
 800159c:	f006 f836 	bl	800760c <scaraGetPosition>
			scaraPosition2String((char *)detail, position);
 80015a0:	4668      	mov	r0, sp
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	2260      	movs	r2, #96	; 0x60
 80015a8:	4619      	mov	r1, r3
 80015aa:	f011 f8f9 	bl	80127a0 <memcpy>
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	cb0c      	ldmia	r3, {r2, r3}
 80015b4:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 80015b8:	f006 f89a 	bl	80076f0 <scaraPosition2String>
			ret =  RPD_POSITION;
 80015bc:	2302      	movs	r3, #2
 80015be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 80015c2:	e07b      	b.n	80016bc <commandReply+0x220>

	case CMD_SETTING:
		if ( DUTY_COORDINATES_ABS == duty_cmd.coordinate_type) {
 80015c4:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10a      	bne.n	80015e2 <commandReply+0x146>
			strcpy( (char *)detail, "Absolute.");
 80015cc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015d0:	4942      	ldr	r1, [pc, #264]	; (80016dc <commandReply+0x240>)
 80015d2:	461a      	mov	r2, r3
 80015d4:	460b      	mov	r3, r1
 80015d6:	cb03      	ldmia	r3!, {r0, r1}
 80015d8:	6010      	str	r0, [r2, #0]
 80015da:	6051      	str	r1, [r2, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	8113      	strh	r3, [r2, #8]
 80015e0:	e017      	b.n	8001612 <commandReply+0x176>
		} else if ( DUTY_COORDINATES_REL == duty_cmd.coordinate_type) {
 80015e2:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d10a      	bne.n	8001600 <commandReply+0x164>
			strcpy( (char *)detail, "Relative.");
 80015ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015ee:	493c      	ldr	r1, [pc, #240]	; (80016e0 <commandReply+0x244>)
 80015f0:	461a      	mov	r2, r3
 80015f2:	460b      	mov	r3, r1
 80015f4:	cb03      	ldmia	r3!, {r0, r1}
 80015f6:	6010      	str	r0, [r2, #0]
 80015f8:	6051      	str	r1, [r2, #4]
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	8113      	strh	r3, [r2, #8]
 80015fe:	e008      	b.n	8001612 <commandReply+0x176>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_COORDINATE]);
 8001600:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <commandReply+0x248>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	4619      	mov	r1, r3
 8001606:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800160a:	f012 f871 	bl	80136f0 <strcat>
			return RPD_ERROR;
 800160e:	2307      	movs	r3, #7
 8001610:	e056      	b.n	80016c0 <commandReply+0x224>
		}

		if ( DUTY_TRAJECTORY_LSPB == duty_cmd.trajec_type) {
 8001612:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10e      	bne.n	8001638 <commandReply+0x19c>
			strcat((char *)detail, " LSPB");
 800161a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800161e:	f7fe fde1 	bl	80001e4 <strlen>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800162a:	4413      	add	r3, r2
 800162c:	4a2e      	ldr	r2, [pc, #184]	; (80016e8 <commandReply+0x24c>)
 800162e:	6810      	ldr	r0, [r2, #0]
 8001630:	6018      	str	r0, [r3, #0]
 8001632:	8892      	ldrh	r2, [r2, #4]
 8001634:	809a      	strh	r2, [r3, #4]
 8001636:	e01e      	b.n	8001676 <commandReply+0x1da>
		} else if ( DUTY_TRAJECTORY_SCURVE == duty_cmd.trajec_type) {
 8001638:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800163c:	2b01      	cmp	r3, #1
 800163e:	d111      	bne.n	8001664 <commandReply+0x1c8>
			strcat((char *)detail, " S-curve");
 8001640:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8001644:	f7fe fdce 	bl	80001e4 <strlen>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001650:	4413      	add	r3, r2
 8001652:	4926      	ldr	r1, [pc, #152]	; (80016ec <commandReply+0x250>)
 8001654:	461a      	mov	r2, r3
 8001656:	460b      	mov	r3, r1
 8001658:	cb03      	ldmia	r3!, {r0, r1}
 800165a:	6010      	str	r0, [r2, #0]
 800165c:	6051      	str	r1, [r2, #4]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	7213      	strb	r3, [r2, #8]
 8001662:	e008      	b.n	8001676 <commandReply+0x1da>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_TRAJECTORY]);
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <commandReply+0x248>)
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	4619      	mov	r1, r3
 800166a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800166e:	f012 f83f 	bl	80136f0 <strcat>
			return RPD_ERROR;
 8001672:	2307      	movs	r3, #7
 8001674:	e024      	b.n	80016c0 <commandReply+0x224>
		}
		ret = RPD_OK;
 8001676:	2308      	movs	r3, #8
 8001678:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800167c:	e01e      	b.n	80016bc <commandReply+0x220>
	case CMD_ERROR:
		strcpy( (char *)detail, "Check parameters");
 800167e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001682:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <commandReply+0x254>)
 8001684:	461d      	mov	r5, r3
 8001686:	4614      	mov	r4, r2
 8001688:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800168a:	6028      	str	r0, [r5, #0]
 800168c:	6069      	str	r1, [r5, #4]
 800168e:	60aa      	str	r2, [r5, #8]
 8001690:	60eb      	str	r3, [r5, #12]
 8001692:	7823      	ldrb	r3, [r4, #0]
 8001694:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 8001696:	2307      	movs	r3, #7
 8001698:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800169c:	e00e      	b.n	80016bc <commandReply+0x220>
	default:
		strcpy( (char *)detail, "Check parameters");
 800169e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <commandReply+0x254>)
 80016a4:	461d      	mov	r5, r3
 80016a6:	4614      	mov	r4, r2
 80016a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016aa:	6028      	str	r0, [r5, #0]
 80016ac:	6069      	str	r1, [r5, #4]
 80016ae:	60aa      	str	r2, [r5, #8]
 80016b0:	60eb      	str	r3, [r5, #12]
 80016b2:	7823      	ldrb	r3, [r4, #0]
 80016b4:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 80016b6:	2307      	movs	r3, #7
 80016b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}
	return ret;
 80016bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3778      	adds	r7, #120	; 0x78
 80016c4:	46bd      	mov	sp, r7
 80016c6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80016ca:	b002      	add	sp, #8
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	0801857c 	.word	0x0801857c
 80016d4:	08018588 	.word	0x08018588
 80016d8:	08018594 	.word	0x08018594
 80016dc:	080185a0 	.word	0x080185a0
 80016e0:	080185ac 	.word	0x080185ac
 80016e4:	20000c80 	.word	0x20000c80
 80016e8:	080185b8 	.word	0x080185b8
 80016ec:	080185c0 	.word	0x080185c0
 80016f0:	080185cc 	.word	0x080185cc

080016f4 <commandRespond>:


int32_t				commandRespond	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										char *respond) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	4603      	mov	r3, r0
 8001702:	73fb      	strb	r3, [r7, #15]
	int out_lenght;
	switch(rpd) {
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b08      	cmp	r3, #8
 8001708:	d836      	bhi.n	8001778 <commandRespond+0x84>
 800170a:	a201      	add	r2, pc, #4	; (adr r2, 8001710 <commandRespond+0x1c>)
 800170c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001710:	08001735 	.word	0x08001735
 8001714:	08001735 	.word	0x08001735
 8001718:	0800175b 	.word	0x0800175b
 800171c:	0800175b 	.word	0x0800175b
 8001720:	0800175b 	.word	0x0800175b
 8001724:	0800175b 	.word	0x0800175b
 8001728:	0800175b 	.word	0x0800175b
 800172c:	0800175b 	.word	0x0800175b
 8001730:	0800175b 	.word	0x0800175b
	case RPD_IDLE:
	case RPD_BUSY:
		{
			uint8_t		isScanLitmit;
			isScanLitmit = scaraIsScanLimit();
 8001734:	f005 ffa2 	bl	800767c <scaraIsScanLimit>
 8001738:	4603      	mov	r3, r0
 800173a:	74fb      	strb	r3, [r7, #19]
			out_lenght = snprintf( (char *)respond,
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	4a12      	ldr	r2, [pc, #72]	; (8001788 <commandRespond+0x94>)
 8001740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001744:	7cfa      	ldrb	r2, [r7, #19]
 8001746:	9201      	str	r2, [sp, #4]
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	4a0f      	ldr	r2, [pc, #60]	; (800178c <commandRespond+0x98>)
 800174e:	2114      	movs	r1, #20
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f011 ff4d 	bl	80135f0 <sniprintf>
 8001756:	6178      	str	r0, [r7, #20]
									"%d %s %d",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(int)isScanLitmit);
		}
		break;
 8001758:	e010      	b.n	800177c <commandRespond+0x88>
	case RPD_STOP:
	case RPD_ERROR:
	case RPD_OK:

		{
			out_lenght = snprintf( (char *)respond,
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <commandRespond+0x94>)
 800175e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <commandRespond+0x9c>)
 800176c:	2191      	movs	r1, #145	; 0x91
 800176e:	6838      	ldr	r0, [r7, #0]
 8001770:	f011 ff3e 	bl	80135f0 <sniprintf>
 8001774:	6178      	str	r0, [r7, #20]
									"%d %s %s",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(char *)detail);
		}
		break;
 8001776:	e001      	b.n	800177c <commandRespond+0x88>
	default:
		out_lenght = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
	}

	return (int32_t)out_lenght;
 800177c:	697b      	ldr	r3, [r7, #20]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000002c 	.word	0x2000002c
 800178c:	080185e0 	.word	0x080185e0
 8001790:	080185ec 	.word	0x080185ec

08001794 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b096      	sub	sp, #88	; 0x58
 8001798:	af02      	add	r7, sp, #8
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "LINE:%d, %s\n", line, message);
 80017a0:	887a      	ldrh	r2, [r7, #2]
 80017a2:	f107 0008 	add.w	r0, r7, #8
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4613      	mov	r3, r2
 80017ac:	4a17      	ldr	r2, [pc, #92]	; (800180c <LOG_REPORT+0x78>)
 80017ae:	213f      	movs	r1, #63	; 0x3f
 80017b0:	f011 ff1e 	bl	80135f0 <sniprintf>
 80017b4:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 80017b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017bc:	d101      	bne.n	80017c2 <LOG_REPORT+0x2e>
		return FALSE;
 80017be:	2300      	movs	r3, #0
 80017c0:	e01f      	b.n	8001802 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017c8:	4619      	mov	r1, r3
 80017ca:	4811      	ldr	r0, [pc, #68]	; (8001810 <LOG_REPORT+0x7c>)
 80017cc:	f001 fe3b 	bl	8003446 <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 80017d0:	4810      	ldr	r0, [pc, #64]	; (8001814 <LOG_REPORT+0x80>)
 80017d2:	f006 ff23 	bl	800861c <HAL_DMA_GetState>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d101      	bne.n	80017e0 <LOG_REPORT+0x4c>
		return TRUE;
 80017dc:	2301      	movs	r3, #1
 80017de:	e010      	b.n	8001802 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 80017e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017e4:	490c      	ldr	r1, [pc, #48]	; (8001818 <LOG_REPORT+0x84>)
 80017e6:	480a      	ldr	r0, [pc, #40]	; (8001810 <LOG_REPORT+0x7c>)
 80017e8:	f001 fe55 	bl	8003496 <ringBuff_PopArray>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 80017f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80017f6:	461a      	mov	r2, r3
 80017f8:	4907      	ldr	r1, [pc, #28]	; (8001818 <LOG_REPORT+0x84>)
 80017fa:	4808      	ldr	r0, [pc, #32]	; (800181c <LOG_REPORT+0x88>)
 80017fc:	f009 fb20 	bl	800ae40 <HAL_UART_Transmit_DMA>
	return TRUE;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	3750      	adds	r7, #80	; 0x50
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	080185f8 	.word	0x080185f8
 8001810:	2000086c 	.word	0x2000086c
 8001814:	20005e80 	.word	0x20005e80
 8001818:	200051dc 	.word	0x200051dc
 800181c:	20005e40 	.word	0x20005e40

08001820 <double2string>:

int32_t	double2string( uint8_t *result, double value, uint8_t precision) {
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b090      	sub	sp, #64	; 0x40
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	ed87 0b00 	vstr	d0, [r7]
 800182c:	460b      	mov	r3, r1
 800182e:	72fb      	strb	r3, [r7, #11]
	uint8_t le[6];
	int8_t sign;
	double temp1, temp2;
	int32_t index;

	if((precision < 0) || (6 < precision)) {
 8001830:	7afb      	ldrb	r3, [r7, #11]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d901      	bls.n	800183a <double2string+0x1a>
		precision = 6;
 8001836:	2306      	movs	r3, #6
 8001838:	72fb      	strb	r3, [r7, #11]
	}

	if(value < 0) {
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001846:	f7ff f959 	bl	8000afc <__aeabi_dcmplt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <double2string+0x38>
		sign = -1;
 8001850:	23ff      	movs	r3, #255	; 0xff
 8001852:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001856:	e002      	b.n	800185e <double2string+0x3e>
	} else {
		sign = 1;
 8001858:	2301      	movs	r3, #1
 800185a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	value = value*sign;
 800185e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe6e 	bl	8000544 <__aeabi_i2d>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	461a      	mov	r2, r3
 800186e:	4623      	mov	r3, r4
 8001870:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001874:	f7fe fed0 	bl	8000618 <__aeabi_dmul>
 8001878:	4603      	mov	r3, r0
 800187a:	460c      	mov	r4, r1
 800187c:	e9c7 3400 	strd	r3, r4, [r7]

	if (value > 10000.0f) {
 8001880:	a307      	add	r3, pc, #28	; (adr r3, 80018a0 <double2string+0x80>)
 8001882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001886:	e9d7 0100 	ldrd	r0, r1, [r7]
 800188a:	f7ff f955 	bl	8000b38 <__aeabi_dcmpgt>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d009      	beq.n	80018a8 <double2string+0x88>
		return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
 8001898:	e265      	b.n	8001d66 <double2string+0x546>
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40c38800 	.word	0x40c38800
	}

	nguyen[0] 	= (int32_t)value/1000;
 80018a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018ac:	f7ff f964 	bl	8000b78 <__aeabi_d2iz>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4acf      	ldr	r2, [pc, #828]	; (8001bf0 <double2string+0x3d0>)
 80018b4:	fb82 1203 	smull	r1, r2, r2, r3
 80018b8:	1192      	asrs	r2, r2, #6
 80018ba:	17db      	asrs	r3, r3, #31
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	773b      	strb	r3, [r7, #28]
	nguyen[1]	= (int32_t)value/100 - nguyen[0]*10;
 80018c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018c6:	f7ff f957 	bl	8000b78 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4ac9      	ldr	r2, [pc, #804]	; (8001bf4 <double2string+0x3d4>)
 80018ce:	fb82 1203 	smull	r1, r2, r2, r3
 80018d2:	1152      	asrs	r2, r2, #5
 80018d4:	17db      	asrs	r3, r3, #31
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	7f3b      	ldrb	r3, [r7, #28]
 80018dc:	4619      	mov	r1, r3
 80018de:	0149      	lsls	r1, r1, #5
 80018e0:	1ac9      	subs	r1, r1, r3
 80018e2:	0089      	lsls	r1, r1, #2
 80018e4:	1acb      	subs	r3, r1, r3
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	777b      	strb	r3, [r7, #29]
	nguyen[2]	= (int32_t)value/10 - nguyen[0]*100 - nguyen[1]*10;
 80018f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018f4:	f7ff f940 	bl	8000b78 <__aeabi_d2iz>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4abf      	ldr	r2, [pc, #764]	; (8001bf8 <double2string+0x3d8>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1092      	asrs	r2, r2, #2
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b2da      	uxtb	r2, r3
 8001908:	7f7b      	ldrb	r3, [r7, #29]
 800190a:	4619      	mov	r1, r3
 800190c:	0149      	lsls	r1, r1, #5
 800190e:	1ac9      	subs	r1, r1, r3
 8001910:	0089      	lsls	r1, r1, #2
 8001912:	1acb      	subs	r3, r1, r3
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	b2d9      	uxtb	r1, r3
 8001918:	7f3b      	ldrb	r3, [r7, #28]
 800191a:	4618      	mov	r0, r3
 800191c:	0080      	lsls	r0, r0, #2
 800191e:	4418      	add	r0, r3
 8001920:	00c0      	lsls	r0, r0, #3
 8001922:	1ac3      	subs	r3, r0, r3
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	b2db      	uxtb	r3, r3
 8001928:	440b      	add	r3, r1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4413      	add	r3, r2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	77bb      	strb	r3, [r7, #30]
	nguyen[3]	= (int32_t)value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10;
 8001932:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001936:	f7ff f91f 	bl	8000b78 <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	b2da      	uxtb	r2, r3
 800193e:	7f7b      	ldrb	r3, [r7, #29]
 8001940:	4619      	mov	r1, r3
 8001942:	0089      	lsls	r1, r1, #2
 8001944:	4419      	add	r1, r3
 8001946:	00c9      	lsls	r1, r1, #3
 8001948:	1acb      	subs	r3, r1, r3
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	b2d9      	uxtb	r1, r3
 800194e:	7f3b      	ldrb	r3, [r7, #28]
 8001950:	4618      	mov	r0, r3
 8001952:	0040      	lsls	r0, r0, #1
 8001954:	4403      	add	r3, r0
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	b2db      	uxtb	r3, r3
 800195a:	440b      	add	r3, r1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b2da      	uxtb	r2, r3
 8001962:	7fbb      	ldrb	r3, [r7, #30]
 8001964:	4619      	mov	r1, r3
 8001966:	0149      	lsls	r1, r1, #5
 8001968:	1ac9      	subs	r1, r1, r3
 800196a:	0089      	lsls	r1, r1, #2
 800196c:	1acb      	subs	r3, r1, r3
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4413      	add	r3, r2
 8001974:	b2db      	uxtb	r3, r3
 8001976:	77fb      	strb	r3, [r7, #31]

	temp1	= (value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10 - nguyen[3])*1000;
 8001978:	7f3b      	ldrb	r3, [r7, #28]
 800197a:	461a      	mov	r2, r3
 800197c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001980:	fb03 f302 	mul.w	r3, r3, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fddd 	bl	8000544 <__aeabi_i2d>
 800198a:	4603      	mov	r3, r0
 800198c:	460c      	mov	r4, r1
 800198e:	461a      	mov	r2, r3
 8001990:	4623      	mov	r3, r4
 8001992:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001996:	f7fe fc87 	bl	80002a8 <__aeabi_dsub>
 800199a:	4603      	mov	r3, r0
 800199c:	460c      	mov	r4, r1
 800199e:	4625      	mov	r5, r4
 80019a0:	461c      	mov	r4, r3
 80019a2:	7f7b      	ldrb	r3, [r7, #29]
 80019a4:	461a      	mov	r2, r3
 80019a6:	2364      	movs	r3, #100	; 0x64
 80019a8:	fb03 f302 	mul.w	r3, r3, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdc9 	bl	8000544 <__aeabi_i2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4620      	mov	r0, r4
 80019b8:	4629      	mov	r1, r5
 80019ba:	f7fe fc75 	bl	80002a8 <__aeabi_dsub>
 80019be:	4603      	mov	r3, r0
 80019c0:	460c      	mov	r4, r1
 80019c2:	4625      	mov	r5, r4
 80019c4:	461c      	mov	r4, r3
 80019c6:	7fbb      	ldrb	r3, [r7, #30]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4613      	mov	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	4413      	add	r3, r2
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdb6 	bl	8000544 <__aeabi_i2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fc62 	bl	80002a8 <__aeabi_dsub>
 80019e4:	4603      	mov	r3, r0
 80019e6:	460c      	mov	r4, r1
 80019e8:	4625      	mov	r5, r4
 80019ea:	461c      	mov	r4, r3
 80019ec:	7ffb      	ldrb	r3, [r7, #31]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fda8 	bl	8000544 <__aeabi_i2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fc54 	bl	80002a8 <__aeabi_dsub>
 8001a00:	4603      	mov	r3, r0
 8001a02:	460c      	mov	r4, r1
 8001a04:	4618      	mov	r0, r3
 8001a06:	4621      	mov	r1, r4
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	; (8001bfc <double2string+0x3dc>)
 8001a0e:	f7fe fe03 	bl	8000618 <__aeabi_dmul>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	le[0] 	= (int32_t)temp1/100;
 8001a1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a1e:	f7ff f8ab 	bl	8000b78 <__aeabi_d2iz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a73      	ldr	r2, [pc, #460]	; (8001bf4 <double2string+0x3d4>)
 8001a26:	fb82 1203 	smull	r1, r2, r2, r3
 8001a2a:	1152      	asrs	r2, r2, #5
 8001a2c:	17db      	asrs	r3, r3, #31
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	753b      	strb	r3, [r7, #20]
	le[1] 	= (int32_t)temp1/10 - le[0]*10;
 8001a34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a38:	f7ff f89e 	bl	8000b78 <__aeabi_d2iz>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4a6e      	ldr	r2, [pc, #440]	; (8001bf8 <double2string+0x3d8>)
 8001a40:	fb82 1203 	smull	r1, r2, r2, r3
 8001a44:	1092      	asrs	r2, r2, #2
 8001a46:	17db      	asrs	r3, r3, #31
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	7d3b      	ldrb	r3, [r7, #20]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	0149      	lsls	r1, r1, #5
 8001a52:	1ac9      	subs	r1, r1, r3
 8001a54:	0089      	lsls	r1, r1, #2
 8001a56:	1acb      	subs	r3, r1, r3
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	757b      	strb	r3, [r7, #21]
	le[2]	= (int32_t)temp1 - le[0]*100 - le[1]*10;
 8001a62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a66:	f7ff f887 	bl	8000b78 <__aeabi_d2iz>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	7d7b      	ldrb	r3, [r7, #21]
 8001a70:	4619      	mov	r1, r3
 8001a72:	0149      	lsls	r1, r1, #5
 8001a74:	1ac9      	subs	r1, r1, r3
 8001a76:	0089      	lsls	r1, r1, #2
 8001a78:	1acb      	subs	r3, r1, r3
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	b2d9      	uxtb	r1, r3
 8001a7e:	7d3b      	ldrb	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	0080      	lsls	r0, r0, #2
 8001a84:	4418      	add	r0, r3
 8001a86:	00c0      	lsls	r0, r0, #3
 8001a88:	1ac3      	subs	r3, r0, r3
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	440b      	add	r3, r1
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	75bb      	strb	r3, [r7, #22]

	temp2	= (temp1 - le[0]*100 - le[1]*10 - le[2])*1000;
 8001a98:	7d3b      	ldrb	r3, [r7, #20]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2364      	movs	r3, #100	; 0x64
 8001a9e:	fb03 f302 	mul.w	r3, r3, r2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd4e 	bl	8000544 <__aeabi_i2d>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ab4:	f7fe fbf8 	bl	80002a8 <__aeabi_dsub>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	460c      	mov	r4, r1
 8001abc:	4625      	mov	r5, r4
 8001abe:	461c      	mov	r4, r3
 8001ac0:	7d7b      	ldrb	r3, [r7, #21]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd39 	bl	8000544 <__aeabi_i2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f7fe fbe5 	bl	80002a8 <__aeabi_dsub>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	460c      	mov	r4, r1
 8001ae2:	4625      	mov	r5, r4
 8001ae4:	461c      	mov	r4, r3
 8001ae6:	7dbb      	ldrb	r3, [r7, #22]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd2b 	bl	8000544 <__aeabi_i2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	4629      	mov	r1, r5
 8001af6:	f7fe fbd7 	bl	80002a8 <__aeabi_dsub>
 8001afa:	4603      	mov	r3, r0
 8001afc:	460c      	mov	r4, r1
 8001afe:	4618      	mov	r0, r3
 8001b00:	4621      	mov	r1, r4
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b3d      	ldr	r3, [pc, #244]	; (8001bfc <double2string+0x3dc>)
 8001b08:	f7fe fd86 	bl	8000618 <__aeabi_dmul>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	460c      	mov	r4, r1
 8001b10:	e9c7 3408 	strd	r3, r4, [r7, #32]
	le[3] 	= (int32_t)temp2/100;
 8001b14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b18:	f7ff f82e 	bl	8000b78 <__aeabi_d2iz>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4a35      	ldr	r2, [pc, #212]	; (8001bf4 <double2string+0x3d4>)
 8001b20:	fb82 1203 	smull	r1, r2, r2, r3
 8001b24:	1152      	asrs	r2, r2, #5
 8001b26:	17db      	asrs	r3, r3, #31
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	75fb      	strb	r3, [r7, #23]
	le[4] 	= (int32_t)temp2/10 - le[3]*10;
 8001b2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b32:	f7ff f821 	bl	8000b78 <__aeabi_d2iz>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a2f      	ldr	r2, [pc, #188]	; (8001bf8 <double2string+0x3d8>)
 8001b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3e:	1092      	asrs	r2, r2, #2
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	0149      	lsls	r1, r1, #5
 8001b4c:	1ac9      	subs	r1, r1, r3
 8001b4e:	0089      	lsls	r1, r1, #2
 8001b50:	1acb      	subs	r3, r1, r3
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	763b      	strb	r3, [r7, #24]
	le[5]	= (int32_t)temp2 - le[3]*100 - le[4]*10;
 8001b5c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b60:	f7ff f80a 	bl	8000b78 <__aeabi_d2iz>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	7e3b      	ldrb	r3, [r7, #24]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	0149      	lsls	r1, r1, #5
 8001b6e:	1ac9      	subs	r1, r1, r3
 8001b70:	0089      	lsls	r1, r1, #2
 8001b72:	1acb      	subs	r3, r1, r3
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	b2d9      	uxtb	r1, r3
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	0080      	lsls	r0, r0, #2
 8001b7e:	4418      	add	r0, r3
 8001b80:	00c0      	lsls	r0, r0, #3
 8001b82:	1ac3      	subs	r3, r0, r3
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	440b      	add	r3, r1
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	767b      	strb	r3, [r7, #25]
	// Rounding
	if ((temp2 - le[3]*1000 - le[4]*100 - le[5]) >= 0.5) {
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	461a      	mov	r2, r3
 8001b96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9a:	fb03 f302 	mul.w	r3, r3, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcd0 	bl	8000544 <__aeabi_i2d>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4623      	mov	r3, r4
 8001bac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bb0:	f7fe fb7a 	bl	80002a8 <__aeabi_dsub>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	460c      	mov	r4, r1
 8001bb8:	4625      	mov	r5, r4
 8001bba:	461c      	mov	r4, r3
 8001bbc:	7e3b      	ldrb	r3, [r7, #24]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	2364      	movs	r3, #100	; 0x64
 8001bc2:	fb03 f302 	mul.w	r3, r3, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fcbc 	bl	8000544 <__aeabi_i2d>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	4629      	mov	r1, r5
 8001bd4:	f7fe fb68 	bl	80002a8 <__aeabi_dsub>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	460c      	mov	r4, r1
 8001bdc:	4625      	mov	r5, r4
 8001bde:	461c      	mov	r4, r3
 8001be0:	7e7b      	ldrb	r3, [r7, #25]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fcae 	bl	8000544 <__aeabi_i2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	e008      	b.n	8001c00 <double2string+0x3e0>
 8001bee:	bf00      	nop
 8001bf0:	10624dd3 	.word	0x10624dd3
 8001bf4:	51eb851f 	.word	0x51eb851f
 8001bf8:	66666667 	.word	0x66666667
 8001bfc:	408f4000 	.word	0x408f4000
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	f7fe fb50 	bl	80002a8 <__aeabi_dsub>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	460c      	mov	r4, r1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	4b56      	ldr	r3, [pc, #344]	; (8001d70 <double2string+0x550>)
 8001c16:	f7fe ff85 	bl	8000b24 <__aeabi_dcmpge>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <double2string+0x408>
		le[5]++;
 8001c20:	7e7b      	ldrb	r3, [r7, #25]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	767b      	strb	r3, [r7, #25]
	}

	index = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38

	if( -1 == sign) {
 8001c2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c34:	d107      	bne.n	8001c46 <double2string+0x426>
		*(result + index++) = '-'; // Negative
 8001c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	222d      	movs	r2, #45	; 0x2d
 8001c44:	701a      	strb	r2, [r3, #0]
	}
	// Find first position
	if ( value < 1) {
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <double2string+0x554>)
 8001c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c50:	f7fe ff54 	bl	8000afc <__aeabi_dcmplt>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d008      	beq.n	8001c6c <double2string+0x44c>
		*(result + index++) = 0x30;
 8001c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c5c:	1c5a      	adds	r2, r3, #1
 8001c5e:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c60:	461a      	mov	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	2230      	movs	r2, #48	; 0x30
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e04b      	b.n	8001d04 <double2string+0x4e4>
	} else {
		int8_t i = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for( ; i < 4; i++) {
 8001c72:	e027      	b.n	8001cc4 <double2string+0x4a4>
			if (nguyen[i] > 0) {
 8001c74:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c78:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d017      	beq.n	8001cb6 <double2string+0x496>
				*(result + index++) = nguyen[i] + 0x30;
 8001c86:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c8a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c8e:	4413      	add	r3, r2
 8001c90:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c96:	1c59      	adds	r1, r3, #1
 8001c98:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	440b      	add	r3, r1
 8001ca0:	3230      	adds	r2, #48	; 0x30
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	701a      	strb	r2, [r3, #0]
				i++;
 8001ca6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	3301      	adds	r3, #1
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 8001cb4:	e00a      	b.n	8001ccc <double2string+0x4ac>
		for( ; i < 4; i++) {
 8001cb6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cc4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	ddd3      	ble.n	8001c74 <double2string+0x454>
			}
		}

		for( ; i < 4; i++) {
 8001ccc:	e016      	b.n	8001cfc <double2string+0x4dc>
		*(result + index++) = nguyen[i] + 0x30;
 8001cce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cd2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cde:	1c59      	adds	r1, r3, #1
 8001ce0:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	440b      	add	r3, r1
 8001ce8:	3230      	adds	r2, #48	; 0x30
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	701a      	strb	r2, [r3, #0]
		for( ; i < 4; i++) {
 8001cee:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cfc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	dde4      	ble.n	8001cce <double2string+0x4ae>
		}
	}
	*(result + index++) = '.';
 8001d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	222e      	movs	r2, #46	; 0x2e
 8001d12:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d1a:	e016      	b.n	8001d4a <double2string+0x52a>
			*(result + index++) = le[i] + 0x30;
 8001d1c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d20:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d24:	4413      	add	r3, r2
 8001d26:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8001d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d2c:	1c59      	adds	r1, r3, #1
 8001d2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d30:	4619      	mov	r1, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	440b      	add	r3, r1
 8001d36:	3230      	adds	r2, #48	; 0x30
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d3c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d4a:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbe3      	blt.n	8001d1c <double2string+0x4fc>
	}

	// Chua giai quyet van de lam tron chu so thap phan
	*(result + index++) = 0;
 8001d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
	return index;
 8001d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3740      	adds	r7, #64	; 0x40
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	3fe00000 	.word	0x3fe00000
 8001d74:	3ff00000 	.word	0x3ff00000

08001d78 <packPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	packPayload		(uint8_t *input_buff, uint8_t *output_buff, int32_t in_lenght) {
 8001d78:	b5b0      	push	{r4, r5, r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	466b      	mov	r3, sp
 8001d86:	461d      	mov	r5, r3
	if (NULL == input_buff) {
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <packPayload+0x1c>
		return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d92:	e056      	b.n	8001e42 <packPayload+0xca>
	}

	if (NULL == output_buff) {
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d102      	bne.n	8001da0 <packPayload+0x28>
		return -1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e050      	b.n	8001e42 <packPayload+0xca>
	}

	int32_t out_lenght = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]

	out_lenght = in_lenght + 2;//lenght of start char and end char
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3302      	adds	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
//		if ( (START_CHAR == input_buff[i]) ||	(END_CHAR == input_buff[i])	|| (ADD_CHAR == input_buff[i]) ) {
//			out_lenght++;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001daa:	69b8      	ldr	r0, [r7, #24]
 8001dac:	1e43      	subs	r3, r0, #1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	4603      	mov	r3, r0
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	f04f 0400 	mov.w	r4, #0
 8001dc0:	00d4      	lsls	r4, r2, #3
 8001dc2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dc6:	00cb      	lsls	r3, r1, #3
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	f04f 0400 	mov.w	r4, #0
 8001dd8:	00d4      	lsls	r4, r2, #3
 8001dda:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dde:	00cb      	lsls	r3, r1, #3
 8001de0:	4603      	mov	r3, r0
 8001de2:	3307      	adds	r3, #7
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	ebad 0d03 	sub.w	sp, sp, r3
 8001dec:	466b      	mov	r3, sp
 8001dee:	3300      	adds	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]

	out_lenght = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
	temp_buff[out_lenght++] = START_CHAR;
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	61ba      	str	r2, [r7, #24]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	2128      	movs	r1, #40	; 0x28
 8001e00:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
 8001e06:	e00b      	b.n	8001e20 <packPayload+0xa8>
//			temp_buff[out_lenght++] = ADD_CHAR;
//			temp_buff[out_lenght++] = input_buff[i] ^ XOR_CHAR;
//		} else {
//			temp_buff[out_lenght++] = input_buff[i];
//		}
		temp_buff[out_lenght++] = input_buff[i];
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	441a      	add	r2, r3
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	1c59      	adds	r1, r3, #1
 8001e12:	61b9      	str	r1, [r7, #24]
 8001e14:	7811      	ldrb	r1, [r2, #0]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbef      	blt.n	8001e08 <packPayload+0x90>
	}
	temp_buff[out_lenght++] = END_CHAR;
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	61ba      	str	r2, [r7, #24]
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	2129      	movs	r1, #41	; 0x29
 8001e32:	54d1      	strb	r1, [r2, r3]

	memmove(output_buff, temp_buff, out_lenght);
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	68b8      	ldr	r0, [r7, #8]
 8001e3c:	f010 fcbb 	bl	80127b6 <memmove>

	return out_lenght;
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	46ad      	mov	sp, r5
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3720      	adds	r7, #32
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bdb0      	pop	{r4, r5, r7, pc}

08001e4c <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_lenght) {
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	466b      	mov	r3, sp
 8001e58:	461d      	mov	r5, r3
	if (in_lenght < MIN_MESSAGE_LENGHT) {
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	dc02      	bgt.n	8001e66 <unPackPayload+0x1a>
		return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
 8001e64:	e063      	b.n	8001f2e <unPackPayload+0xe2>
	}// check minimum lenght

	if ( (START_CHAR != message_buff[0]) || (END_CHAR != message_buff[in_lenght - 1]) ) {
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b28      	cmp	r3, #40	; 0x28
 8001e6c:	d106      	bne.n	8001e7c <unPackPayload+0x30>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b29      	cmp	r3, #41	; 0x29
 8001e7a:	d002      	beq.n	8001e82 <unPackPayload+0x36>
		return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	e055      	b.n	8001f2e <unPackPayload+0xe2>
	}// check start char and end char

	int32_t out_lenght = in_lenght - 2;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	3b02      	subs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
//		if ( (START_CHAR == message_buff[i]) || (END_CHAR == message_buff[i]) || (ADD_CHAR == message_buff[i]) ) {
//			out_lenght--;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001e88:	6938      	ldr	r0, [r7, #16]
 8001e8a:	1e43      	subs	r3, r0, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4619      	mov	r1, r3
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	f04f 0400 	mov.w	r4, #0
 8001e9e:	00d4      	lsls	r4, r2, #3
 8001ea0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ea4:	00cb      	lsls	r3, r1, #3
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	f04f 0400 	mov.w	r4, #0
 8001eb6:	00d4      	lsls	r4, r2, #3
 8001eb8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ebc:	00cb      	lsls	r3, r1, #3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	3307      	adds	r3, #7
 8001ec2:	08db      	lsrs	r3, r3, #3
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	ebad 0d03 	sub.w	sp, sp, r3
 8001eca:	466b      	mov	r3, sp
 8001ecc:	3300      	adds	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]

	out_lenght = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	613b      	str	r3, [r7, #16]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	e017      	b.n	8001f0a <unPackPayload+0xbe>
		if ( (START_CHAR == message_buff[i]) ||	(END_CHAR == message_buff[i]) ) {
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	4413      	add	r3, r2
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b28      	cmp	r3, #40	; 0x28
 8001ee4:	d00e      	beq.n	8001f04 <unPackPayload+0xb8>
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	4413      	add	r3, r2
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b29      	cmp	r3, #41	; 0x29
 8001ef0:	d008      	beq.n	8001f04 <unPackPayload+0xb8>
			;
//		} else if ( (ADD_CHAR == message_buff[i]) ) {
//			temp_buff[out_lenght++] = message_buff[++i] ^ XOR_CHAR;
		}
		else {
			temp_buff[out_lenght++] = message_buff[i];
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	441a      	add	r2, r3
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1c59      	adds	r1, r3, #1
 8001efc:	6139      	str	r1, [r7, #16]
 8001efe:	7811      	ldrb	r1, [r2, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3301      	adds	r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	dbe2      	blt.n	8001eda <unPackPayload+0x8e>
		}
	}
	memset((uint8_t*)message_buff, 0, in_lenght);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	2100      	movs	r1, #0
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f010 fc64 	bl	80127e8 <memset>
	memmove(message_buff, temp_buff, out_lenght);
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4619      	mov	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f010 fc45 	bl	80127b6 <memmove>

	return out_lenght;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	46ad      	mov	sp, r5
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bdb0      	pop	{r4, r5, r7, pc}

08001f38 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	607b      	str	r3, [r7, #4]
 8001f42:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2105      	movs	r1, #5
 8001f5e:	200f      	movs	r0, #15
 8001f60:	f006 f880 	bl	8008064 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f64:	200f      	movs	r0, #15
 8001f66:	f006 f899 	bl	800809c <HAL_NVIC_EnableIRQ>

}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800

08001f78 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a07      	ldr	r2, [pc, #28]	; (8001fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <vApplicationGetIdleTaskMemory+0x30>)
 8001f8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f96:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	20001024 	.word	0x20001024
 8001fa8:	20001078 	.word	0x20001078

08001fac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001fac:	b5b0      	push	{r4, r5, r7, lr}
 8001fae:	b094      	sub	sp, #80	; 0x50
 8001fb0:	af00      	add	r7, sp, #0
       
  /* USER CODE END Init */

  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 8001fba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f00c fdf6 	bl	800ebb0 <osMutexCreate>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	4b1d      	ldr	r3, [pc, #116]	; (800203c <MX_FREERTOS_Init+0x90>)
 8001fc8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 8001fca:	2301      	movs	r3, #1
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fce:	f44f 7384 	mov.w	r3, #264	; 0x108
 8001fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fd8:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 8001fda:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f00c ff81 	bl	800eee8 <osMailCreate>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <MX_FREERTOS_Init+0x94>)
 8001fea:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2048);
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <MX_FREERTOS_Init+0x98>)
 8001fee:	f107 041c 	add.w	r4, r7, #28
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f00c fce5 	bl	800e9d6 <osThreadCreate>
 800200c:	4602      	mov	r2, r0
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <MX_FREERTOS_Init+0x9c>)
 8002010:	601a      	str	r2, [r3, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_FREERTOS_Init+0xa0>)
 8002014:	463c      	mov	r4, r7
 8002016:	461d      	mov	r5, r3
 8002018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 8002024:	463b      	mov	r3, r7
 8002026:	2100      	movs	r1, #0
 8002028:	4618      	mov	r0, r3
 800202a:	f00c fcd4 	bl	800e9d6 <osThreadCreate>
 800202e:	4602      	mov	r2, r0
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <MX_FREERTOS_Init+0xa4>)
 8002032:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002034:	bf00      	nop
 8002036:	3750      	adds	r7, #80	; 0x50
 8002038:	46bd      	mov	sp, r7
 800203a:	bdb0      	pop	{r4, r5, r7, pc}
 800203c:	200052e0 	.word	0x200052e0
 8002040:	200052e4 	.word	0x200052e4
 8002044:	08018614 	.word	0x08018614
 8002048:	200052dc 	.word	0x200052dc
 800204c:	08018640 	.word	0x08018640
 8002050:	200052e8 	.word	0x200052e8
 8002054:	00000000 	.word	0x00000000

08002058 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	f5ad 6dcf 	sub.w	sp, sp, #1656	; 0x678
 800205e:	af3e      	add	r7, sp, #248	; 0xf8
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002066:	f00f fe21 	bl	8011cac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 800206a:	2300      	movs	r3, #0
 800206c:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
  // Robot variable
  SCARA_ModeTypeDef			current_mode;
  SCARA_DutyStateTypeDef 	current_state;
  double						run_time;

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 8002070:	21c5      	movs	r1, #197	; 0xc5
 8002072:	48b9      	ldr	r0, [pc, #740]	; (8002358 <StartDefaultTask+0x300>)
 8002074:	f7ff fb8e 	bl	8001794 <LOG_REPORT>

  // Init value
  no_stop = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
  no_scan = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
  no_duty = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
  no_duty_success	= 0;
 800208a:	2300      	movs	r3, #0
 800208c:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
  no_duty_fail		= 0;
 8002090:	2300      	movs	r3, #0
 8002092:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
  current_mode	 = scaraGetMode();
 8002096:	f005 fad9 	bl	800764c <scaraGetMode>
 800209a:	4603      	mov	r3, r0
 800209c:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
  current_state	 = scaraGetDutyState();
 80020a0:	f005 fae0 	bl	8007664 <scaraGetDutyState>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556

#ifdef SIMULATION
	  positionNext.Theta1 = -PI/3;
 80020aa:	4aac      	ldr	r2, [pc, #688]	; (800235c <StartDefaultTask+0x304>)
 80020ac:	a4a6      	add	r4, pc, #664	; (adr r4, 8002348 <StartDefaultTask+0x2f0>)
 80020ae:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020b2:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  positionNext.Theta2 = PI/3;
 80020b6:	4aa9      	ldr	r2, [pc, #676]	; (800235c <StartDefaultTask+0x304>)
 80020b8:	a4a5      	add	r4, pc, #660	; (adr r4, 8002350 <StartDefaultTask+0x2f8>)
 80020ba:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020be:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	  positionNext.D3 = 10;
 80020c2:	4aa6      	ldr	r2, [pc, #664]	; (800235c <StartDefaultTask+0x304>)
 80020c4:	f04f 0300 	mov.w	r3, #0
 80020c8:	4ca5      	ldr	r4, [pc, #660]	; (8002360 <StartDefaultTask+0x308>)
 80020ca:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	  positionNext.Theta4 = 0;
 80020ce:	4aa3      	ldr	r2, [pc, #652]	; (800235c <StartDefaultTask+0x304>)
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	f04f 0400 	mov.w	r4, #0
 80020d8:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	  positionNext.t = 0;
 80020dc:	4a9f      	ldr	r2, [pc, #636]	; (800235c <StartDefaultTask+0x304>)
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	f04f 0400 	mov.w	r4, #0
 80020e6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	  kinematicForward(&positionNext);
 80020ea:	489c      	ldr	r0, [pc, #624]	; (800235c <StartDefaultTask+0x304>)
 80020ec:	f000 fd70 	bl	8002bd0 <kinematicForward>
#endif
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 80020f0:	489c      	ldr	r0, [pc, #624]	; (8002364 <StartDefaultTask+0x30c>)
 80020f2:	f008 fbd2 	bl	800a89a <HAL_TIM_Base_Start_IT>
  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 80020f6:	463b      	mov	r3, r7
 80020f8:	f04f 32ff 	mov.w	r2, #4294967295
 80020fc:	2101      	movs	r1, #1
 80020fe:	4618      	mov	r0, r3
 8002100:	f00c fd0a 	bl	800eb18 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
	  respond_packed_lenght = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	f8c7 355c 	str.w	r3, [r7, #1372]	; 0x55c
	  infor_lenght			= 0;
 8002110:	2300      	movs	r3, #0
 8002112:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
	  infor_packed_lenght	= 0;
 8002116:	2300      	movs	r3, #0
 8002118:	f8c7 3558 	str.w	r3, [r7, #1368]	; 0x558
	  task_usb_lenght		= 0;
 800211c:	2300      	movs	r3, #0
 800211e:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
	  usb_lenght			= 0;
 8002122:	2300      	movs	r3, #0
 8002124:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Update new position
#ifdef SIMULATION
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8002128:	4a8f      	ldr	r2, [pc, #572]	; (8002368 <StartDefaultTask+0x310>)
 800212a:	4b90      	ldr	r3, [pc, #576]	; (800236c <StartDefaultTask+0x314>)
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	2368      	movs	r3, #104	; 0x68
 8002132:	461a      	mov	r2, r3
 8002134:	f010 fb34 	bl	80127a0 <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 8002138:	4a8c      	ldr	r2, [pc, #560]	; (800236c <StartDefaultTask+0x314>)
 800213a:	4b88      	ldr	r3, [pc, #544]	; (800235c <StartDefaultTask+0x304>)
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	2368      	movs	r3, #104	; 0x68
 8002142:	461a      	mov	r2, r3
 8002144:	f010 fb2c 	bl	80127a0 <memcpy>
#endif

	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 8002148:	4b89      	ldr	r3, [pc, #548]	; (8002370 <StartDefaultTask+0x318>)
 800214a:	6819      	ldr	r1, [r3, #0]
 800214c:	f207 532c 	addw	r3, r7, #1324	; 0x52c
 8002150:	2200      	movs	r2, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f00c ff74 	bl	800f040 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 8002158:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 800215c:	2b20      	cmp	r3, #32
 800215e:	d11a      	bne.n	8002196 <StartDefaultTask+0x13e>
		   dataMail = ret_mail.value.p;
 8002160:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8002164:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 8002168:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800216c:	f44f 7284 	mov.w	r2, #264	; 0x108
 8002170:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002174:	4618      	mov	r0, r3
 8002176:	f010 fb13 	bl	80127a0 <memcpy>
		   isNewDuty = TRUE;
 800217a:	2301      	movs	r3, #1
 800217c:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 8002180:	4b7b      	ldr	r3, [pc, #492]	; (8002370 <StartDefaultTask+0x318>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002188:	4618      	mov	r0, r3
 800218a:	f00c ffcd 	bl	800f128 <osMailFree>
		   LOG_REPORT("Receive mail", __LINE__);
 800218e:	21f4      	movs	r1, #244	; 0xf4
 8002190:	4878      	ldr	r0, [pc, #480]	; (8002374 <StartDefaultTask+0x31c>)
 8002192:	f7ff faff 	bl	8001794 <LOG_REPORT>
	  }
	  if(isNewDuty) {
 8002196:	f897 357f 	ldrb.w	r3, [r7, #1407]	; 0x57f
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 80aa 	beq.w	80022f4 <StartDefaultTask+0x29c>
		  memset(respond, 0, 40);
 80021a0:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021a4:	2228      	movs	r2, #40	; 0x28
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f010 fb1d 	bl	80127e8 <memset>
		  switch( duty_cmd.robot_mode) {
 80021ae:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d01d      	beq.n	80021f4 <StartDefaultTask+0x19c>
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d04d      	beq.n	8002258 <StartDefaultTask+0x200>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f040 8091 	bne.w	80022e4 <StartDefaultTask+0x28c>
		  case SCARA_MODE_STOP:
			  {
				  no_stop++;
 80021c2:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 80021c6:	3301      	adds	r3, #1
 80021c8:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
				  current_mode	 = SCARA_MODE_STOP;
 80021cc:	2300      	movs	r3, #0
 80021ce:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
				  respond_lenght = commandRespond(RPD_OK,
 80021d2:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021d6:	6859      	ldr	r1, [r3, #4]
 80021d8:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021dc:	4a66      	ldr	r2, [pc, #408]	; (8002378 <StartDefaultTask+0x320>)
 80021de:	2008      	movs	r0, #8
 80021e0:	f7ff fa88 	bl	80016f4 <commandRespond>
 80021e4:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  	  	  	  	  	  	  duty_cmd.id_command,
												  "Stop Now",
												  (char *)respond);
				  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 80021e8:	f240 1101 	movw	r1, #257	; 0x101
 80021ec:	4863      	ldr	r0, [pc, #396]	; (800237c <StartDefaultTask+0x324>)
 80021ee:	f7ff fad1 	bl	8001794 <LOG_REPORT>
			  }
			  break;
 80021f2:	e07c      	b.n	80022ee <StartDefaultTask+0x296>
		  case SCARA_MODE_SCAN:
			  {
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 80021f4:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d11c      	bne.n	8002236 <StartDefaultTask+0x1de>
 80021fc:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 8002200:	2b00      	cmp	r3, #0
 8002202:	d118      	bne.n	8002236 <StartDefaultTask+0x1de>
					  no_scan++;
 8002204:	f8d7 3574 	ldr.w	r3, [r7, #1396]	; 0x574
 8002208:	3301      	adds	r3, #1
 800220a:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
					  current_mode = SCARA_MODE_SCAN;
 800220e:	2301      	movs	r3, #1
 8002210:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
					  respond_lenght = commandRespond(RPD_OK,
 8002214:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002218:	6859      	ldr	r1, [r3, #4]
 800221a:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800221e:	4a58      	ldr	r2, [pc, #352]	; (8002380 <StartDefaultTask+0x328>)
 8002220:	2008      	movs	r0, #8
 8002222:	f7ff fa67 	bl	80016f4 <commandRespond>
 8002226:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
							  	  	  	  	  	  	  duty_cmd.id_command,
													  "Start Scan",
													  (char *)respond);
					  LOG_REPORT("SCAN", __LINE__);
 800222a:	f240 110d 	movw	r1, #269	; 0x10d
 800222e:	4855      	ldr	r0, [pc, #340]	; (8002384 <StartDefaultTask+0x32c>)
 8002230:	f7ff fab0 	bl	8001794 <LOG_REPORT>
													  "Busy",
													  (char *)respond);
					  LOG_REPORT("SCAN FAIL:NOT SCAN", __LINE__);
				  }
			  }
			  break;
 8002234:	e05b      	b.n	80022ee <StartDefaultTask+0x296>
					  respond_lenght = commandRespond(RPD_ERROR,
 8002236:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002240:	4a51      	ldr	r2, [pc, #324]	; (8002388 <StartDefaultTask+0x330>)
 8002242:	2007      	movs	r0, #7
 8002244:	f7ff fa56 	bl	80016f4 <commandRespond>
 8002248:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  LOG_REPORT("SCAN FAIL:NOT SCAN", __LINE__);
 800224c:	f240 1113 	movw	r1, #275	; 0x113
 8002250:	484e      	ldr	r0, [pc, #312]	; (800238c <StartDefaultTask+0x334>)
 8002252:	f7ff fa9f 	bl	8001794 <LOG_REPORT>
			  break;
 8002256:	e04a      	b.n	80022ee <StartDefaultTask+0x296>
		  case SCARA_MODE_DUTY:
			  {
				  no_duty++;
 8002258:	f8d7 3570 	ldr.w	r3, [r7, #1392]	; 0x570
 800225c:	3301      	adds	r3, #1
 800225e:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8002262:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 8002266:	2b02      	cmp	r3, #2
 8002268:	d125      	bne.n	80022b6 <StartDefaultTask+0x25e>
 800226a:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 800226e:	2b00      	cmp	r3, #0
 8002270:	d121      	bne.n	80022b6 <StartDefaultTask+0x25e>
					  if (scaraIsScanLimit()) {
 8002272:	f005 fa03 	bl	800767c <scaraIsScanLimit>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d006      	beq.n	800228a <StartDefaultTask+0x232>
						  current_mode	 = SCARA_MODE_DUTY;
 800227c:	2302      	movs	r3, #2
 800227e:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
						  current_state	 = SCARA_DUTY_STATE_INIT;
 8002282:	2301      	movs	r3, #1
 8002284:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  if (scaraIsScanLimit()) {
 8002288:	e02b      	b.n	80022e2 <StartDefaultTask+0x28a>
					  } else {
						  no_duty_fail++;
 800228a:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 800228e:	3301      	adds	r3, #1
 8002290:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  respond_lenght = commandRespond(RPD_ERROR,
 8002294:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002298:	6859      	ldr	r1, [r3, #4]
 800229a:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800229e:	4a3c      	ldr	r2, [pc, #240]	; (8002390 <StartDefaultTask+0x338>)
 80022a0:	2007      	movs	r0, #7
 80022a2:	f7ff fa27 	bl	80016f4 <commandRespond>
 80022a6:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  							  	  duty_cmd.id_command,
														  "Has Not Scan Yet.",
														  (char *)respond);
						  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 80022aa:	f44f 7192 	mov.w	r1, #292	; 0x124
 80022ae:	4839      	ldr	r0, [pc, #228]	; (8002394 <StartDefaultTask+0x33c>)
 80022b0:	f7ff fa70 	bl	8001794 <LOG_REPORT>
					  if (scaraIsScanLimit()) {
 80022b4:	e015      	b.n	80022e2 <StartDefaultTask+0x28a>
					  }
				  } else {
					  no_duty_fail++;
 80022b6:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 80022ba:	3301      	adds	r3, #1
 80022bc:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
					  respond_lenght	= commandRespond(RPD_ERROR,
 80022c0:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80022c4:	6859      	ldr	r1, [r3, #4]
 80022c6:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80022ca:	4a33      	ldr	r2, [pc, #204]	; (8002398 <StartDefaultTask+0x340>)
 80022cc:	2007      	movs	r0, #7
 80022ce:	f7ff fa11 	bl	80016f4 <commandRespond>
 80022d2:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  							  	  	  duty_cmd.id_command,
														  "Busy.",
														  (char *)respond);
					  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 80022d6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80022da:	4830      	ldr	r0, [pc, #192]	; (800239c <StartDefaultTask+0x344>)
 80022dc:	f7ff fa5a 	bl	8001794 <LOG_REPORT>
				  }
			  }
			  break;
 80022e0:	e005      	b.n	80022ee <StartDefaultTask+0x296>
 80022e2:	e004      	b.n	80022ee <StartDefaultTask+0x296>
		  default:
			  {
				  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 80022e4:	f44f 7199 	mov.w	r1, #306	; 0x132
 80022e8:	482d      	ldr	r0, [pc, #180]	; (80023a0 <StartDefaultTask+0x348>)
 80022ea:	f7ff fa53 	bl	8001794 <LOG_REPORT>
			  }
		  }
		  isNewDuty = FALSE;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
	  }

	/* 3--- Execute Phase ---*/
	  switch( current_mode) {
 80022f4:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d00b      	beq.n	8002314 <StartDefaultTask+0x2bc>
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d010      	beq.n	8002322 <StartDefaultTask+0x2ca>
 8002300:	2b00      	cmp	r3, #0
 8002302:	f040 8150 	bne.w	80025a6 <StartDefaultTask+0x54e>
	  case SCARA_MODE_STOP:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 8002306:	2302      	movs	r3, #2
 8002308:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002312:	e14e      	b.n	80025b2 <StartDefaultTask+0x55a>
	  case SCARA_MODE_SCAN:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 8002314:	2302      	movs	r3, #2
 8002316:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 800231a:	2300      	movs	r3, #0
 800231c:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002320:	e147      	b.n	80025b2 <StartDefaultTask+0x55a>
	  case SCARA_MODE_DUTY:
		  {
			  switch (current_state){
 8002322:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 8002326:	2b03      	cmp	r3, #3
 8002328:	f200 8136 	bhi.w	8002598 <StartDefaultTask+0x540>
 800232c:	a201      	add	r2, pc, #4	; (adr r2, 8002334 <StartDefaultTask+0x2dc>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002345 	.word	0x08002345
 8002338:	080023a5 	.word	0x080023a5
 800233c:	08002483 	.word	0x08002483
 8002340:	08002535 	.word	0x08002535
			  case SCARA_DUTY_STATE_READY:
				  {
					  // Do nothing();
					  __NOP();
 8002344:	bf00      	nop
				  }
			  break;
 8002346:	e12d      	b.n	80025a4 <StartDefaultTask+0x54c>
 8002348:	40000000 	.word	0x40000000
 800234c:	bff0c152 	.word	0xbff0c152
 8002350:	40000000 	.word	0x40000000
 8002354:	3ff0c152 	.word	0x3ff0c152
 8002358:	0801865c 	.word	0x0801865c
 800235c:	20005d58 	.word	0x20005d58
 8002360:	40240000 	.word	0x40240000
 8002364:	20005e00 	.word	0x20005e00
 8002368:	20005c88 	.word	0x20005c88
 800236c:	20005cf0 	.word	0x20005cf0
 8002370:	200052e4 	.word	0x200052e4
 8002374:	0801867c 	.word	0x0801867c
 8002378:	0801868c 	.word	0x0801868c
 800237c:	08018698 	.word	0x08018698
 8002380:	080186a8 	.word	0x080186a8
 8002384:	080186b4 	.word	0x080186b4
 8002388:	080186bc 	.word	0x080186bc
 800238c:	080186c4 	.word	0x080186c4
 8002390:	080186d8 	.word	0x080186d8
 8002394:	080186ec 	.word	0x080186ec
 8002398:	08018700 	.word	0x08018700
 800239c:	08018708 	.word	0x08018708
 80023a0:	08018718 	.word	0x08018718
			  case SCARA_DUTY_STATE_INIT:
				  {
					  SCARA_StatusTypeDef status;
					  status = scaraInitDuty(duty_cmd);
 80023a4:	f507 6484 	add.w	r4, r7, #1056	; 0x420
 80023a8:	4668      	mov	r0, sp
 80023aa:	f104 0310 	add.w	r3, r4, #16
 80023ae:	22f8      	movs	r2, #248	; 0xf8
 80023b0:	4619      	mov	r1, r3
 80023b2:	f010 f9f5 	bl	80127a0 <memcpy>
 80023b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ba:	f001 f8e9 	bl	8003590 <scaraInitDuty>
 80023be:	4603      	mov	r3, r0
 80023c0:	f887 353a 	strb.w	r3, [r7, #1338]	; 0x53a
					  if ( SCARA_STATUS_OK == status) {
 80023c4:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d13d      	bne.n	8002448 <StartDefaultTask+0x3f0>
						  no_duty_success++;
 80023cc:	f8d7 356c 	ldr.w	r3, [r7, #1388]	; 0x56c
 80023d0:	3301      	adds	r3, #1
 80023d2:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
						  current_state		= SCARA_DUTY_STATE_FLOW;
 80023d6:	2302      	movs	r3, #2
 80023d8:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  run_time			= 0;
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	f04f 0400 	mov.w	r4, #0
 80023e4:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 80023e8:	e9c2 3400 	strd	r3, r4, [r2]
						  // Respond
						  respond_lenght 	= commandRespond(RPD_OK,
 80023ec:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80023f0:	6859      	ldr	r1, [r3, #4]
 80023f2:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
								  	  	  	  	  	  	  	  duty_cmd.id_command,
															  (char *)DETAIL_STATUS[status],
 80023f6:	4ab2      	ldr	r2, [pc, #712]	; (80026c0 <StartDefaultTask+0x668>)
 80023f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght 	= commandRespond(RPD_OK,
 80023fc:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002400:	2008      	movs	r0, #8
 8002402:	f7ff f977 	bl	80016f4 <commandRespond>
 8002406:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
															  (char *)respond);
						  scaraPosition2String((char *)position, positionCurrent);
 800240a:	4cae      	ldr	r4, [pc, #696]	; (80026c4 <StartDefaultTask+0x66c>)
 800240c:	f507 755c 	add.w	r5, r7, #880	; 0x370
 8002410:	4668      	mov	r0, sp
 8002412:	f104 0308 	add.w	r3, r4, #8
 8002416:	2260      	movs	r2, #96	; 0x60
 8002418:	4619      	mov	r1, r3
 800241a:	f010 f9c1 	bl	80127a0 <memcpy>
 800241e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002422:	4628      	mov	r0, r5
 8002424:	f005 f964 	bl	80076f0 <scaraPosition2String>
						  // Start Inform
						  infor_lenght 		= commandRespond(RPD_START,
 8002428:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800242c:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002430:	2100      	movs	r1, #0
 8002432:	2003      	movs	r0, #3
 8002434:	f7ff f95e 	bl	80016f4 <commandRespond>
 8002438:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
		  	  	  	  	  	  	  	  	  	  	  	  	  	  0,
															  (char *)position,
															  (char *)infor);
						  LOG_REPORT("INIT SUCCESS", __LINE__);
 800243c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8002440:	48a1      	ldr	r0, [pc, #644]	; (80026c8 <StartDefaultTask+0x670>)
 8002442:	f7ff f9a7 	bl	8001794 <LOG_REPORT>
															  (char *)DETAIL_STATUS[status],
															  (char *)respond);
						  LOG_REPORT("INIT FAIL", __LINE__);
					  }
				  }
			  break;
 8002446:	e0ad      	b.n	80025a4 <StartDefaultTask+0x54c>
						  no_duty_fail++;
 8002448:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 800244c:	3301      	adds	r3, #1
 800244e:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  current_state 	= SCARA_DUTY_STATE_READY;
 8002452:	2300      	movs	r3, #0
 8002454:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  respond_lenght	= commandRespond(RPD_ERROR,
 8002458:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
															  (char *)DETAIL_STATUS[status],
 8002462:	4a97      	ldr	r2, [pc, #604]	; (80026c0 <StartDefaultTask+0x668>)
 8002464:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght	= commandRespond(RPD_ERROR,
 8002468:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800246c:	2007      	movs	r0, #7
 800246e:	f7ff f941 	bl	80016f4 <commandRespond>
 8002472:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  LOG_REPORT("INIT FAIL", __LINE__);
 8002476:	f44f 71b5 	mov.w	r1, #362	; 0x16a
 800247a:	4894      	ldr	r0, [pc, #592]	; (80026cc <StartDefaultTask+0x674>)
 800247c:	f7ff f98a 	bl	8001794 <LOG_REPORT>
			  break;
 8002480:	e090      	b.n	80025a4 <StartDefaultTask+0x54c>
			  case SCARA_DUTY_STATE_FLOW:
				  {
					  SCARA_StatusTypeDef status;
					  // Increase run time
					  run_time += T_SAMPLING;
 8002482:	a38d      	add	r3, pc, #564	; (adr r3, 80026b8 <StartDefaultTask+0x660>)
 8002484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002488:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 800248c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002490:	f7fd ff0c 	bl	80002ac <__adddf3>
 8002494:	4603      	mov	r3, r0
 8002496:	460c      	mov	r4, r1
 8002498:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 800249c:	e9c2 3400 	strd	r3, r4, [r2]
					  // Check Time Out
					  if (scaraIsFinish(run_time)) {
 80024a0:	f507 63a9 	add.w	r3, r7, #1352	; 0x548
 80024a4:	ed93 0b00 	vldr	d0, [r3]
 80024a8:	f005 f8f6 	bl	8007698 <scaraIsFinish>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <StartDefaultTask+0x462>
						  current_state = SCARA_DUTY_STATE_FINISH;// Work Done
 80024b2:	2303      	movs	r3, #3
 80024b4:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
															(char *)infor);
							  LOG_REPORT("STOP", __LINE__);
						  }
					  }
				  }
			  break;
 80024b8:	e074      	b.n	80025a4 <StartDefaultTask+0x54c>
						  status = scaraFlowDuty(run_time);
 80024ba:	f507 63a9 	add.w	r3, r7, #1352	; 0x548
 80024be:	ed93 0b00 	vldr	d0, [r3]
 80024c2:	f003 fb3f 	bl	8005b44 <scaraFlowDuty>
 80024c6:	4603      	mov	r3, r0
 80024c8:	f887 353b 	strb.w	r3, [r7, #1339]	; 0x53b
						  if ( SCARA_STATUS_OK == status) {
 80024cc:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d119      	bne.n	8002508 <StartDefaultTask+0x4b0>
							  scaraPosition2String((char *)position, positionCurrent);
 80024d4:	4c7b      	ldr	r4, [pc, #492]	; (80026c4 <StartDefaultTask+0x66c>)
 80024d6:	f507 755c 	add.w	r5, r7, #880	; 0x370
 80024da:	4668      	mov	r0, sp
 80024dc:	f104 0308 	add.w	r3, r4, #8
 80024e0:	2260      	movs	r2, #96	; 0x60
 80024e2:	4619      	mov	r1, r3
 80024e4:	f010 f95c 	bl	80127a0 <memcpy>
 80024e8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024ec:	4628      	mov	r0, r5
 80024ee:	f005 f8ff 	bl	80076f0 <scaraPosition2String>
							  infor_lenght = commandRespond(RPD_RUNNING,
 80024f2:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 80024f6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80024fa:	2100      	movs	r1, #0
 80024fc:	2004      	movs	r0, #4
 80024fe:	f7ff f8f9 	bl	80016f4 <commandRespond>
 8002502:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
			  break;
 8002506:	e04d      	b.n	80025a4 <StartDefaultTask+0x54c>
							  current_state = SCARA_DUTY_STATE_FINISH;
 8002508:	2303      	movs	r3, #3
 800250a:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
							  infor_lenght = commandRespond(RPD_STOP,
 800250e:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
															(char *)DETAIL_STATUS[status],
 8002512:	4a6b      	ldr	r2, [pc, #428]	; (80026c0 <StartDefaultTask+0x668>)
 8002514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
							  infor_lenght = commandRespond(RPD_STOP,
 8002518:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800251c:	2100      	movs	r1, #0
 800251e:	2006      	movs	r0, #6
 8002520:	f7ff f8e8 	bl	80016f4 <commandRespond>
 8002524:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
							  LOG_REPORT("STOP", __LINE__);
 8002528:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800252c:	4868      	ldr	r0, [pc, #416]	; (80026d0 <StartDefaultTask+0x678>)
 800252e:	f7ff f931 	bl	8001794 <LOG_REPORT>
			  break;
 8002532:	e037      	b.n	80025a4 <StartDefaultTask+0x54c>
			  case SCARA_DUTY_STATE_FINISH:
				  {
					  current_state = SCARA_DUTY_STATE_READY;
 8002534:	2300      	movs	r3, #0
 8002536:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  positionNext.t = 0;
 800253a:	4a66      	ldr	r2, [pc, #408]	; (80026d4 <StartDefaultTask+0x67c>)
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	f04f 0400 	mov.w	r4, #0
 8002544:	e9c2 3406 	strd	r3, r4, [r2, #24]
					  positionNext.total_time = 0;
 8002548:	4a62      	ldr	r2, [pc, #392]	; (80026d4 <StartDefaultTask+0x67c>)
 800254a:	f04f 0300 	mov.w	r3, #0
 800254e:	f04f 0400 	mov.w	r4, #0
 8002552:	e9c2 3408 	strd	r3, r4, [r2, #32]
					  positionNext.q = 0;
 8002556:	4a5f      	ldr	r2, [pc, #380]	; (80026d4 <StartDefaultTask+0x67c>)
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	f04f 0400 	mov.w	r4, #0
 8002560:	e9c2 3400 	strd	r3, r4, [r2]
					  // Done Inform
					  scaraPosition2String((char *)position, positionCurrent);
 8002564:	4c57      	ldr	r4, [pc, #348]	; (80026c4 <StartDefaultTask+0x66c>)
 8002566:	f507 755c 	add.w	r5, r7, #880	; 0x370
 800256a:	4668      	mov	r0, sp
 800256c:	f104 0308 	add.w	r3, r4, #8
 8002570:	2260      	movs	r2, #96	; 0x60
 8002572:	4619      	mov	r1, r3
 8002574:	f010 f914 	bl	80127a0 <memcpy>
 8002578:	e894 000c 	ldmia.w	r4, {r2, r3}
 800257c:	4628      	mov	r0, r5
 800257e:	f005 f8b7 	bl	80076f0 <scaraPosition2String>
					  infor_lenght 		= commandRespond(RPD_DONE,
 8002582:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8002586:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800258a:	2100      	movs	r1, #0
 800258c:	2005      	movs	r0, #5
 800258e:	f7ff f8b1 	bl	80016f4 <commandRespond>
 8002592:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
	  	  	  	  	  	  	  	  	  	  	  	  	  	 0,
														 (char *)position,
														 (char *)infor);
				  }
			  break;
 8002596:	e005      	b.n	80025a4 <StartDefaultTask+0x54c>
			  default:
				  {
					  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8002598:	f240 119d 	movw	r1, #413	; 0x19d
 800259c:	484e      	ldr	r0, [pc, #312]	; (80026d8 <StartDefaultTask+0x680>)
 800259e:	f7ff f8f9 	bl	8001794 <LOG_REPORT>
					  while(1);
 80025a2:	e7fe      	b.n	80025a2 <StartDefaultTask+0x54a>
				  }
			  }

		  }
		  break;
 80025a4:	e005      	b.n	80025b2 <StartDefaultTask+0x55a>
	  default:
		  {
			  LOG_REPORT("ERROR MODE !!!", __LINE__);
 80025a6:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 80025aa:	484c      	ldr	r0, [pc, #304]	; (80026dc <StartDefaultTask+0x684>)
 80025ac:	f7ff f8f2 	bl	8001794 <LOG_REPORT>
			  while(1);
 80025b0:	e7fe      	b.n	80025b0 <StartDefaultTask+0x558>
		  }
	  }

	  /* 4--- Send to PC Phase ---*/
	  // Check buffer from USB task
	  osMutexWait(usbTxMutexHandle, osWaitForever);
 80025b2:	4b4b      	ldr	r3, [pc, #300]	; (80026e0 <StartDefaultTask+0x688>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f04f 31ff 	mov.w	r1, #4294967295
 80025ba:	4618      	mov	r0, r3
 80025bc:	f00c fb10 	bl	800ebe0 <osMutexWait>
	  task_usb_lenght = ringBuff_PopArray(&cmd_tx_ringbuff, task_usb, RINGBUFFER_SIZE);
 80025c0:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	4619      	mov	r1, r3
 80025ca:	4846      	ldr	r0, [pc, #280]	; (80026e4 <StartDefaultTask+0x68c>)
 80025cc:	f000 ff63 	bl	8003496 <ringBuff_PopArray>
 80025d0:	f8c7 0544 	str.w	r0, [r7, #1348]	; 0x544
	  osMutexRelease(usbTxMutexHandle);
 80025d4:	4b42      	ldr	r3, [pc, #264]	; (80026e0 <StartDefaultTask+0x688>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f00c fb4f 	bl	800ec7c <osMutexRelease>
	  // Intergrate to 1 buffer
	  if (respond_lenght > 0) {
 80025de:	f8d7 3564 	ldr.w	r3, [r7, #1380]	; 0x564
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	dd13      	ble.n	800260e <StartDefaultTask+0x5b6>
		  respond_packed_lenght = packPayload(respond, respond_packed, respond_lenght);
 80025e6:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80025ea:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80025ee:	f8d7 2564 	ldr.w	r2, [r7, #1380]	; 0x564
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fbc0 	bl	8001d78 <packPayload>
 80025f8:	f8c7 055c 	str.w	r0, [r7, #1372]	; 0x55c
		  memcpy(usb_buff, respond_packed, respond_packed_lenght);
 80025fc:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8002600:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8002604:	f107 0318 	add.w	r3, r7, #24
 8002608:	4618      	mov	r0, r3
 800260a:	f010 f8c9 	bl	80127a0 <memcpy>
	  }
	  if (task_usb_lenght > 0) {
 800260e:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002612:	2b00      	cmp	r3, #0
 8002614:	dd0b      	ble.n	800262e <StartDefaultTask+0x5d6>
		  memcpy(usb_buff + respond_packed_lenght, task_usb, task_usb_lenght);
 8002616:	f8d7 355c 	ldr.w	r3, [r7, #1372]	; 0x55c
 800261a:	f107 0218 	add.w	r2, r7, #24
 800261e:	4413      	add	r3, r2
 8002620:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 8002624:	f507 7111 	add.w	r1, r7, #580	; 0x244
 8002628:	4618      	mov	r0, r3
 800262a:	f010 f8b9 	bl	80127a0 <memcpy>
	  }
	  if (infor_lenght > 0) {
 800262e:	f8d7 3560 	ldr.w	r3, [r7, #1376]	; 0x560
 8002632:	2b00      	cmp	r3, #0
 8002634:	dd19      	ble.n	800266a <StartDefaultTask+0x612>
		  infor_packed_lenght 	= packPayload(infor, infor_packed, infor_lenght);
 8002636:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 800263a:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800263e:	f8d7 2560 	ldr.w	r2, [r7, #1376]	; 0x560
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fb98 	bl	8001d78 <packPayload>
 8002648:	f8c7 0558 	str.w	r0, [r7, #1368]	; 0x558
		  memcpy(usb_buff + respond_packed_lenght + task_usb_lenght, infor_packed, infor_packed_lenght);
 800264c:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8002650:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002654:	4413      	add	r3, r2
 8002656:	f107 0218 	add.w	r2, r7, #24
 800265a:	4413      	add	r3, r2
 800265c:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 8002660:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 8002664:	4618      	mov	r0, r3
 8002666:	f010 f89b 	bl	80127a0 <memcpy>
	  }
	  usb_lenght = respond_packed_lenght + task_usb_lenght + infor_packed_lenght;
 800266a:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 800266e:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002672:	4413      	add	r3, r2
 8002674:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 8002678:	4413      	add	r3, r2
 800267a:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Send through USB
	  if (usb_lenght > 0) {
 800267e:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 8002682:	2b00      	cmp	r3, #0
 8002684:	dd08      	ble.n	8002698 <StartDefaultTask+0x640>
		  CDC_Transmit_FS(usb_buff, (uint16_t)usb_lenght);
 8002686:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 800268a:	b29a      	uxth	r2, r3
 800268c:	f107 0318 	add.w	r3, r7, #24
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f00f fc16 	bl	8011ec4 <CDC_Transmit_FS>
	  }

	  /* 5--- Update ---*/
	  scaraSetMode(current_mode);
 8002698:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 800269c:	4618      	mov	r0, r3
 800269e:	f004 ffc5 	bl	800762c <scaraSetMode>
	  scaraSetDutyState(current_state);
 80026a2:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 ffa0 	bl	80075ec <scaraSetDutyState>

    osDelay(1);
 80026ac:	2001      	movs	r0, #1
 80026ae:	f00c f9de 	bl	800ea6e <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 80026b2:	e520      	b.n	80020f6 <StartDefaultTask+0x9e>
 80026b4:	f3af 8000 	nop.w
 80026b8:	40000000 	.word	0x40000000
 80026bc:	3f847ae1 	.word	0x3f847ae1
 80026c0:	20000c80 	.word	0x20000c80
 80026c4:	20005cf0 	.word	0x20005cf0
 80026c8:	0801872c 	.word	0x0801872c
 80026cc:	0801873c 	.word	0x0801873c
 80026d0:	08018748 	.word	0x08018748
 80026d4:	20005d58 	.word	0x20005d58
 80026d8:	08018750 	.word	0x08018750
 80026dc:	08018760 	.word	0x08018760
 80026e0:	200052e0 	.word	0x200052e0
 80026e4:	20000460 	.word	0x20000460

080026e8 <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 80026e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ea:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 80026ee:	af42      	add	r7, sp, #264	; 0x108
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	6018      	str	r0, [r3, #0]
	//uint8_t test_command1[60] = "(1 ROTA 3 0.785398 0.3 0 0.3)";
	//uint8_t test_command2[60] = "(456 OUTP 1)";

	//ringBuff_PushArray(&usb_rx_ringbuff, test_command1, strlen((char *)test_command1));
	//ringBuff_PushArray(&usb_rx_ringbuff, test_command2, strlen((char *)test_command2));
	no_duty	 = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
	no_other = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8002700:	2129      	movs	r1, #41	; 0x29
 8002702:	4884      	ldr	r0, [pc, #528]	; (8002914 <Start_USB_RX_Task+0x22c>)
 8002704:	f000 fee8 	bl	80034d8 <ringBuff_DistanceOf>
 8002708:	f8c7 02e8 	str.w	r0, [r7, #744]	; 0x2e8
		  if ( -1 != distance ) {
 800270c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d0f4      	beq.n	8002700 <Start_USB_RX_Task+0x18>
 8002716:	466b      	mov	r3, sp
 8002718:	461e      	mov	r6, r3
			  LOG_REPORT("NEW PACKET", __LINE__);
 800271a:	f240 11f1 	movw	r1, #497	; 0x1f1
 800271e:	487e      	ldr	r0, [pc, #504]	; (8002918 <Start_USB_RX_Task+0x230>)
 8002720:	f7ff f838 	bl	8001794 <LOG_REPORT>
			  uint8_t temp[distance+1];
 8002724:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002728:	1c58      	adds	r0, r3, #1
 800272a:	1e43      	subs	r3, r0, #1
 800272c:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 8002730:	4603      	mov	r3, r0
 8002732:	4619      	mov	r1, r3
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	f04f 0400 	mov.w	r4, #0
 8002740:	00d4      	lsls	r4, r2, #3
 8002742:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002746:	00cb      	lsls	r3, r1, #3
 8002748:	4603      	mov	r3, r0
 800274a:	4619      	mov	r1, r3
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	f04f 0400 	mov.w	r4, #0
 8002758:	00d4      	lsls	r4, r2, #3
 800275a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800275e:	00cb      	lsls	r3, r1, #3
 8002760:	4603      	mov	r3, r0
 8002762:	3307      	adds	r3, #7
 8002764:	08db      	lsrs	r3, r3, #3
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	ebad 0d03 	sub.w	sp, sp, r3
 800276c:	ab42      	add	r3, sp, #264	; 0x108
 800276e:	3300      	adds	r3, #0
 8002770:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 8002774:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8002778:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 800277c:	3301      	adds	r3, #1
 800277e:	461a      	mov	r2, r3
 8002780:	4864      	ldr	r0, [pc, #400]	; (8002914 <Start_USB_RX_Task+0x22c>)
 8002782:	f000 fe88 	bl	8003496 <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1);
 8002786:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 800278a:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 800278e:	3301      	adds	r3, #1
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7ff fb5a 	bl	8001e4c <unPackPayload>
 8002798:	f8c7 02dc 	str.w	r0, [r7, #732]	; 0x2dc
			  if( -1 == ret) {
 800279c:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d105      	bne.n	80027b2 <Start_USB_RX_Task+0xca>
				  LOG_REPORT("UNPACK FAIL", __LINE__);
 80027a6:	f240 11f7 	movw	r1, #503	; 0x1f7
 80027aa:	485c      	ldr	r0, [pc, #368]	; (800291c <Start_USB_RX_Task+0x234>)
 80027ac:	f7fe fff2 	bl	8001794 <LOG_REPORT>
 80027b0:	e0ae      	b.n	8002910 <Start_USB_RX_Task+0x228>
			  } else {
				  LOG_REPORT("UNPACK SUCCESS", __LINE__);
 80027b2:	f240 11f9 	movw	r1, #505	; 0x1f9
 80027b6:	485a      	ldr	r0, [pc, #360]	; (8002920 <Start_USB_RX_Task+0x238>)
 80027b8:	f7fe ffec 	bl	8001794 <LOG_REPORT>
				  LOG_REPORT((char*) temp, __LINE__);
 80027bc:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80027c0:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe ffe5 	bl	8001794 <LOG_REPORT>
				  cmd_type = commandRead(temp, &id_command, &duty_cmd);
 80027ca:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80027ce:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 80027d2:	f507 7132 	add.w	r1, r7, #712	; 0x2c8
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fe fbe6 	bl	8000fa8 <commandRead>
 80027dc:	4603      	mov	r3, r0
 80027de:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
				  memset(detail, 0, sizeof(detail));
 80027e2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027e6:	2287      	movs	r2, #135	; 0x87
 80027e8:	2100      	movs	r1, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f00f fffc 	bl	80127e8 <memset>
				  rpd_type = commandReply(cmd_type, duty_cmd, detail);
 80027f0:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
 80027f4:	f897 52db 	ldrb.w	r5, [r7, #731]	; 0x2db
 80027f8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027fc:	9340      	str	r3, [sp, #256]	; 0x100
 80027fe:	4668      	mov	r0, sp
 8002800:	f104 0308 	add.w	r3, r4, #8
 8002804:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002808:	4619      	mov	r1, r3
 800280a:	f00f ffc9 	bl	80127a0 <memcpy>
 800280e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002812:	4628      	mov	r0, r5
 8002814:	f7fe fe42 	bl	800149c <commandReply>
 8002818:	4603      	mov	r3, r0
 800281a:	f887 32da 	strb.w	r3, [r7, #730]	; 0x2da

				  if ( RPD_DUTY == rpd_type) {
 800281e:	f897 32da 	ldrb.w	r3, [r7, #730]	; 0x2da
 8002822:	2b09      	cmp	r3, #9
 8002824:	d131      	bne.n	800288a <Start_USB_RX_Task+0x1a2>
					  no_duty++;
 8002826:	f8d7 32f0 	ldr.w	r3, [r7, #752]	; 0x2f0
 800282a:	3301      	adds	r3, #1
 800282c:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 8002830:	2300      	movs	r3, #0
 8002832:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
					  // Wait allocate
					  while (dataMail == NULL) {
 8002836:	e008      	b.n	800284a <Start_USB_RX_Task+0x162>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 8002838:	4b3a      	ldr	r3, [pc, #232]	; (8002924 <Start_USB_RX_Task+0x23c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f04f 31ff 	mov.w	r1, #4294967295
 8002840:	4618      	mov	r0, r3
 8002842:	f00c fba9 	bl	800ef98 <osMailAlloc>
 8002846:	f8c7 02ec 	str.w	r0, [r7, #748]	; 0x2ec
					  while (dataMail == NULL) {
 800284a:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f2      	beq.n	8002838 <Start_USB_RX_Task+0x150>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 8002852:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8002856:	f44f 7284 	mov.w	r2, #264	; 0x108
 800285a:	4619      	mov	r1, r3
 800285c:	f8d7 02ec 	ldr.w	r0, [r7, #748]	; 0x2ec
 8002860:	f00f ff9e 	bl	80127a0 <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 8002864:	4b2f      	ldr	r3, [pc, #188]	; (8002924 <Start_USB_RX_Task+0x23c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f8d7 12ec 	ldr.w	r1, [r7, #748]	; 0x2ec
 800286c:	4618      	mov	r0, r3
 800286e:	f00c fba9 	bl	800efc4 <osMailPut>
 8002872:	f8c7 02cc 	str.w	r0, [r7, #716]	; 0x2cc
					  if (osOK == result) {
 8002876:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 800287a:	2b00      	cmp	r3, #0
 800287c:	d148      	bne.n	8002910 <Start_USB_RX_Task+0x228>
						  LOG_REPORT("DUTY SEND", __LINE__);
 800287e:	f240 210b 	movw	r1, #523	; 0x20b
 8002882:	4829      	ldr	r0, [pc, #164]	; (8002928 <Start_USB_RX_Task+0x240>)
 8002884:	f7fe ff86 	bl	8001794 <LOG_REPORT>
 8002888:	e042      	b.n	8002910 <Start_USB_RX_Task+0x228>
					  }

				  } else {
					  no_other++;
 800288a:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 800288e:	3301      	adds	r3, #1
 8002890:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
					  memset(respond, 0, sizeof(respond));
 8002894:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002898:	2291      	movs	r2, #145	; 0x91
 800289a:	2100      	movs	r1, #0
 800289c:	4618      	mov	r0, r3
 800289e:	f00f ffa3 	bl	80127e8 <memset>
					  memset(message, 0, sizeof(message));
 80028a2:	f107 030c 	add.w	r3, r7, #12
 80028a6:	2296      	movs	r2, #150	; 0x96
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f00f ff9c 	bl	80127e8 <memset>
					  respond_lenght	= commandRespond(rpd_type, id_command,
 80028b0:	f8d7 12c8 	ldr.w	r1, [r7, #712]	; 0x2c8
 80028b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028b8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80028bc:	f897 02da 	ldrb.w	r0, [r7, #730]	; 0x2da
 80028c0:	f7fe ff18 	bl	80016f4 <commandRespond>
 80028c4:	f8c7 02d4 	str.w	r0, [r7, #724]	; 0x2d4
							  	  	  	  (char *)detail,
										  (char *)respond);
					  message_lenght	= packPayload(respond, message, respond_lenght);
 80028c8:	f107 010c 	add.w	r1, r7, #12
 80028cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028d0:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fa4f 	bl	8001d78 <packPayload>
 80028da:	f8c7 02d0 	str.w	r0, [r7, #720]	; 0x2d0
					  // Mutex
					  osMutexWait(usbTxMutexHandle, osWaitForever);
 80028de:	4b13      	ldr	r3, [pc, #76]	; (800292c <Start_USB_RX_Task+0x244>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f04f 31ff 	mov.w	r1, #4294967295
 80028e6:	4618      	mov	r0, r3
 80028e8:	f00c f97a 	bl	800ebe0 <osMutexWait>
					  ringBuff_PushArray(&cmd_tx_ringbuff, message, message_lenght);
 80028ec:	f107 030c 	add.w	r3, r7, #12
 80028f0:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 80028f4:	4619      	mov	r1, r3
 80028f6:	480e      	ldr	r0, [pc, #56]	; (8002930 <Start_USB_RX_Task+0x248>)
 80028f8:	f000 fda5 	bl	8003446 <ringBuff_PushArray>
					  LOG_REPORT("ADD RINGBUFF", __LINE__);
 80028fc:	f240 2119 	movw	r1, #537	; 0x219
 8002900:	480c      	ldr	r0, [pc, #48]	; (8002934 <Start_USB_RX_Task+0x24c>)
 8002902:	f7fe ff47 	bl	8001794 <LOG_REPORT>
					  osMutexRelease(usbTxMutexHandle);
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <Start_USB_RX_Task+0x244>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f00c f9b6 	bl	800ec7c <osMutexRelease>
 8002910:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8002912:	e6f5      	b.n	8002700 <Start_USB_RX_Task+0x18>
 8002914:	20000054 	.word	0x20000054
 8002918:	08018770 	.word	0x08018770
 800291c:	0801877c 	.word	0x0801877c
 8002920:	08018788 	.word	0x08018788
 8002924:	200052e4 	.word	0x200052e4
 8002928:	08018798 	.word	0x08018798
 800292c:	200052e0 	.word	0x200052e0
 8002930:	20000460 	.word	0x20000460
 8002934:	080187a4 	.word	0x080187a4

08002938 <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800293e:	1d3b      	adds	r3, r7, #4
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
 800294c:	615a      	str	r2, [r3, #20]
 800294e:	619a      	str	r2, [r3, #24]

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8002950:	4b26      	ldr	r3, [pc, #152]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002952:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002956:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002958:	4b24      	ldr	r3, [pc, #144]	; (80029ec <MX_FSMC_Init+0xb4>)
 800295a:	4a25      	ldr	r2, [pc, #148]	; (80029f0 <MX_FSMC_Init+0xb8>)
 800295c:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800295e:	4b23      	ldr	r3, [pc, #140]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002960:	2200      	movs	r2, #0
 8002962:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 8002964:	4b21      	ldr	r3, [pc, #132]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002966:	2202      	movs	r2, #2
 8002968:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 800296a:	4b20      	ldr	r3, [pc, #128]	; (80029ec <MX_FSMC_Init+0xb4>)
 800296c:	2208      	movs	r2, #8
 800296e:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002970:	4b1e      	ldr	r3, [pc, #120]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002972:	2210      	movs	r2, #16
 8002974:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002976:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002978:	2200      	movs	r2, #0
 800297a:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800297c:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <MX_FSMC_Init+0xb4>)
 800297e:	2200      	movs	r2, #0
 8002980:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002982:	4b1a      	ldr	r3, [pc, #104]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002984:	2200      	movs	r2, #0
 8002986:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002988:	4b18      	ldr	r3, [pc, #96]	; (80029ec <MX_FSMC_Init+0xb4>)
 800298a:	2200      	movs	r2, #0
 800298c:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 800298e:	4b17      	ldr	r3, [pc, #92]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002990:	2200      	movs	r2, #0
 8002992:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002994:	4b15      	ldr	r3, [pc, #84]	; (80029ec <MX_FSMC_Init+0xb4>)
 8002996:	2200      	movs	r2, #0
 8002998:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 800299a:	4b14      	ldr	r3, [pc, #80]	; (80029ec <MX_FSMC_Init+0xb4>)
 800299c:	2200      	movs	r2, #0
 800299e:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80029a0:	4b12      	ldr	r3, [pc, #72]	; (80029ec <MX_FSMC_Init+0xb4>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80029a6:	4b11      	ldr	r3, [pc, #68]	; (80029ec <MX_FSMC_Init+0xb4>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80029ac:	4b0f      	ldr	r3, [pc, #60]	; (80029ec <MX_FSMC_Init+0xb4>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80029b2:	230f      	movs	r3, #15
 80029b4:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80029b6:	230f      	movs	r3, #15
 80029b8:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80029ba:	23ff      	movs	r3, #255	; 0xff
 80029bc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80029be:	230f      	movs	r3, #15
 80029c0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80029c2:	2310      	movs	r3, #16
 80029c4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80029c6:	2311      	movs	r3, #17
 80029c8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 80029ce:	1d3b      	adds	r3, r7, #4
 80029d0:	2200      	movs	r2, #0
 80029d2:	4619      	mov	r1, r3
 80029d4:	4805      	ldr	r0, [pc, #20]	; (80029ec <MX_FSMC_Init+0xb4>)
 80029d6:	f006 f8c1 	bl	8008b5c <HAL_NOR_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_FSMC_Init+0xac>
  {
    Error_Handler( );
 80029e0:	f000 fcba 	bl	8003358 <Error_Handler>
  }

}
 80029e4:	bf00      	nop
 80029e6:	3720      	adds	r7, #32
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	200052ec 	.word	0x200052ec
 80029f0:	a0000104 	.word	0xa0000104

080029f4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fa:	1d3b      	adds	r3, r7, #4
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002a08:	4b24      	ldr	r3, [pc, #144]	; (8002a9c <HAL_FSMC_MspInit+0xa8>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d140      	bne.n	8002a92 <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 8002a10:	4b22      	ldr	r3, [pc, #136]	; (8002a9c <HAL_FSMC_MspInit+0xa8>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	603b      	str	r3, [r7, #0]
 8002a1a:	4b21      	ldr	r3, [pc, #132]	; (8002aa0 <HAL_FSMC_MspInit+0xac>)
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a1e:	4a20      	ldr	r2, [pc, #128]	; (8002aa0 <HAL_FSMC_MspInit+0xac>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	6393      	str	r3, [r2, #56]	; 0x38
 8002a26:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <HAL_FSMC_MspInit+0xac>)
 8002a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002a32:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002a36:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a40:	2303      	movs	r3, #3
 8002a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a44:	230c      	movs	r3, #12
 8002a46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a48:	1d3b      	adds	r3, r7, #4
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4815      	ldr	r0, [pc, #84]	; (8002aa4 <HAL_FSMC_MspInit+0xb0>)
 8002a4e:	f005 fed1 	bl	80087f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8002a52:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8002a56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a60:	2303      	movs	r3, #3
 8002a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a64:	230c      	movs	r3, #12
 8002a66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a68:	1d3b      	adds	r3, r7, #4
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	480e      	ldr	r0, [pc, #56]	; (8002aa8 <HAL_FSMC_MspInit+0xb4>)
 8002a6e:	f005 fec1 	bl	80087f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a82:	230c      	movs	r3, #12
 8002a84:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4808      	ldr	r0, [pc, #32]	; (8002aac <HAL_FSMC_MspInit+0xb8>)
 8002a8c:	f005 feb2 	bl	80087f4 <HAL_GPIO_Init>
 8002a90:	e000      	b.n	8002a94 <HAL_FSMC_MspInit+0xa0>
    return;
 8002a92:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20001478 	.word	0x20001478
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40020c00 	.word	0x40020c00
 8002aac:	40020400 	.word	0x40020400

08002ab0 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 8002ab8:	f7ff ff9c 	bl	80029f4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08a      	sub	sp, #40	; 0x28
 8002ac8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	605a      	str	r2, [r3, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
 8002ad6:	60da      	str	r2, [r3, #12]
 8002ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	4b39      	ldr	r3, [pc, #228]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a38      	ldr	r2, [pc, #224]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b36      	ldr	r3, [pc, #216]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	4b32      	ldr	r3, [pc, #200]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	4a31      	ldr	r2, [pc, #196]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	6313      	str	r3, [r2, #48]	; 0x30
 8002b06:	4b2f      	ldr	r3, [pc, #188]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	60fb      	str	r3, [r7, #12]
 8002b10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	4b2b      	ldr	r3, [pc, #172]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	4a2a      	ldr	r2, [pc, #168]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	6313      	str	r3, [r2, #48]	; 0x30
 8002b22:	4b28      	ldr	r3, [pc, #160]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	4b24      	ldr	r3, [pc, #144]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a23      	ldr	r2, [pc, #140]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b38:	f043 0302 	orr.w	r3, r3, #2
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b21      	ldr	r3, [pc, #132]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	607b      	str	r3, [r7, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	603b      	str	r3, [r7, #0]
 8002b4e:	4b1d      	ldr	r3, [pc, #116]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	4a1c      	ldr	r2, [pc, #112]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b54:	f043 0308 	orr.w	r3, r3, #8
 8002b58:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	; (8002bc4 <MX_GPIO_Init+0x100>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	f003 0308 	and.w	r3, r3, #8
 8002b62:	603b      	str	r3, [r7, #0]
 8002b64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUPPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 8002b66:	2200      	movs	r2, #0
 8002b68:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 8002b6c:	4816      	ldr	r0, [pc, #88]	; (8002bc8 <MX_GPIO_Init+0x104>)
 8002b6e:	f005 ffdb 	bl	8008b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin, GPIO_PIN_RESET);
 8002b72:	2200      	movs	r2, #0
 8002b74:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
 8002b78:	4814      	ldr	r0, [pc, #80]	; (8002bcc <MX_GPIO_Init+0x108>)
 8002b7a:	f005 ffd5 	bl	8008b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUPPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 8002b7e:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 8002b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b84:	2301      	movs	r3, #1
 8002b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b90:	f107 0314 	add.w	r3, r7, #20
 8002b94:	4619      	mov	r1, r3
 8002b96:	480c      	ldr	r0, [pc, #48]	; (8002bc8 <MX_GPIO_Init+0x104>)
 8002b98:	f005 fe2c 	bl	80087f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin;
 8002b9c:	f44f 53c2 	mov.w	r3, #6208	; 0x1840
 8002ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bae:	f107 0314 	add.w	r3, r7, #20
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4805      	ldr	r0, [pc, #20]	; (8002bcc <MX_GPIO_Init+0x108>)
 8002bb6:	f005 fe1d 	bl	80087f4 <HAL_GPIO_Init>

}
 8002bba:	bf00      	nop
 8002bbc:	3728      	adds	r7, #40	; 0x28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020400 	.word	0x40020400
 8002bcc:	40020c00 	.word	0x40020c00

08002bd0 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8002bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd2:	b08b      	sub	sp, #44	; 0x2c
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002bde:	eeb0 0a47 	vmov.f32	s0, s14
 8002be2:	eef0 0a67 	vmov.f32	s1, s15
 8002be6:	f014 f80b 	bl	8016c00 <cos>
 8002bea:	ec51 0b10 	vmov	r0, r1, d0
 8002bee:	a38c      	add	r3, pc, #560	; (adr r3, 8002e20 <kinematicForward+0x250>)
 8002bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf4:	f7fd fd10 	bl	8000618 <__aeabi_dmul>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	460c      	mov	r4, r1
 8002bfc:	461d      	mov	r5, r3
 8002bfe:	4626      	mov	r6, r4
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4623      	mov	r3, r4
 8002c10:	f7fd fb4c 	bl	80002ac <__adddf3>
 8002c14:	4603      	mov	r3, r0
 8002c16:	460c      	mov	r4, r1
 8002c18:	ec44 3b17 	vmov	d7, r3, r4
 8002c1c:	eeb0 0a47 	vmov.f32	s0, s14
 8002c20:	eef0 0a67 	vmov.f32	s1, s15
 8002c24:	f013 ffec 	bl	8016c00 <cos>
 8002c28:	ec51 0b10 	vmov	r0, r1, d0
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	4b7f      	ldr	r3, [pc, #508]	; (8002e30 <kinematicForward+0x260>)
 8002c32:	f7fd fcf1 	bl	8000618 <__aeabi_dmul>
 8002c36:	4603      	mov	r3, r0
 8002c38:	460c      	mov	r4, r1
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4623      	mov	r3, r4
 8002c3e:	4628      	mov	r0, r5
 8002c40:	4631      	mov	r1, r6
 8002c42:	f7fd fb33 	bl	80002ac <__adddf3>
 8002c46:	4603      	mov	r3, r0
 8002c48:	460c      	mov	r4, r1
 8002c4a:	461d      	mov	r5, r3
 8002c4c:	4626      	mov	r6, r4
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	4623      	mov	r3, r4
 8002c5e:	f7fd fb25 	bl	80002ac <__adddf3>
 8002c62:	4603      	mov	r3, r0
 8002c64:	460c      	mov	r4, r1
 8002c66:	4618      	mov	r0, r3
 8002c68:	4621      	mov	r1, r4
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002c70:	461a      	mov	r2, r3
 8002c72:	4623      	mov	r3, r4
 8002c74:	f7fd fb18 	bl	80002a8 <__aeabi_dsub>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	ec44 3b17 	vmov	d7, r3, r4
 8002c80:	eeb0 0a47 	vmov.f32	s0, s14
 8002c84:	eef0 0a67 	vmov.f32	s1, s15
 8002c88:	f013 ffba 	bl	8016c00 <cos>
 8002c8c:	ec51 0b10 	vmov	r0, r1, d0
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	4b67      	ldr	r3, [pc, #412]	; (8002e34 <kinematicForward+0x264>)
 8002c96:	f7fd fcbf 	bl	8000618 <__aeabi_dmul>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	460c      	mov	r4, r1
	x =   a1*cos(pnt->Theta1)
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	4623      	mov	r3, r4
 8002ca2:	4628      	mov	r0, r5
 8002ca4:	4631      	mov	r1, r6
 8002ca6:	f7fd fb01 	bl	80002ac <__adddf3>
 8002caa:	4603      	mov	r3, r0
 8002cac:	460c      	mov	r4, r1
 8002cae:	e9c7 3408 	strd	r3, r4, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002cb8:	eeb0 0a47 	vmov.f32	s0, s14
 8002cbc:	eef0 0a67 	vmov.f32	s1, s15
 8002cc0:	f013 ffe2 	bl	8016c88 <sin>
 8002cc4:	ec51 0b10 	vmov	r0, r1, d0
 8002cc8:	a355      	add	r3, pc, #340	; (adr r3, 8002e20 <kinematicForward+0x250>)
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	f7fd fca3 	bl	8000618 <__aeabi_dmul>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	460c      	mov	r4, r1
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	4626      	mov	r6, r4
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4623      	mov	r3, r4
 8002cea:	f7fd fadf 	bl	80002ac <__adddf3>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	460c      	mov	r4, r1
 8002cf2:	ec44 3b17 	vmov	d7, r3, r4
 8002cf6:	eeb0 0a47 	vmov.f32	s0, s14
 8002cfa:	eef0 0a67 	vmov.f32	s1, s15
 8002cfe:	f013 ffc3 	bl	8016c88 <sin>
 8002d02:	ec51 0b10 	vmov	r0, r1, d0
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	4b49      	ldr	r3, [pc, #292]	; (8002e30 <kinematicForward+0x260>)
 8002d0c:	f7fd fc84 	bl	8000618 <__aeabi_dmul>
 8002d10:	4603      	mov	r3, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	461a      	mov	r2, r3
 8002d16:	4623      	mov	r3, r4
 8002d18:	4628      	mov	r0, r5
 8002d1a:	4631      	mov	r1, r6
 8002d1c:	f7fd fac6 	bl	80002ac <__adddf3>
 8002d20:	4603      	mov	r3, r0
 8002d22:	460c      	mov	r4, r1
 8002d24:	461d      	mov	r5, r3
 8002d26:	4626      	mov	r6, r4
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002d34:	461a      	mov	r2, r3
 8002d36:	4623      	mov	r3, r4
 8002d38:	f7fd fab8 	bl	80002ac <__adddf3>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	460c      	mov	r4, r1
 8002d40:	4618      	mov	r0, r3
 8002d42:	4621      	mov	r1, r4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4623      	mov	r3, r4
 8002d4e:	f7fd faab 	bl	80002a8 <__aeabi_dsub>
 8002d52:	4603      	mov	r3, r0
 8002d54:	460c      	mov	r4, r1
 8002d56:	ec44 3b17 	vmov	d7, r3, r4
 8002d5a:	eeb0 0a47 	vmov.f32	s0, s14
 8002d5e:	eef0 0a67 	vmov.f32	s1, s15
 8002d62:	f013 ff91 	bl	8016c88 <sin>
 8002d66:	ec51 0b10 	vmov	r0, r1, d0
 8002d6a:	f04f 0200 	mov.w	r2, #0
 8002d6e:	4b31      	ldr	r3, [pc, #196]	; (8002e34 <kinematicForward+0x264>)
 8002d70:	f7fd fc52 	bl	8000618 <__aeabi_dmul>
 8002d74:	4603      	mov	r3, r0
 8002d76:	460c      	mov	r4, r1
	y =   a1*sin(pnt->Theta1)
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	4631      	mov	r1, r6
 8002d80:	f7fd fa94 	bl	80002ac <__adddf3>
 8002d84:	4603      	mov	r3, r0
 8002d86:	460c      	mov	r4, r1
 8002d88:	e9c7 3406 	strd	r3, r4, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8002d92:	461a      	mov	r2, r3
 8002d94:	4623      	mov	r3, r4
 8002d96:	a124      	add	r1, pc, #144	; (adr r1, 8002e28 <kinematicForward+0x258>)
 8002d98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d9c:	f7fd fa84 	bl	80002a8 <__aeabi_dsub>
 8002da0:	4603      	mov	r3, r0
 8002da2:	460c      	mov	r4, r1
 8002da4:	4618      	mov	r0, r3
 8002da6:	4621      	mov	r1, r4
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	4b22      	ldr	r3, [pc, #136]	; (8002e38 <kinematicForward+0x268>)
 8002dae:	f7fd fa7b 	bl	80002a8 <__aeabi_dsub>
 8002db2:	4603      	mov	r3, r0
 8002db4:	460c      	mov	r4, r1
 8002db6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4623      	mov	r3, r4
 8002dca:	f7fd fa6f 	bl	80002ac <__adddf3>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	460c      	mov	r4, r1
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	4621      	mov	r1, r4
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	f7fd fa62 	bl	80002a8 <__aeabi_dsub>
 8002de4:	4603      	mov	r3, r0
 8002de6:	460c      	mov	r4, r1
 8002de8:	e9c7 3402 	strd	r3, r4, [r7, #8]

	pnt->x = x;
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002df2:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pnt->y = y;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002dfc:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	pnt->z = z;
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002e06:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	pnt->roll = roll;
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002e10:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	return TRUE;
 8002e14:	2301      	movs	r3, #1
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	372c      	adds	r7, #44	; 0x2c
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	00000000 	.word	0x00000000
 8002e24:	4068a000 	.word	0x4068a000
 8002e28:	00000000 	.word	0x00000000
 8002e2c:	406a6000 	.word	0x406a6000
 8002e30:	40640000 	.word	0x40640000
 8002e34:	403e0000 	.word	0x403e0000
 8002e38:	40534000 	.word	0x40534000
 8002e3c:	00000000 	.word	0x00000000

08002e40 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 8002e40:	b082      	sub	sp, #8
 8002e42:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e46:	b0a0      	sub	sp, #128	; 0x80
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002e50:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002e5a:	a174      	add	r1, pc, #464	; (adr r1, 800302c <kinematicInverse+0x1ec>)
 8002e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e60:	f7fd fa22 	bl	80002a8 <__aeabi_dsub>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	e9d3 ab0a 	ldrd	sl, fp, [r3, #40]	; 0x28
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002e78:	eeb0 0a47 	vmov.f32	s0, s14
 8002e7c:	eef0 0a67 	vmov.f32	s1, s15
 8002e80:	f013 febe 	bl	8016c00 <cos>
 8002e84:	ec51 0b10 	vmov	r0, r1, d0
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	4b64      	ldr	r3, [pc, #400]	; (8003020 <kinematicInverse+0x1e0>)
 8002e8e:	f7fd fbc3 	bl	8000618 <__aeabi_dmul>
 8002e92:	4602      	mov	r2, r0
 8002e94:	460b      	mov	r3, r1
 8002e96:	4650      	mov	r0, sl
 8002e98:	4659      	mov	r1, fp
 8002e9a:	f7fd fa05 	bl	80002a8 <__aeabi_dsub>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	e9d3 ab0c 	ldrd	sl, fp, [r3, #48]	; 0x30
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002eb2:	eeb0 0a47 	vmov.f32	s0, s14
 8002eb6:	eef0 0a67 	vmov.f32	s1, s15
 8002eba:	f013 fee5 	bl	8016c88 <sin>
 8002ebe:	ec51 0b10 	vmov	r0, r1, d0
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	4b56      	ldr	r3, [pc, #344]	; (8003020 <kinematicInverse+0x1e0>)
 8002ec8:	f7fd fba6 	bl	8000618 <__aeabi_dmul>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4650      	mov	r0, sl
 8002ed2:	4659      	mov	r1, fp
 8002ed4:	f7fd f9e8 	bl	80002a8 <__aeabi_dsub>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 8002ee0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002ee4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002ee8:	f7fd fb96 	bl	8000618 <__aeabi_dmul>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4692      	mov	sl, r2
 8002ef2:	469b      	mov	fp, r3
 8002ef4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ef8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002efc:	f7fd fb8c 	bl	8000618 <__aeabi_dmul>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4650      	mov	r0, sl
 8002f06:	4659      	mov	r1, fp
 8002f08:	f7fd f9d0 	bl	80002ac <__adddf3>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4610      	mov	r0, r2
 8002f12:	4619      	mov	r1, r3
 8002f14:	a33e      	add	r3, pc, #248	; (adr r3, 8003010 <kinematicInverse+0x1d0>)
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f7fd f9c5 	bl	80002a8 <__aeabi_dsub>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4610      	mov	r0, r2
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	4b3e      	ldr	r3, [pc, #248]	; (8003024 <kinematicInverse+0x1e4>)
 8002f2c:	f7fd f9bc 	bl	80002a8 <__aeabi_dsub>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	a337      	add	r3, pc, #220	; (adr r3, 8003018 <kinematicInverse+0x1d8>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd fc95 	bl	800086c <__aeabi_ddiv>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8002f4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002f52:	f7fd fb61 	bl	8000618 <__aeabi_dmul>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	f04f 0000 	mov.w	r0, #0
 8002f5e:	4932      	ldr	r1, [pc, #200]	; (8003028 <kinematicInverse+0x1e8>)
 8002f60:	f7fd f9a2 	bl	80002a8 <__aeabi_dsub>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002f78:	f7fd fdc0 	bl	8000afc <__aeabi_dcmplt>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <kinematicInverse+0x146>
		return FALSE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e149      	b.n	800321a <kinematicInverse+0x3da>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 8002f86:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8002f8a:	f013 ff07 	bl	8016d9c <sqrt>
 8002f8e:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 8002f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f94:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002f9c:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8002f9e:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8002fa2:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002fa6:	f013 fef7 	bl	8016d98 <atan2>
 8002faa:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8002fae:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8002fb2:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002fb6:	f013 feef 	bl	8016d98 <atan2>
 8002fba:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8002fbe:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002fc2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002fc6:	f7fd f96f 	bl	80002a8 <__aeabi_dsub>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4614      	mov	r4, r2
 8002fd0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002fd4:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002fd8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fdc:	f7fd f964 	bl	80002a8 <__aeabi_dsub>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4690      	mov	r8, r2
 8002fe6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002fea:	4642      	mov	r2, r8
 8002fec:	464b      	mov	r3, r9
 8002fee:	4620      	mov	r0, r4
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	f7fd fd8d 	bl	8000b10 <__aeabi_dcmple>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01b      	beq.n	8003034 <kinematicInverse+0x1f4>
		s2 		= s2_positive;
 8002ffc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003000:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 8003004:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8003008:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 800300c:	e01a      	b.n	8003044 <kinematicInverse+0x204>
 800300e:	bf00      	nop
 8003010:	00000000 	.word	0x00000000
 8003014:	40e2f320 	.word	0x40e2f320
 8003018:	00000000 	.word	0x00000000
 800301c:	40eec800 	.word	0x40eec800
 8003020:	403e0000 	.word	0x403e0000
 8003024:	40d90000 	.word	0x40d90000
 8003028:	3ff00000 	.word	0x3ff00000
 800302c:	00000000 	.word	0x00000000
 8003030:	4060c000 	.word	0x4060c000
	} else {
		s2 		= s2_negative;
 8003034:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8003038:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 800303c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8003040:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	4b79      	ldr	r3, [pc, #484]	; (8003230 <kinematicInverse+0x3f0>)
 800304a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800304e:	f7fd fae3 	bl	8000618 <__aeabi_dmul>
 8003052:	4603      	mov	r3, r0
 8003054:	460c      	mov	r4, r1
 8003056:	4618      	mov	r0, r3
 8003058:	4621      	mov	r1, r4
 800305a:	a373      	add	r3, pc, #460	; (adr r3, 8003228 <kinematicInverse+0x3e8>)
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f7fd f924 	bl	80002ac <__adddf3>
 8003064:	4603      	mov	r3, r0
 8003066:	460c      	mov	r4, r1
 8003068:	4618      	mov	r0, r3
 800306a:	4621      	mov	r1, r4
 800306c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003070:	f7fd fad2 	bl	8000618 <__aeabi_dmul>
 8003074:	4603      	mov	r3, r0
 8003076:	460c      	mov	r4, r1
 8003078:	4625      	mov	r5, r4
 800307a:	461c      	mov	r4, r3
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	4b6b      	ldr	r3, [pc, #428]	; (8003230 <kinematicInverse+0x3f0>)
 8003082:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003086:	f7fd fac7 	bl	8000618 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003096:	f7fd fabf 	bl	8000618 <__aeabi_dmul>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4620      	mov	r0, r4
 80030a0:	4629      	mov	r1, r5
 80030a2:	f7fd f901 	bl	80002a8 <__aeabi_dsub>
 80030a6:	4603      	mov	r3, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	4625      	mov	r5, r4
 80030ac:	461c      	mov	r4, r3
 80030ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80030b2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80030b6:	f7fd faaf 	bl	8000618 <__aeabi_dmul>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4690      	mov	r8, r2
 80030c0:	4699      	mov	r9, r3
 80030c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80030ca:	f7fd faa5 	bl	8000618 <__aeabi_dmul>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4640      	mov	r0, r8
 80030d4:	4649      	mov	r1, r9
 80030d6:	f7fd f8e9 	bl	80002ac <__adddf3>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4620      	mov	r0, r4
 80030e0:	4629      	mov	r1, r5
 80030e2:	f7fd fbc3 	bl	800086c <__aeabi_ddiv>
 80030e6:	4603      	mov	r3, r0
 80030e8:	460c      	mov	r4, r1
 80030ea:	e9c7 3408 	strd	r3, r4, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	4b4f      	ldr	r3, [pc, #316]	; (8003230 <kinematicInverse+0x3f0>)
 80030f4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80030f8:	f7fd fa8e 	bl	8000618 <__aeabi_dmul>
 80030fc:	4603      	mov	r3, r0
 80030fe:	460c      	mov	r4, r1
 8003100:	4618      	mov	r0, r3
 8003102:	4621      	mov	r1, r4
 8003104:	a348      	add	r3, pc, #288	; (adr r3, 8003228 <kinematicInverse+0x3e8>)
 8003106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310a:	f7fd f8cf 	bl	80002ac <__adddf3>
 800310e:	4603      	mov	r3, r0
 8003110:	460c      	mov	r4, r1
 8003112:	4618      	mov	r0, r3
 8003114:	4621      	mov	r1, r4
 8003116:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800311a:	f7fd fa7d 	bl	8000618 <__aeabi_dmul>
 800311e:	4603      	mov	r3, r0
 8003120:	460c      	mov	r4, r1
 8003122:	4625      	mov	r5, r4
 8003124:	461c      	mov	r4, r3
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	4b41      	ldr	r3, [pc, #260]	; (8003230 <kinematicInverse+0x3f0>)
 800312c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003130:	f7fd fa72 	bl	8000618 <__aeabi_dmul>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	4610      	mov	r0, r2
 800313a:	4619      	mov	r1, r3
 800313c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003140:	f7fd fa6a 	bl	8000618 <__aeabi_dmul>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4620      	mov	r0, r4
 800314a:	4629      	mov	r1, r5
 800314c:	f7fd f8ae 	bl	80002ac <__adddf3>
 8003150:	4603      	mov	r3, r0
 8003152:	460c      	mov	r4, r1
 8003154:	4625      	mov	r5, r4
 8003156:	461c      	mov	r4, r3
 8003158:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800315c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003160:	f7fd fa5a 	bl	8000618 <__aeabi_dmul>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	4690      	mov	r8, r2
 800316a:	4699      	mov	r9, r3
 800316c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003170:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003174:	f7fd fa50 	bl	8000618 <__aeabi_dmul>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4640      	mov	r0, r8
 800317e:	4649      	mov	r1, r9
 8003180:	f7fd f894 	bl	80002ac <__adddf3>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4620      	mov	r0, r4
 800318a:	4629      	mov	r1, r5
 800318c:	f7fd fb6e 	bl	800086c <__aeabi_ddiv>
 8003190:	4603      	mov	r3, r0
 8003192:	460c      	mov	r4, r1
 8003194:	e9c7 3406 	strd	r3, r4, [r7, #24]
	theta1 = atan2(s1,c1);
 8003198:	ed97 1b06 	vldr	d1, [r7, #24]
 800319c:	ed97 0b08 	vldr	d0, [r7, #32]
 80031a0:	f013 fdfa 	bl	8016d98 <atan2>
 80031a4:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 80031a8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80031ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031b0:	f7fd f87c 	bl	80002ac <__adddf3>
 80031b4:	4603      	mov	r3, r0
 80031b6:	460c      	mov	r4, r1
 80031b8:	4618      	mov	r0, r3
 80031ba:	4621      	mov	r1, r4
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 80031c2:	461a      	mov	r2, r3
 80031c4:	4623      	mov	r3, r4
 80031c6:	f7fd f86f 	bl	80002a8 <__aeabi_dsub>
 80031ca:	4603      	mov	r3, r0
 80031cc:	460c      	mov	r4, r1
 80031ce:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 80031d2:	ed97 3b02 	vldr	d3, [r7, #8]
 80031d6:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 80031da:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 80031de:	ed97 0b04 	vldr	d0, [r7, #16]
 80031e2:	f004 f8d5 	bl	8007390 <scaraCheckWorkSpace4>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <kinematicInverse+0x3b0>
		return FALSE; // Over workspace !!!
 80031ec:	2300      	movs	r3, #0
 80031ee:	e014      	b.n	800321a <kinematicInverse+0x3da>
	}
	pnt->Theta1 = theta1;
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80031f6:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	pnt->Theta2 = theta2;
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8003200:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	pnt->D3		= d3;
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800320a:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pnt->Theta4 = theta4;
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003214:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	return TRUE; // All is well
 8003218:	2301      	movs	r3, #1
}
 800321a:	4618      	mov	r0, r3
 800321c:	3780      	adds	r7, #128	; 0x80
 800321e:	46bd      	mov	sp, r7
 8003220:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003224:	b002      	add	sp, #8
 8003226:	4770      	bx	lr
 8003228:	00000000 	.word	0x00000000
 800322c:	4068a000 	.word	0x4068a000
 8003230:	40640000 	.word	0x40640000

08003234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003238:	f004 fdf8 	bl	8007e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800323c:	f000 f810 	bl	8003260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003240:	f7ff fc40 	bl	8002ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003244:	f7fe fe78 	bl	8001f38 <MX_DMA_Init>
  MX_UART4_Init();
 8003248:	f004 fcf2 	bl	8007c30 <MX_UART4_Init>
  MX_FSMC_Init();
 800324c:	f7ff fb74 	bl	8002938 <MX_FSMC_Init>
  MX_TIM7_Init();
 8003250:	f004 fc90 	bl	8007b74 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8003254:	f7fe feaa 	bl	8001fac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003258:	f00b fbb6 	bl	800e9c8 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800325c:	e7fe      	b.n	800325c <main+0x28>
	...

08003260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b094      	sub	sp, #80	; 0x50
 8003264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003266:	f107 0320 	add.w	r3, r7, #32
 800326a:	2230      	movs	r2, #48	; 0x30
 800326c:	2100      	movs	r1, #0
 800326e:	4618      	mov	r0, r3
 8003270:	f00f faba 	bl	80127e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003274:	f107 030c 	add.w	r3, r7, #12
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	605a      	str	r2, [r3, #4]
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003284:	2300      	movs	r3, #0
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	4b28      	ldr	r3, [pc, #160]	; (800332c <SystemClock_Config+0xcc>)
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	4a27      	ldr	r2, [pc, #156]	; (800332c <SystemClock_Config+0xcc>)
 800328e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003292:	6413      	str	r3, [r2, #64]	; 0x40
 8003294:	4b25      	ldr	r3, [pc, #148]	; (800332c <SystemClock_Config+0xcc>)
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80032a0:	2300      	movs	r3, #0
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	4b22      	ldr	r3, [pc, #136]	; (8003330 <SystemClock_Config+0xd0>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a21      	ldr	r2, [pc, #132]	; (8003330 <SystemClock_Config+0xd0>)
 80032aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	4b1f      	ldr	r3, [pc, #124]	; (8003330 <SystemClock_Config+0xd0>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032b8:	607b      	str	r3, [r7, #4]
 80032ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80032bc:	2301      	movs	r3, #1
 80032be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032c6:	2302      	movs	r3, #2
 80032c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80032d0:	2308      	movs	r3, #8
 80032d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80032d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80032d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032da:	2302      	movs	r3, #2
 80032dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80032de:	2307      	movs	r3, #7
 80032e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032e2:	f107 0320 	add.w	r3, r7, #32
 80032e6:	4618      	mov	r0, r3
 80032e8:	f006 fe18 	bl	8009f1c <HAL_RCC_OscConfig>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80032f2:	f000 f831 	bl	8003358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032f6:	230f      	movs	r3, #15
 80032f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032fa:	2302      	movs	r3, #2
 80032fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032fe:	2300      	movs	r3, #0
 8003300:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003302:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003306:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800330c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800330e:	f107 030c 	add.w	r3, r7, #12
 8003312:	2105      	movs	r1, #5
 8003314:	4618      	mov	r0, r3
 8003316:	f007 f871 	bl	800a3fc <HAL_RCC_ClockConfig>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003320:	f000 f81a 	bl	8003358 <Error_Handler>
  }
}
 8003324:	bf00      	nop
 8003326:	3750      	adds	r7, #80	; 0x50
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40023800 	.word	0x40023800
 8003330:	40007000 	.word	0x40007000

08003334 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a04      	ldr	r2, [pc, #16]	; (8003354 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003346:	f004 fd93 	bl	8007e70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40001000 	.word	0x40001000

08003358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <ringBuff_PushChar+0x1a>
		return FALSE;
 800337c:	2300      	movs	r3, #0
 800337e:	e024      	b.n	80033ca <ringBuff_PushChar+0x64>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	78f9      	ldrb	r1, [r7, #3]
 800338a:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003392:	3301      	adds	r3, #1
 8003394:	425a      	negs	r2, r3
 8003396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800339a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800339e:	bf58      	it	pl
 80033a0:	4253      	negpl	r3, r2
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
			if (ringbuff->head == ringbuff->tail) {
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d103      	bne.n	80033c0 <ringBuff_PushChar+0x5a>
				ringbuff->isFull_Flag = TRUE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			}
			ringbuff->isEmpty_Flag = FALSE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			return TRUE;
 80033c8:	2301      	movs	r3, #1
	}
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <ringBuff_PopChar+0x18>
		return FALSE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e025      	b.n	800343a <ringBuff_PopChar+0x64>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	5cd2      	ldrb	r2, [r2, r3]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003402:	3301      	adds	r3, #1
 8003404:	425a      	negs	r2, r3
 8003406:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800340a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800340e:	bf58      	it	pl
 8003410:	4253      	negpl	r3, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			if (ringbuff->head == ringbuff->tail) {
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003424:	429a      	cmp	r2, r3
 8003426:	d103      	bne.n	8003430 <ringBuff_PopChar+0x5a>
				ringbuff->isEmpty_Flag = TRUE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			}
			ringbuff->isFull_Flag = FALSE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			return TRUE;
 8003438:	2301      	movs	r3, #1
	}
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8003446:	b580      	push	{r7, lr}
 8003448:	b086      	sub	sp, #24
 800344a:	af00      	add	r7, sp, #0
 800344c:	60f8      	str	r0, [r7, #12]
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8003452:	2300      	movs	r3, #0
 8003454:	82fb      	strh	r3, [r7, #22]
 8003456:	e011      	b.n	800347c <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 8003458:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800345c:	68ba      	ldr	r2, [r7, #8]
 800345e:	4413      	add	r3, r2
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	4619      	mov	r1, r3
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7ff ff7e 	bl	8003366 <ringBuff_PushChar>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00b      	beq.n	8003488 <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8003470:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003474:	b29b      	uxth	r3, r3
 8003476:	3301      	adds	r3, #1
 8003478:	b29b      	uxth	r3, r3
 800347a:	82fb      	strh	r3, [r7, #22]
 800347c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	429a      	cmp	r2, r3
 8003484:	dce8      	bgt.n	8003458 <ringBuff_PushArray+0x12>
 8003486:	e000      	b.n	800348a <ringBuff_PushArray+0x44>
			break;
 8003488:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 800348a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	e00c      	b.n	80034c2 <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	4413      	add	r3, r2
 80034ae:	4619      	mov	r1, r3
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f7ff ff90 	bl	80033d6 <ringBuff_PopChar>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d007      	beq.n	80034cc <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3301      	adds	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	dbee      	blt.n	80034a8 <ringBuff_PopArray+0x12>
 80034ca:	e000      	b.n	80034ce <ringBuff_PopArray+0x38>
			break;
 80034cc:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 80034ce:	697b      	ldr	r3, [r7, #20]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3718      	adds	r7, #24
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, uint8_t cmp_char) {
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	70fb      	strb	r3, [r7, #3]
	int32_t index;
	int32_t distance = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]

	index = ringbuff->tail;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80034ee:	617b      	str	r3, [r7, #20]
	if (ringbuff->isFull_Flag) {
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d036      	beq.n	8003568 <ringBuff_DistanceOf+0x90>
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	e018      	b.n	8003532 <ringBuff_DistanceOf+0x5a>
				if ( cmp_char == ringbuff->Array[index]) {
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	4413      	add	r3, r2
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	429a      	cmp	r2, r3
 800350c:	d101      	bne.n	8003512 <ringBuff_DistanceOf+0x3a>
					return distance;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	e037      	b.n	8003582 <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	3301      	adds	r3, #1
 8003516:	613b      	str	r3, [r7, #16]
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3301      	adds	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	425a      	negs	r2, r3
 8003524:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003528:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800352c:	bf58      	it	pl
 800352e:	4253      	negpl	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003538:	dbe2      	blt.n	8003500 <ringBuff_DistanceOf+0x28>
 800353a:	e020      	b.n	800357e <ringBuff_DistanceOf+0xa6>
			}

	} else {
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
				if ( cmp_char == ringbuff->Array[index]) {
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	4413      	add	r3, r2
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	429a      	cmp	r2, r3
 8003548:	d101      	bne.n	800354e <ringBuff_DistanceOf+0x76>
					return distance;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	e019      	b.n	8003582 <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	3301      	adds	r3, #1
 8003552:	613b      	str	r3, [r7, #16]
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	3301      	adds	r3, #1
 8003558:	425a      	negs	r2, r3
 800355a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800355e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003562:	bf58      	it	pl
 8003564:	4253      	negpl	r3, r2
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	429a      	cmp	r2, r3
 8003572:	d1e3      	bne.n	800353c <ringBuff_DistanceOf+0x64>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0de      	beq.n	800353c <ringBuff_DistanceOf+0x64>
			}
	}
	return -1;
 800357e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003582:	4618      	mov	r0, r3
 8003584:	371c      	adds	r7, #28
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <scaraInitDuty>:
											 "Wrong Coordinate"
											};



SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 8003590:	b084      	sub	sp, #16
 8003592:	b5b0      	push	{r4, r5, r7, lr}
 8003594:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8003598:	af4e      	add	r7, sp, #312	; 0x138
 800359a:	f507 7c90 	add.w	ip, r7, #288	; 0x120
 800359e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if 			(DUTY_SPACE_TASK == command.space_type) {
 80035a2:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 82ba 	bne.w	8003b20 <scaraInitDuty+0x590>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 80035ac:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80035b0:	a3ab      	add	r3, pc, #684	; (adr r3, 8003860 <scaraInitDuty+0x2d0>)
 80035b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b6:	f7fd f82f 	bl	8000618 <__aeabi_dmul>
 80035ba:	4602      	mov	r2, r0
 80035bc:	460b      	mov	r3, r1
 80035be:	4610      	mov	r0, r2
 80035c0:	4619      	mov	r1, r3
 80035c2:	f04f 0200 	mov.w	r2, #0
 80035c6:	4ba8      	ldr	r3, [pc, #672]	; (8003868 <scaraInitDuty+0x2d8>)
 80035c8:	f7fd f950 	bl	800086c <__aeabi_ddiv>
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80035d4:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d130      	bne.n	800363e <scaraInitDuty+0xae>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 80035dc:	4ba3      	ldr	r3, [pc, #652]	; (800386c <scaraInitDuty+0x2dc>)
 80035de:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80035e2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 80035e6:	f7fc fe61 	bl	80002ac <__adddf3>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4639      	mov	r1, r7
 80035f0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= positionCurrent.y + command.target_point.y;
 80035f4:	4b9d      	ldr	r3, [pc, #628]	; (800386c <scaraInitDuty+0x2dc>)
 80035f6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80035fa:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 80035fe:	f7fc fe55 	bl	80002ac <__adddf3>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4639      	mov	r1, r7
 8003608:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= positionCurrent.z + command.target_point.z;
 800360c:	4b97      	ldr	r3, [pc, #604]	; (800386c <scaraInitDuty+0x2dc>)
 800360e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003612:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003616:	f7fc fe49 	bl	80002ac <__adddf3>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4639      	mov	r1, r7
 8003620:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8003624:	4b91      	ldr	r3, [pc, #580]	; (800386c <scaraInitDuty+0x2dc>)
 8003626:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800362a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800362e:	f7fc fe3d 	bl	80002ac <__adddf3>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	4639      	mov	r1, r7
 8003638:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 800363c:	e01b      	b.n	8003676 <scaraInitDuty+0xe6>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800363e:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003642:	2b00      	cmp	r3, #0
 8003644:	d114      	bne.n	8003670 <scaraInitDuty+0xe0>
			target_point.x 		= command.target_point.x;
 8003646:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800364a:	4639      	mov	r1, r7
 800364c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= command.target_point.y;
 8003650:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003654:	4639      	mov	r1, r7
 8003656:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= command.target_point.z;
 800365a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800365e:	4639      	mov	r1, r7
 8003660:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= command.target_point.roll;
 8003664:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003668:	4639      	mov	r1, r7
 800366a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 800366e:	e002      	b.n	8003676 <scaraInitDuty+0xe6>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 8003670:	230c      	movs	r3, #12
 8003672:	f001 b91e 	b.w	80048b2 <scaraInitDuty+0x1322>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 8003676:	463b      	mov	r3, r7
 8003678:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800367c:	4b7b      	ldr	r3, [pc, #492]	; (800386c <scaraInitDuty+0x2dc>)
 800367e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8003682:	f7fc fe11 	bl	80002a8 <__aeabi_dsub>
 8003686:	4602      	mov	r2, r0
 8003688:	460b      	mov	r3, r1
 800368a:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
		dir_angle = 1;
 800368e:	2301      	movs	r3, #1
 8003690:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		if ( angle_s < 0) {
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	f04f 0300 	mov.w	r3, #0
 800369c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80036a0:	f7fd fa2c 	bl	8000afc <__aeabi_dcmplt>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <scaraInitDuty+0x120>
			dir_angle = -1;
 80036aa:	23ff      	movs	r3, #255	; 0xff
 80036ac:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if ( fabs(angle_s) > PI) {
 80036b0:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 80036b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036b8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80036bc:	a368      	add	r3, pc, #416	; (adr r3, 8003860 <scaraInitDuty+0x2d0>)
 80036be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c2:	4620      	mov	r0, r4
 80036c4:	4629      	mov	r1, r5
 80036c6:	f7fd fa37 	bl	8000b38 <__aeabi_dcmpgt>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d021      	beq.n	8003714 <scaraInitDuty+0x184>
			dir_angle = -dir_angle;
 80036d0:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 80036d4:	425b      	negs	r3, r3
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 80036dc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80036e0:	f7fd fa92 	bl	8000c08 <__aeabi_d2f>
 80036e4:	ee07 0a90 	vmov	s15, r0
 80036e8:	eef0 7ae7 	vabs.f32	s15, s15
 80036ec:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8003870 <scaraInitDuty+0x2e0>
 80036f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036f4:	f997 30f7 	ldrsb.w	r3, [r7, #247]	; 0xf7
 80036f8:	ee07 3a90 	vmov	s15, r3
 80036fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003704:	ee17 0a90 	vmov	r0, s15
 8003708:	f7fc ff2e 	bl	8000568 <__aeabi_f2d>
 800370c:	4603      	mov	r3, r0
 800370e:	460c      	mov	r4, r1
 8003710:	e9c7 343e 	strd	r3, r4, [r7, #248]	; 0xf8
		}


		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 8003714:	4b57      	ldr	r3, [pc, #348]	; (8003874 <scaraInitDuty+0x2e4>)
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 800371a:	4b54      	ldr	r3, [pc, #336]	; (800386c <scaraInitDuty+0x2dc>)
 800371c:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8003720:	4a54      	ldr	r2, [pc, #336]	; (8003874 <scaraInitDuty+0x2e4>)
 8003722:	e9c2 34f0 	strd	r3, r4, [r2, #960]	; 0x3c0
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 8003726:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 800372a:	2b00      	cmp	r3, #0
 800372c:	d11f      	bne.n	800376e <scaraInitDuty+0x1de>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 800372e:	4b51      	ldr	r3, [pc, #324]	; (8003874 <scaraInitDuty+0x2e4>)
 8003730:	2200      	movs	r2, #0
 8003732:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 8003734:	4c4d      	ldr	r4, [pc, #308]	; (800386c <scaraInitDuty+0x2dc>)
 8003736:	463b      	mov	r3, r7
 8003738:	a818      	add	r0, sp, #96	; 0x60
 800373a:	4619      	mov	r1, r3
 800373c:	2368      	movs	r3, #104	; 0x68
 800373e:	461a      	mov	r2, r3
 8003740:	f00f f82e 	bl	80127a0 <memcpy>
 8003744:	4668      	mov	r0, sp
 8003746:	f104 0308 	add.w	r3, r4, #8
 800374a:	2260      	movs	r2, #96	; 0x60
 800374c:	4619      	mov	r1, r3
 800374e:	f00f f827 	bl	80127a0 <memcpy>
 8003752:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003756:	4848      	ldr	r0, [pc, #288]	; (8003878 <scaraInitDuty+0x2e8>)
 8003758:	f001 f8bc 	bl	80048d4 <scaraInitLine>
 800375c:	4603      	mov	r3, r0
 800375e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			total_s = myDUTY.task.path.line.total_s;
 8003762:	4b44      	ldr	r3, [pc, #272]	; (8003874 <scaraInitDuty+0x2e4>)
 8003764:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8003768:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 800376c:	e070      	b.n	8003850 <scaraInitDuty+0x2c0>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 800376e:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 8003772:	2b01      	cmp	r3, #1
 8003774:	d169      	bne.n	800384a <scaraInitDuty+0x2ba>
			SCARA_PositionTypeDef	center_point;
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003776:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800377a:	2b01      	cmp	r3, #1
 800377c:	d127      	bne.n	80037ce <scaraInitDuty+0x23e>
				center_point.x 		= positionCurrent.x + command.sub_point.x;
 800377e:	4b3b      	ldr	r3, [pc, #236]	; (800386c <scaraInitDuty+0x2dc>)
 8003780:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003784:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 8003788:	461a      	mov	r2, r3
 800378a:	4623      	mov	r3, r4
 800378c:	f7fc fd8e 	bl	80002ac <__adddf3>
 8003790:	4603      	mov	r3, r0
 8003792:	460c      	mov	r4, r1
 8003794:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= positionCurrent.y + command.sub_point.y;
 8003798:	4b34      	ldr	r3, [pc, #208]	; (800386c <scaraInitDuty+0x2dc>)
 800379a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800379e:	e9d7 3478 	ldrd	r3, r4, [r7, #480]	; 0x1e0
 80037a2:	461a      	mov	r2, r3
 80037a4:	4623      	mov	r3, r4
 80037a6:	f7fc fd81 	bl	80002ac <__adddf3>
 80037aa:	4603      	mov	r3, r0
 80037ac:	460c      	mov	r4, r1
 80037ae:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= positionCurrent.z + command.sub_point.z;
 80037b2:	4b2e      	ldr	r3, [pc, #184]	; (800386c <scaraInitDuty+0x2dc>)
 80037b4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80037b8:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 80037bc:	461a      	mov	r2, r3
 80037be:	4623      	mov	r3, r4
 80037c0:	f7fc fd74 	bl	80002ac <__adddf3>
 80037c4:	4603      	mov	r3, r0
 80037c6:	460c      	mov	r4, r1
 80037c8:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80037cc:	e013      	b.n	80037f6 <scaraInitDuty+0x266>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80037ce:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10c      	bne.n	80037f0 <scaraInitDuty+0x260>
				center_point.x 		= command.target_point.x;
 80037d6:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 80037da:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= command.target_point.y;
 80037de:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 80037e2:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= command.target_point.z;
 80037e6:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 80037ea:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80037ee:	e002      	b.n	80037f6 <scaraInitDuty+0x266>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 80037f0:	230c      	movs	r3, #12
			return SCARA_STATUS_ERROR_COORDINATE;
 80037f2:	f001 b85e 	b.w	80048b2 <scaraInitDuty+0x1322>
			}

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 80037f6:	4b1f      	ldr	r3, [pc, #124]	; (8003874 <scaraInitDuty+0x2e4>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 80037fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003800:	4c1a      	ldr	r4, [pc, #104]	; (800386c <scaraInitDuty+0x2dc>)
 8003802:	934c      	str	r3, [sp, #304]	; 0x130
 8003804:	a832      	add	r0, sp, #200	; 0xc8
 8003806:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800380a:	2268      	movs	r2, #104	; 0x68
 800380c:	4619      	mov	r1, r3
 800380e:	f00e ffc7 	bl	80127a0 <memcpy>
 8003812:	463b      	mov	r3, r7
 8003814:	a818      	add	r0, sp, #96	; 0x60
 8003816:	4619      	mov	r1, r3
 8003818:	2368      	movs	r3, #104	; 0x68
 800381a:	461a      	mov	r2, r3
 800381c:	f00e ffc0 	bl	80127a0 <memcpy>
 8003820:	4668      	mov	r0, sp
 8003822:	f104 0308 	add.w	r3, r4, #8
 8003826:	2260      	movs	r2, #96	; 0x60
 8003828:	4619      	mov	r1, r3
 800382a:	f00e ffb9 	bl	80127a0 <memcpy>
 800382e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003832:	4812      	ldr	r0, [pc, #72]	; (800387c <scaraInitDuty+0x2ec>)
 8003834:	f001 f914 	bl	8004a60 <scaraInitCircle>
 8003838:	4603      	mov	r3, r0
 800383a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
										positionCurrent,
										target_point,
										center_point,
										command.sub_para_int );
			total_s = myDUTY.task.path.circle.total_s;
 800383e:	4b0d      	ldr	r3, [pc, #52]	; (8003874 <scaraInitDuty+0x2e4>)
 8003840:	e9d3 343a 	ldrd	r3, r4, [r3, #232]	; 0xe8
 8003844:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 8003848:	e002      	b.n	8003850 <scaraInitDuty+0x2c0>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 800384a:	2303      	movs	r3, #3
 800384c:	f001 b831 	b.w	80048b2 <scaraInitDuty+0x1322>
		}

		if ( SCARA_STATUS_OK != status) {
 8003850:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003854:	2b00      	cmp	r3, #0
 8003856:	d013      	beq.n	8003880 <scaraInitDuty+0x2f0>
			return status;
 8003858:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800385c:	f001 b829 	b.w	80048b2 <scaraInitDuty+0x1322>
 8003860:	60000000 	.word	0x60000000
 8003864:	400921fb 	.word	0x400921fb
 8003868:	40668000 	.word	0x40668000
 800386c:	20005cf0 	.word	0x20005cf0
 8003870:	40c90fdb 	.word	0x40c90fdb
 8003874:	20005338 	.word	0x20005338
 8003878:	20005348 	.word	0x20005348
 800387c:	200053b8 	.word	0x200053b8
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 8003880:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8003884:	2b00      	cmp	r3, #0
 8003886:	f040 8094 	bne.w	80039b2 <scaraInitDuty+0x422>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 800388a:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800388e:	2b01      	cmp	r3, #1
 8003890:	d12d      	bne.n	80038ee <scaraInitDuty+0x35e>
				myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
 8003892:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003896:	4a9d      	ldr	r2, [pc, #628]	; (8003b0c <scaraInitDuty+0x57c>)
 8003898:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 800389c:	4b9b      	ldr	r3, [pc, #620]	; (8003b0c <scaraInitDuty+0x57c>)
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80038a4:	2201      	movs	r2, #1
 80038a6:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 80038aa:	2104      	movs	r1, #4
 80038ac:	4898      	ldr	r0, [pc, #608]	; (8003b10 <scaraInitDuty+0x580>)
 80038ae:	f001 fa4f 	bl	8004d50 <scaraInitLSPB>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.lspb.Tf = command.time_total;
 80038b8:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80038bc:	4a93      	ldr	r2, [pc, #588]	; (8003b0c <scaraInitDuty+0x57c>)
 80038be:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80038c2:	4b92      	ldr	r3, [pc, #584]	; (8003b0c <scaraInitDuty+0x57c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 80038ca:	2201      	movs	r2, #1
 80038cc:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 80038d0:	2105      	movs	r1, #5
 80038d2:	4890      	ldr	r0, [pc, #576]	; (8003b14 <scaraInitDuty+0x584>)
 80038d4:	f001 fa3c 	bl	8004d50 <scaraInitLSPB>
 80038d8:	4603      	mov	r3, r0
 80038da:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 80038de:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80038e2:	4a8a      	ldr	r2, [pc, #552]	; (8003b0c <scaraInitDuty+0x57c>)
 80038e4:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80038e8:	e9c2 3400 	strd	r3, r4, [r2]
 80038ec:	e0fd      	b.n	8003aea <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 80038ee:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d15a      	bne.n	80039ac <scaraInitDuty+0x41c>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80038f6:	4b85      	ldr	r3, [pc, #532]	; (8003b0c <scaraInitDuty+0x57c>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80038fe:	2200      	movs	r2, #0
 8003900:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003904:	2104      	movs	r1, #4
 8003906:	4882      	ldr	r0, [pc, #520]	; (8003b10 <scaraInitDuty+0x580>)
 8003908:	f001 fa22 	bl	8004d50 <scaraInitLSPB>
 800390c:	4603      	mov	r3, r0
 800390e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003912:	4b7e      	ldr	r3, [pc, #504]	; (8003b0c <scaraInitDuty+0x57c>)
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 800391a:	2200      	movs	r2, #0
 800391c:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003920:	2105      	movs	r1, #5
 8003922:	487c      	ldr	r0, [pc, #496]	; (8003b14 <scaraInitDuty+0x584>)
 8003924:	f001 fa14 	bl	8004d50 <scaraInitLSPB>
 8003928:	4603      	mov	r3, r0
 800392a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 800392e:	4b77      	ldr	r3, [pc, #476]	; (8003b0c <scaraInitDuty+0x57c>)
 8003930:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 8003934:	4b75      	ldr	r3, [pc, #468]	; (8003b0c <scaraInitDuty+0x57c>)
 8003936:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 800393a:	461a      	mov	r2, r3
 800393c:	4623      	mov	r3, r4
 800393e:	f7fd f8fb 	bl	8000b38 <__aeabi_dcmpgt>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d018      	beq.n	800397a <scaraInitDuty+0x3ea>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 8003948:	4b70      	ldr	r3, [pc, #448]	; (8003b0c <scaraInitDuty+0x57c>)
 800394a:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 800394e:	4a6f      	ldr	r2, [pc, #444]	; (8003b0c <scaraInitDuty+0x57c>)
 8003950:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003954:	2201      	movs	r2, #1
 8003956:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 800395a:	2105      	movs	r1, #5
 800395c:	486d      	ldr	r0, [pc, #436]	; (8003b14 <scaraInitDuty+0x584>)
 800395e:	f001 f9f7 	bl	8004d50 <scaraInitLSPB>
 8003962:	4603      	mov	r3, r0
 8003964:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 8003968:	4b68      	ldr	r3, [pc, #416]	; (8003b0c <scaraInitDuty+0x57c>)
 800396a:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 800396e:	4a67      	ldr	r2, [pc, #412]	; (8003b0c <scaraInitDuty+0x57c>)
 8003970:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003974:	e9c2 3400 	strd	r3, r4, [r2]
 8003978:	e0b7      	b.n	8003aea <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 800397a:	4b64      	ldr	r3, [pc, #400]	; (8003b0c <scaraInitDuty+0x57c>)
 800397c:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 8003980:	4a62      	ldr	r2, [pc, #392]	; (8003b0c <scaraInitDuty+0x57c>)
 8003982:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8003986:	2201      	movs	r2, #1
 8003988:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 800398c:	2104      	movs	r1, #4
 800398e:	4860      	ldr	r0, [pc, #384]	; (8003b10 <scaraInitDuty+0x580>)
 8003990:	f001 f9de 	bl	8004d50 <scaraInitLSPB>
 8003994:	4603      	mov	r3, r0
 8003996:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 800399a:	4b5c      	ldr	r3, [pc, #368]	; (8003b0c <scaraInitDuty+0x57c>)
 800399c:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 80039a0:	4a5a      	ldr	r2, [pc, #360]	; (8003b0c <scaraInitDuty+0x57c>)
 80039a2:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80039a6:	e9c2 3400 	strd	r3, r4, [r2]
 80039aa:	e09e      	b.n	8003aea <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 80039ac:	2308      	movs	r3, #8
 80039ae:	f000 bf80 	b.w	80048b2 <scaraInitDuty+0x1322>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 80039b2:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	f040 8094 	bne.w	8003ae4 <scaraInitDuty+0x554>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80039bc:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d12d      	bne.n	8003a20 <scaraInitDuty+0x490>
				myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
 80039c4:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80039c8:	4a50      	ldr	r2, [pc, #320]	; (8003b0c <scaraInitDuty+0x57c>)
 80039ca:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80039ce:	4b4f      	ldr	r3, [pc, #316]	; (8003b0c <scaraInitDuty+0x57c>)
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 80039d6:	2201      	movs	r2, #1
 80039d8:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 80039dc:	2104      	movs	r1, #4
 80039de:	484e      	ldr	r0, [pc, #312]	; (8003b18 <scaraInitDuty+0x588>)
 80039e0:	f001 fd5a 	bl	8005498 <scaraInitScurve>
 80039e4:	4603      	mov	r3, r0
 80039e6:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.scurve.Tf = command.time_total;
 80039ea:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80039ee:	4a47      	ldr	r2, [pc, #284]	; (8003b0c <scaraInitDuty+0x57c>)
 80039f0:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80039f4:	4b45      	ldr	r3, [pc, #276]	; (8003b0c <scaraInitDuty+0x57c>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 80039fc:	2201      	movs	r2, #1
 80039fe:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003a02:	2105      	movs	r1, #5
 8003a04:	4845      	ldr	r0, [pc, #276]	; (8003b1c <scaraInitDuty+0x58c>)
 8003a06:	f001 fd47 	bl	8005498 <scaraInitScurve>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 8003a10:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003a14:	4a3d      	ldr	r2, [pc, #244]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a16:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003a1a:	e9c2 3400 	strd	r3, r4, [r2]
 8003a1e:	e064      	b.n	8003aea <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003a20:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d15a      	bne.n	8003ade <scaraInitDuty+0x54e>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a28:	4b38      	ldr	r3, [pc, #224]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003a30:	2200      	movs	r2, #0
 8003a32:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003a36:	2104      	movs	r1, #4
 8003a38:	4837      	ldr	r0, [pc, #220]	; (8003b18 <scaraInitDuty+0x588>)
 8003a3a:	f001 fd2d 	bl	8005498 <scaraInitScurve>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a44:	4b31      	ldr	r3, [pc, #196]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003a52:	2105      	movs	r1, #5
 8003a54:	4831      	ldr	r0, [pc, #196]	; (8003b1c <scaraInitDuty+0x58c>)
 8003a56:	f001 fd1f 	bl	8005498 <scaraInitScurve>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 8003a60:	4b2a      	ldr	r3, [pc, #168]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a62:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 8003a66:	4b29      	ldr	r3, [pc, #164]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a68:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4623      	mov	r3, r4
 8003a70:	f7fd f862 	bl	8000b38 <__aeabi_dcmpgt>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d018      	beq.n	8003aac <scaraInitDuty+0x51c>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 8003a7a:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a7c:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003a80:	4a22      	ldr	r2, [pc, #136]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a82:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003a86:	2201      	movs	r2, #1
 8003a88:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003a8c:	2105      	movs	r1, #5
 8003a8e:	4823      	ldr	r0, [pc, #140]	; (8003b1c <scaraInitDuty+0x58c>)
 8003a90:	f001 fd02 	bl	8005498 <scaraInitScurve>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8003a9a:	4b1c      	ldr	r3, [pc, #112]	; (8003b0c <scaraInitDuty+0x57c>)
 8003a9c:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003aa0:	4a1a      	ldr	r2, [pc, #104]	; (8003b0c <scaraInitDuty+0x57c>)
 8003aa2:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003aa6:	e9c2 3400 	strd	r3, r4, [r2]
 8003aaa:	e01e      	b.n	8003aea <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8003aac:	4b17      	ldr	r3, [pc, #92]	; (8003b0c <scaraInitDuty+0x57c>)
 8003aae:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003ab2:	4a16      	ldr	r2, [pc, #88]	; (8003b0c <scaraInitDuty+0x57c>)
 8003ab4:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003ab8:	2201      	movs	r2, #1
 8003aba:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003abe:	2104      	movs	r1, #4
 8003ac0:	4815      	ldr	r0, [pc, #84]	; (8003b18 <scaraInitDuty+0x588>)
 8003ac2:	f001 fce9 	bl	8005498 <scaraInitScurve>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 8003acc:	4b0f      	ldr	r3, [pc, #60]	; (8003b0c <scaraInitDuty+0x57c>)
 8003ace:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003ad2:	4a0e      	ldr	r2, [pc, #56]	; (8003b0c <scaraInitDuty+0x57c>)
 8003ad4:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003ad8:	e9c2 3400 	strd	r3, r4, [r2]
 8003adc:	e005      	b.n	8003aea <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 8003ade:	2308      	movs	r3, #8
 8003ae0:	f000 bee7 	b.w	80048b2 <scaraInitDuty+0x1322>
			}
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8003ae4:	2305      	movs	r3, #5
 8003ae6:	f000 bee4 	b.w	80048b2 <scaraInitDuty+0x1322>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 8003aea:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <scaraInitDuty+0x56a>
			return status1;
 8003af2:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003af6:	f000 bedc 	b.w	80048b2 <scaraInitDuty+0x1322>
		}
		if ( SCARA_STATUS_OK != status2) {
 8003afa:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 86b8 	beq.w	8004874 <scaraInitDuty+0x12e4>
			return status2;
 8003b04:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8003b08:	f000 bed3 	b.w	80048b2 <scaraInitDuty+0x1322>
 8003b0c:	20005338 	.word	0x20005338
 8003b10:	20005450 	.word	0x20005450
 8003b14:	200055a8 	.word	0x200055a8
 8003b18:	200054d0 	.word	0x200054d0
 8003b1c:	20005628 	.word	0x20005628
		}


	/*----------- Space Joint ------------*/
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 8003b20:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	f040 86a3 	bne.w	8004870 <scaraInitDuty+0x12e0>

		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 8003b2a:	4ba7      	ldr	r3, [pc, #668]	; (8003dc8 <scaraInitDuty+0x838>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 8003b30:	4ba6      	ldr	r3, [pc, #664]	; (8003dcc <scaraInitDuty+0x83c>)
 8003b32:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 8003b36:	4aa4      	ldr	r2, [pc, #656]	; (8003dc8 <scaraInitDuty+0x838>)
 8003b38:	f602 1228 	addw	r2, r2, #2344	; 0x928
 8003b3c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 8003b40:	4ba2      	ldr	r3, [pc, #648]	; (8003dcc <scaraInitDuty+0x83c>)
 8003b42:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8003b46:	4aa0      	ldr	r2, [pc, #640]	; (8003dc8 <scaraInitDuty+0x838>)
 8003b48:	f502 6213 	add.w	r2, r2, #2352	; 0x930
 8003b4c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 8003b50:	4b9e      	ldr	r3, [pc, #632]	; (8003dcc <scaraInitDuty+0x83c>)
 8003b52:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8003b56:	4a9c      	ldr	r2, [pc, #624]	; (8003dc8 <scaraInitDuty+0x838>)
 8003b58:	f602 1238 	addw	r2, r2, #2360	; 0x938
 8003b5c:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 8003b60:	4b9a      	ldr	r3, [pc, #616]	; (8003dcc <scaraInitDuty+0x83c>)
 8003b62:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8003b66:	4a98      	ldr	r2, [pc, #608]	; (8003dc8 <scaraInitDuty+0x838>)
 8003b68:	f502 6214 	add.w	r2, r2, #2368	; 0x940
 8003b6c:	e9c2 3400 	strd	r3, r4, [r2]

		//-----Joint Single
		if ( DUTY_JOINT_SINGLE == command.joint_type) {
 8003b70:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f040 836d 	bne.w	8004254 <scaraInitDuty+0xcc4>
			// Trajectory 1 profile
			double s, abs_position;
			switch(command.sub_para_int) {
 8003b7a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	f200 814e 	bhi.w	8003e20 <scaraInitDuty+0x890>
 8003b84:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <scaraInitDuty+0x5fc>)
 8003b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8a:	bf00      	nop
 8003b8c:	08003b9d 	.word	0x08003b9d
 8003b90:	08003c43 	.word	0x08003c43
 8003b94:	08003ce9 	.word	0x08003ce9
 8003b98:	08003d65 	.word	0x08003d65
			case 0:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003b9c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003ba0:	a387      	add	r3, pc, #540	; (adr r3, 8003dc0 <scaraInitDuty+0x830>)
 8003ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba6:	f7fc fd37 	bl	8000618 <__aeabi_dmul>
 8003baa:	4603      	mov	r3, r0
 8003bac:	460c      	mov	r4, r1
 8003bae:	4618      	mov	r0, r3
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	4b86      	ldr	r3, [pc, #536]	; (8003dd0 <scaraInitDuty+0x840>)
 8003bb8:	f7fc fe58 	bl	800086c <__aeabi_ddiv>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003bc4:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d113      	bne.n	8003bf4 <scaraInitDuty+0x664>
					abs_position = myDUTY.joint.theta1_start + command.sub_para_double;
 8003bcc:	4b7e      	ldr	r3, [pc, #504]	; (8003dc8 <scaraInitDuty+0x838>)
 8003bce:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8003bd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003bd6:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003bda:	461a      	mov	r2, r3
 8003bdc:	4623      	mov	r3, r4
 8003bde:	f7fc fb65 	bl	80002ac <__adddf3>
 8003be2:	4603      	mov	r3, r0
 8003be4:	460c      	mov	r4, r1
 8003be6:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003bea:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003bee:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003bf2:	e01a      	b.n	8003c2a <scaraInitDuty+0x69a>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003bf4:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d113      	bne.n	8003c24 <scaraInitDuty+0x694>
					abs_position = command.sub_para_double;
 8003bfc:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c00:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta1_start;
 8003c04:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003c08:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <scaraInitDuty+0x838>)
 8003c0a:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8003c0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c12:	461a      	mov	r2, r3
 8003c14:	4623      	mov	r3, r4
 8003c16:	f7fc fb47 	bl	80002a8 <__aeabi_dsub>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	460c      	mov	r4, r1
 8003c1e:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003c22:	e002      	b.n	8003c2a <scaraInitDuty+0x69a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003c24:	230c      	movs	r3, #12
 8003c26:	f000 be44 	b.w	80048b2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J0, abs_position)) {
 8003c2a:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003c2e:	2000      	movs	r0, #0
 8003c30:	f003 fc36 	bl	80074a0 <scaraCheckWorkSpace1>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80f5 	beq.w	8003e26 <scaraInitDuty+0x896>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003c3c:	2307      	movs	r3, #7
 8003c3e:	f000 be38 	b.w	80048b2 <scaraInitDuty+0x1322>
				}
				break;
			case 1:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003c42:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003c46:	a35e      	add	r3, pc, #376	; (adr r3, 8003dc0 <scaraInitDuty+0x830>)
 8003c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4c:	f7fc fce4 	bl	8000618 <__aeabi_dmul>
 8003c50:	4603      	mov	r3, r0
 8003c52:	460c      	mov	r4, r1
 8003c54:	4618      	mov	r0, r3
 8003c56:	4621      	mov	r1, r4
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	4b5c      	ldr	r3, [pc, #368]	; (8003dd0 <scaraInitDuty+0x840>)
 8003c5e:	f7fc fe05 	bl	800086c <__aeabi_ddiv>
 8003c62:	4603      	mov	r3, r0
 8003c64:	460c      	mov	r4, r1
 8003c66:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003c6a:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d113      	bne.n	8003c9a <scaraInitDuty+0x70a>
					abs_position = myDUTY.joint.theta2_start + command.sub_para_double;
 8003c72:	4b55      	ldr	r3, [pc, #340]	; (8003dc8 <scaraInitDuty+0x838>)
 8003c74:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8003c78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c7c:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c80:	461a      	mov	r2, r3
 8003c82:	4623      	mov	r3, r4
 8003c84:	f7fc fb12 	bl	80002ac <__adddf3>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003c90:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c94:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003c98:	e01a      	b.n	8003cd0 <scaraInitDuty+0x740>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003c9a:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d113      	bne.n	8003cca <scaraInitDuty+0x73a>
					abs_position = command.sub_para_double;
 8003ca2:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003ca6:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta2_start;
 8003caa:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003cae:	4b46      	ldr	r3, [pc, #280]	; (8003dc8 <scaraInitDuty+0x838>)
 8003cb0:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8003cb4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4623      	mov	r3, r4
 8003cbc:	f7fc faf4 	bl	80002a8 <__aeabi_dsub>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003cc8:	e002      	b.n	8003cd0 <scaraInitDuty+0x740>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003cca:	230c      	movs	r3, #12
 8003ccc:	f000 bdf1 	b.w	80048b2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J1, abs_position)) {
 8003cd0:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003cd4:	2001      	movs	r0, #1
 8003cd6:	f003 fbe3 	bl	80074a0 <scaraCheckWorkSpace1>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 80a4 	beq.w	8003e2a <scaraInitDuty+0x89a>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003ce2:	2307      	movs	r3, #7
 8003ce4:	f000 bde5 	b.w	80048b2 <scaraInitDuty+0x1322>
				}
				break;
			case 2:
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003ce8:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d113      	bne.n	8003d18 <scaraInitDuty+0x788>
					abs_position = myDUTY.joint.d3_start + command.sub_para_double;
 8003cf0:	4b35      	ldr	r3, [pc, #212]	; (8003dc8 <scaraInitDuty+0x838>)
 8003cf2:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003cf6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cfa:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003cfe:	461a      	mov	r2, r3
 8003d00:	4623      	mov	r3, r4
 8003d02:	f7fc fad3 	bl	80002ac <__adddf3>
 8003d06:	4603      	mov	r3, r0
 8003d08:	460c      	mov	r4, r1
 8003d0a:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003d0e:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003d12:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003d16:	e01a      	b.n	8003d4e <scaraInitDuty+0x7be>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003d18:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d113      	bne.n	8003d48 <scaraInitDuty+0x7b8>
					abs_position = command.sub_para_double;
 8003d20:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003d24:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.d3_start;
 8003d28:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003d2c:	4b26      	ldr	r3, [pc, #152]	; (8003dc8 <scaraInitDuty+0x838>)
 8003d2e:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003d32:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d36:	461a      	mov	r2, r3
 8003d38:	4623      	mov	r3, r4
 8003d3a:	f7fc fab5 	bl	80002a8 <__aeabi_dsub>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	460c      	mov	r4, r1
 8003d42:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003d46:	e002      	b.n	8003d4e <scaraInitDuty+0x7be>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003d48:	230c      	movs	r3, #12
 8003d4a:	f000 bdb2 	b.w	80048b2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J2, abs_position)) {
 8003d4e:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003d52:	2002      	movs	r0, #2
 8003d54:	f003 fba4 	bl	80074a0 <scaraCheckWorkSpace1>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d067      	beq.n	8003e2e <scaraInitDuty+0x89e>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003d5e:	2307      	movs	r3, #7
 8003d60:	f000 bda7 	b.w	80048b2 <scaraInitDuty+0x1322>
				}
				break;
			case 3:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003d64:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003d68:	a315      	add	r3, pc, #84	; (adr r3, 8003dc0 <scaraInitDuty+0x830>)
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	f7fc fc53 	bl	8000618 <__aeabi_dmul>
 8003d72:	4603      	mov	r3, r0
 8003d74:	460c      	mov	r4, r1
 8003d76:	4618      	mov	r0, r3
 8003d78:	4621      	mov	r1, r4
 8003d7a:	f04f 0200 	mov.w	r2, #0
 8003d7e:	4b14      	ldr	r3, [pc, #80]	; (8003dd0 <scaraInitDuty+0x840>)
 8003d80:	f7fc fd74 	bl	800086c <__aeabi_ddiv>
 8003d84:	4603      	mov	r3, r0
 8003d86:	460c      	mov	r4, r1
 8003d88:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003d8c:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d11f      	bne.n	8003dd4 <scaraInitDuty+0x844>
					abs_position = myDUTY.joint.theta4_start + command.sub_para_double;
 8003d94:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <scaraInitDuty+0x838>)
 8003d96:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8003d9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d9e:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003da2:	461a      	mov	r2, r3
 8003da4:	4623      	mov	r3, r4
 8003da6:	f7fc fa81 	bl	80002ac <__adddf3>
 8003daa:	4603      	mov	r3, r0
 8003dac:	460c      	mov	r4, r1
 8003dae:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003db2:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003db6:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003dba:	e026      	b.n	8003e0a <scaraInitDuty+0x87a>
 8003dbc:	f3af 8000 	nop.w
 8003dc0:	60000000 	.word	0x60000000
 8003dc4:	400921fb 	.word	0x400921fb
 8003dc8:	20005338 	.word	0x20005338
 8003dcc:	20005cf0 	.word	0x20005cf0
 8003dd0:	40668000 	.word	0x40668000
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003dd4:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d113      	bne.n	8003e04 <scaraInitDuty+0x874>
					abs_position = command.sub_para_double;
 8003ddc:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003de0:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta4_start;
 8003de4:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003de8:	4bb5      	ldr	r3, [pc, #724]	; (80040c0 <scaraInitDuty+0xb30>)
 8003dea:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8003dee:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003df2:	461a      	mov	r2, r3
 8003df4:	4623      	mov	r3, r4
 8003df6:	f7fc fa57 	bl	80002a8 <__aeabi_dsub>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	460c      	mov	r4, r1
 8003dfe:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003e02:	e002      	b.n	8003e0a <scaraInitDuty+0x87a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003e04:	230c      	movs	r3, #12
 8003e06:	f000 bd54 	b.w	80048b2 <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J3, abs_position)) {
 8003e0a:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003e0e:	2003      	movs	r0, #3
 8003e10:	f003 fb46 	bl	80074a0 <scaraCheckWorkSpace1>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <scaraInitDuty+0x8a2>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003e1a:	2307      	movs	r3, #7
 8003e1c:	f000 bd49 	b.w	80048b2 <scaraInitDuty+0x1322>
				}
				break;
			default:
				return SCARA_STATUS_ERROR_JOINT_NUM;
 8003e20:	230b      	movs	r3, #11
 8003e22:	f000 bd46 	b.w	80048b2 <scaraInitDuty+0x1322>
				break;
 8003e26:	bf00      	nop
 8003e28:	e004      	b.n	8003e34 <scaraInitDuty+0x8a4>
				break;
 8003e2a:	bf00      	nop
 8003e2c:	e002      	b.n	8003e34 <scaraInitDuty+0x8a4>
				break;
 8003e2e:	bf00      	nop
 8003e30:	e000      	b.n	8003e34 <scaraInitDuty+0x8a4>
				break;
 8003e32:	bf00      	nop
			}

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8003e34:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f040 80f5 	bne.w	8004028 <scaraInitDuty+0xa98>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8003e3e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d17d      	bne.n	8003f42 <scaraInitDuty+0x9b2>
					for ( uint8_t i = 0; i < 4; i++) {
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8003e4c:	e074      	b.n	8003f38 <scaraInitDuty+0x9a8>
						if ( i == command.sub_para_int) {
 8003e4e:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003e52:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d131      	bne.n	8003ebe <scaraInitDuty+0x92e>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003e5a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003e5e:	4a98      	ldr	r2, [pc, #608]	; (80040c0 <scaraInitDuty+0xb30>)
 8003e60:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003e64:	fb01 f303 	mul.w	r3, r1, r3
 8003e68:	4413      	add	r3, r2
 8003e6a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003e6e:	2200      	movs	r2, #0
 8003e70:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8003e72:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003e76:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003e7a:	4991      	ldr	r1, [pc, #580]	; (80040c0 <scaraInitDuty+0xb30>)
 8003e7c:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8003e80:	fb00 f202 	mul.w	r2, r0, r2
 8003e84:	440a      	add	r2, r1
 8003e86:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8003e8a:	e9c2 3400 	strd	r3, r4, [r2]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003e8e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003e92:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003e96:	fb02 f303 	mul.w	r3, r2, r3
 8003e9a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003e9e:	4a88      	ldr	r2, [pc, #544]	; (80040c0 <scaraInitDuty+0xb30>)
 8003ea0:	1898      	adds	r0, r3, r2
 8003ea2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003ea6:	4a87      	ldr	r2, [pc, #540]	; (80040c4 <scaraInitDuty+0xb34>)
 8003ea8:	5cd3      	ldrb	r3, [r2, r3]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	f000 ff4d 	bl	8004d50 <scaraInitLSPB>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8003ebc:	e030      	b.n	8003f20 <scaraInitDuty+0x990>
											s, DUTY_MODE_INIT_QVT);
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003ebe:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003ec2:	4a7f      	ldr	r2, [pc, #508]	; (80040c0 <scaraInitDuty+0xb30>)
 8003ec4:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003ec8:	fb01 f303 	mul.w	r3, r1, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8003ed6:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003eda:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003ede:	4978      	ldr	r1, [pc, #480]	; (80040c0 <scaraInitDuty+0xb30>)
 8003ee0:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8003ee4:	fb00 f202 	mul.w	r2, r0, r2
 8003ee8:	440a      	add	r2, r1
 8003eea:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8003eee:	e9c2 3400 	strd	r3, r4, [r2]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003ef2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003ef6:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003efa:	fb02 f303 	mul.w	r3, r2, r3
 8003efe:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003f02:	4a6f      	ldr	r2, [pc, #444]	; (80040c0 <scaraInitDuty+0xb30>)
 8003f04:	1898      	adds	r0, r3, r2
 8003f06:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f0a:	4a6e      	ldr	r2, [pc, #440]	; (80040c4 <scaraInitDuty+0xb34>)
 8003f0c:	5cd3      	ldrb	r3, [r2, r3]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	ed9f 0b69 	vldr	d0, [pc, #420]	; 80040b8 <scaraInitDuty+0xb28>
 8003f14:	4619      	mov	r1, r3
 8003f16:	f000 ff1b 	bl	8004d50 <scaraInitLSPB>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											0, DUTY_MODE_INIT_QVT);
						}
						myDUTY.time_total = command.time_total;
 8003f20:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f24:	4a66      	ldr	r2, [pc, #408]	; (80040c0 <scaraInitDuty+0xb30>)
 8003f26:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003f2a:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8003f2e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f32:	3301      	adds	r3, #1
 8003f34:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8003f38:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f3c:	2b03      	cmp	r3, #3
 8003f3e:	d986      	bls.n	8003e4e <scaraInitDuty+0x8be>
 8003f40:	e179      	b.n	8004236 <scaraInitDuty+0xca6>
					}
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003f42:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d16b      	bne.n	8004022 <scaraInitDuty+0xa92>
					for ( uint8_t i = 0; i < 4; i++) {
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8003f50:	e062      	b.n	8004018 <scaraInitDuty+0xa88>
						if ( i == command.sub_para_int) {
 8003f52:	f897 20de 	ldrb.w	r2, [r7, #222]	; 0xde
 8003f56:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d134      	bne.n	8003fc8 <scaraInitDuty+0xa38>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003f5e:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003f62:	4a57      	ldr	r2, [pc, #348]	; (80040c0 <scaraInitDuty+0xb30>)
 8003f64:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003f68:	fb01 f303 	mul.w	r3, r1, r3
 8003f6c:	4413      	add	r3, r2
 8003f6e:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003f72:	2200      	movs	r2, #0
 8003f74:	701a      	strb	r2, [r3, #0]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003f76:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003f7a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003f86:	4a4e      	ldr	r2, [pc, #312]	; (80040c0 <scaraInitDuty+0xb30>)
 8003f88:	1898      	adds	r0, r3, r2
 8003f8a:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003f8e:	4a4d      	ldr	r2, [pc, #308]	; (80040c4 <scaraInitDuty+0xb34>)
 8003f90:	5cd3      	ldrb	r3, [r2, r3]
 8003f92:	2200      	movs	r2, #0
 8003f94:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 8003f98:	4619      	mov	r1, r3
 8003f9a:	f000 fed9 	bl	8004d50 <scaraInitLSPB>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											s, DUTY_MODE_INIT_QVA);
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8003fa4:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fa8:	4a45      	ldr	r2, [pc, #276]	; (80040c0 <scaraInitDuty+0xb30>)
 8003faa:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003fae:	fb01 f303 	mul.w	r3, r1, r3
 8003fb2:	4413      	add	r3, r2
 8003fb4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8003fb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003fbc:	4a40      	ldr	r2, [pc, #256]	; (80040c0 <scaraInitDuty+0xb30>)
 8003fbe:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003fc2:	e9c2 3400 	strd	r3, r4, [r2]
 8003fc6:	e022      	b.n	800400e <scaraInitDuty+0xa7e>
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003fc8:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fcc:	4a3c      	ldr	r2, [pc, #240]	; (80040c0 <scaraInitDuty+0xb30>)
 8003fce:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003fd2:	fb01 f303 	mul.w	r3, r1, r3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003fe0:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fe4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003fe8:	fb02 f303 	mul.w	r3, r2, r3
 8003fec:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003ff0:	4a33      	ldr	r2, [pc, #204]	; (80040c0 <scaraInitDuty+0xb30>)
 8003ff2:	1898      	adds	r0, r3, r2
 8003ff4:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003ff8:	4a32      	ldr	r2, [pc, #200]	; (80040c4 <scaraInitDuty+0xb34>)
 8003ffa:	5cd3      	ldrb	r3, [r2, r3]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 80040b8 <scaraInitDuty+0xb28>
 8004002:	4619      	mov	r1, r3
 8004004:	f000 fea4 	bl	8004d50 <scaraInitLSPB>
 8004008:	4603      	mov	r3, r0
 800400a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
					for ( uint8_t i = 0; i < 4; i++) {
 800400e:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004012:	3301      	adds	r3, #1
 8004014:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8004018:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 800401c:	2b03      	cmp	r3, #3
 800401e:	d998      	bls.n	8003f52 <scaraInitDuty+0x9c2>
 8004020:	e109      	b.n	8004236 <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
						}
					}
				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004022:	2308      	movs	r3, #8
 8004024:	f000 bc45 	b.w	80048b2 <scaraInitDuty+0x1322>
				}
			// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8004028:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 800402c:	2b01      	cmp	r3, #1
 800402e:	f040 8100 	bne.w	8004232 <scaraInitDuty+0xca2>
					// Mode Init Time
					if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004032:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004036:	2b01      	cmp	r3, #1
 8004038:	f040 8089 	bne.w	800414e <scaraInitDuty+0xbbe>
						for ( uint8_t i = 0; i < 4; i++) {
 800403c:	2300      	movs	r3, #0
 800403e:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 8004042:	e07e      	b.n	8004142 <scaraInitDuty+0xbb2>
							if ( i == command.sub_para_int) {
 8004044:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 8004048:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800404c:	429a      	cmp	r2, r3
 800404e:	d13b      	bne.n	80040c8 <scaraInitDuty+0xb38>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004050:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004054:	4a1a      	ldr	r2, [pc, #104]	; (80040c0 <scaraInitDuty+0xb30>)
 8004056:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800405a:	fb01 f303 	mul.w	r3, r1, r3
 800405e:	4413      	add	r3, r2
 8004060:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004064:	2201      	movs	r2, #1
 8004066:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8004068:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 800406c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004070:	4913      	ldr	r1, [pc, #76]	; (80040c0 <scaraInitDuty+0xb30>)
 8004072:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004076:	fb00 f202 	mul.w	r2, r0, r2
 800407a:	440a      	add	r2, r1
 800407c:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004080:	e9c2 3400 	strd	r3, r4, [r2]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8004084:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004088:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800408c:	fb02 f303 	mul.w	r3, r2, r3
 8004090:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004094:	4a0a      	ldr	r2, [pc, #40]	; (80040c0 <scaraInitDuty+0xb30>)
 8004096:	1898      	adds	r0, r3, r2
 8004098:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800409c:	4a09      	ldr	r2, [pc, #36]	; (80040c4 <scaraInitDuty+0xb34>)
 800409e:	5cd3      	ldrb	r3, [r2, r3]
 80040a0:	2201      	movs	r2, #1
 80040a2:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80040a6:	4619      	mov	r1, r3
 80040a8:	f001 f9f6 	bl	8005498 <scaraInitScurve>
 80040ac:	4603      	mov	r3, r0
 80040ae:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80040b2:	e03a      	b.n	800412a <scaraInitDuty+0xb9a>
 80040b4:	f3af 8000 	nop.w
	...
 80040c0:	20005338 	.word	0x20005338
 80040c4:	20000c7c 	.word	0x20000c7c
											joint_taget[i],
											s, DUTY_MODE_INIT_QVT);
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80040c8:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 80040cc:	4aa4      	ldr	r2, [pc, #656]	; (8004360 <scaraInitDuty+0xdd0>)
 80040ce:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80040d2:	fb01 f303 	mul.w	r3, r1, r3
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80040dc:	2201      	movs	r2, #1
 80040de:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 80040e0:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 80040e4:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80040e8:	499d      	ldr	r1, [pc, #628]	; (8004360 <scaraInitDuty+0xdd0>)
 80040ea:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80040ee:	fb00 f202 	mul.w	r2, r0, r2
 80040f2:	440a      	add	r2, r1
 80040f4:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 80040f8:	e9c2 3400 	strd	r3, r4, [r2]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80040fc:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004100:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004104:	fb02 f303 	mul.w	r3, r2, r3
 8004108:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800410c:	4a94      	ldr	r2, [pc, #592]	; (8004360 <scaraInitDuty+0xdd0>)
 800410e:	1898      	adds	r0, r3, r2
 8004110:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004114:	4a93      	ldr	r2, [pc, #588]	; (8004364 <scaraInitDuty+0xdd4>)
 8004116:	5cd3      	ldrb	r3, [r2, r3]
 8004118:	2201      	movs	r2, #1
 800411a:	ed9f 0b8d 	vldr	d0, [pc, #564]	; 8004350 <scaraInitDuty+0xdc0>
 800411e:	4619      	mov	r1, r3
 8004120:	f001 f9ba 	bl	8005498 <scaraInitScurve>
 8004124:	4603      	mov	r3, r0
 8004126:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											joint_taget[i],
											0, DUTY_MODE_INIT_QVT);
							}
							myDUTY.time_total = command.time_total;
 800412a:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800412e:	4a8c      	ldr	r2, [pc, #560]	; (8004360 <scaraInitDuty+0xdd0>)
 8004130:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004134:	e9c2 3400 	strd	r3, r4, [r2]
						for ( uint8_t i = 0; i < 4; i++) {
 8004138:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800413c:	3301      	adds	r3, #1
 800413e:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 8004142:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004146:	2b03      	cmp	r3, #3
 8004148:	f67f af7c 	bls.w	8004044 <scaraInitDuty+0xab4>
 800414c:	e073      	b.n	8004236 <scaraInitDuty+0xca6>
						}
					// Mode Init Acc
					} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800414e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004152:	2b00      	cmp	r3, #0
 8004154:	d16b      	bne.n	800422e <scaraInitDuty+0xc9e>
						for ( uint8_t i = 0; i < 4; i++) {
 8004156:	2300      	movs	r3, #0
 8004158:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 800415c:	e062      	b.n	8004224 <scaraInitDuty+0xc94>
							if ( i == command.sub_para_int) {
 800415e:	f897 20dc 	ldrb.w	r2, [r7, #220]	; 0xdc
 8004162:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004166:	429a      	cmp	r2, r3
 8004168:	d134      	bne.n	80041d4 <scaraInitDuty+0xc44>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800416a:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 800416e:	4a7c      	ldr	r2, [pc, #496]	; (8004360 <scaraInitDuty+0xdd0>)
 8004170:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004174:	fb01 f303 	mul.w	r3, r1, r3
 8004178:	4413      	add	r3, r2
 800417a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800417e:	2201      	movs	r2, #1
 8004180:	701a      	strb	r2, [r3, #0]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8004182:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004186:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800418a:	fb02 f303 	mul.w	r3, r2, r3
 800418e:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004192:	4a73      	ldr	r2, [pc, #460]	; (8004360 <scaraInitDuty+0xdd0>)
 8004194:	1898      	adds	r0, r3, r2
 8004196:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 800419a:	4a72      	ldr	r2, [pc, #456]	; (8004364 <scaraInitDuty+0xdd4>)
 800419c:	5cd3      	ldrb	r3, [r2, r3]
 800419e:	2200      	movs	r2, #0
 80041a0:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80041a4:	4619      	mov	r1, r3
 80041a6:	f001 f977 	bl	8005498 <scaraInitScurve>
 80041aa:	4603      	mov	r3, r0
 80041ac:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											joint_taget[i],
											s, DUTY_MODE_INIT_QVA);
								myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 80041b0:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041b4:	4a6a      	ldr	r2, [pc, #424]	; (8004360 <scaraInitDuty+0xdd0>)
 80041b6:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80041ba:	fb01 f303 	mul.w	r3, r1, r3
 80041be:	4413      	add	r3, r2
 80041c0:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80041c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80041c8:	4a65      	ldr	r2, [pc, #404]	; (8004360 <scaraInitDuty+0xdd0>)
 80041ca:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80041ce:	e9c2 3400 	strd	r3, r4, [r2]
 80041d2:	e022      	b.n	800421a <scaraInitDuty+0xc8a>
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80041d4:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041d8:	4a61      	ldr	r2, [pc, #388]	; (8004360 <scaraInitDuty+0xdd0>)
 80041da:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80041de:	fb01 f303 	mul.w	r3, r1, r3
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80041e8:	2201      	movs	r2, #1
 80041ea:	701a      	strb	r2, [r3, #0]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80041ec:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041f0:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80041f4:	fb02 f303 	mul.w	r3, r2, r3
 80041f8:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80041fc:	4a58      	ldr	r2, [pc, #352]	; (8004360 <scaraInitDuty+0xdd0>)
 80041fe:	1898      	adds	r0, r3, r2
 8004200:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004204:	4a57      	ldr	r2, [pc, #348]	; (8004364 <scaraInitDuty+0xdd4>)
 8004206:	5cd3      	ldrb	r3, [r2, r3]
 8004208:	2200      	movs	r2, #0
 800420a:	ed9f 0b51 	vldr	d0, [pc, #324]	; 8004350 <scaraInitDuty+0xdc0>
 800420e:	4619      	mov	r1, r3
 8004210:	f001 f942 	bl	8005498 <scaraInitScurve>
 8004214:	4603      	mov	r3, r0
 8004216:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						for ( uint8_t i = 0; i < 4; i++) {
 800421a:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 800421e:	3301      	adds	r3, #1
 8004220:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 8004224:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004228:	2b03      	cmp	r3, #3
 800422a:	d998      	bls.n	800415e <scaraInitDuty+0xbce>
 800422c:	e003      	b.n	8004236 <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
							}
						}

					} else {
						return SCARA_STATUS_ERROR_MODE_INIT;
 800422e:	2308      	movs	r3, #8
 8004230:	e33f      	b.n	80048b2 <scaraInitDuty+0x1322>
					}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8004232:	2305      	movs	r3, #5
 8004234:	e33d      	b.n	80048b2 <scaraInitDuty+0x1322>
			}
		// Check Init Status
			if ( SCARA_STATUS_OK != status1) {
 8004236:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800423a:	2b00      	cmp	r3, #0
 800423c:	d002      	beq.n	8004244 <scaraInitDuty+0xcb4>
				return status1;
 800423e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8004242:	e336      	b.n	80048b2 <scaraInitDuty+0x1322>
			}
			if ( SCARA_STATUS_OK != status2) {
 8004244:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 8313 	beq.w	8004874 <scaraInitDuty+0x12e4>
				return status2;
 800424e:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004252:	e32e      	b.n	80048b2 <scaraInitDuty+0x1322>
			}

		//----Joint Quadra
		} else if 	( DUTY_JOINT_4DOF == command.joint_type) {
 8004254:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8004258:	2b01      	cmp	r3, #1
 800425a:	f040 8307 	bne.w	800486c <scaraInitDuty+0x12dc>
			SCARA_PositionTypeDef	target_point;
			// Change Degree --> Radian
			command.target_point.roll = command.target_point.roll*PI/180.0;
 800425e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8004262:	a33d      	add	r3, pc, #244	; (adr r3, 8004358 <scaraInitDuty+0xdc8>)
 8004264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004268:	f7fc f9d6 	bl	8000618 <__aeabi_dmul>
 800426c:	4603      	mov	r3, r0
 800426e:	460c      	mov	r4, r1
 8004270:	4618      	mov	r0, r3
 8004272:	4621      	mov	r1, r4
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	4b3b      	ldr	r3, [pc, #236]	; (8004368 <scaraInitDuty+0xdd8>)
 800427a:	f7fc faf7 	bl	800086c <__aeabi_ddiv>
 800427e:	4603      	mov	r3, r0
 8004280:	460c      	mov	r4, r1
 8004282:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
			// Coordinate
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8004286:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800428a:	2b01      	cmp	r3, #1
 800428c:	d134      	bne.n	80042f8 <scaraInitDuty+0xd68>
				target_point.x 		= positionCurrent.x + command.target_point.x;
 800428e:	4b37      	ldr	r3, [pc, #220]	; (800436c <scaraInitDuty+0xddc>)
 8004290:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8004294:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8004298:	461a      	mov	r2, r3
 800429a:	4623      	mov	r3, r4
 800429c:	f7fc f806 	bl	80002ac <__adddf3>
 80042a0:	4603      	mov	r3, r0
 80042a2:	460c      	mov	r4, r1
 80042a4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= positionCurrent.y + command.target_point.y;
 80042a8:	4b30      	ldr	r3, [pc, #192]	; (800436c <scaraInitDuty+0xddc>)
 80042aa:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80042ae:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 80042b2:	461a      	mov	r2, r3
 80042b4:	4623      	mov	r3, r4
 80042b6:	f7fb fff9 	bl	80002ac <__adddf3>
 80042ba:	4603      	mov	r3, r0
 80042bc:	460c      	mov	r4, r1
 80042be:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= positionCurrent.z + command.target_point.z;
 80042c2:	4b2a      	ldr	r3, [pc, #168]	; (800436c <scaraInitDuty+0xddc>)
 80042c4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80042c8:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 80042cc:	461a      	mov	r2, r3
 80042ce:	4623      	mov	r3, r4
 80042d0:	f7fb ffec 	bl	80002ac <__adddf3>
 80042d4:	4603      	mov	r3, r0
 80042d6:	460c      	mov	r4, r1
 80042d8:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= positionCurrent.roll + command.target_point.roll;
 80042dc:	4b23      	ldr	r3, [pc, #140]	; (800436c <scaraInitDuty+0xddc>)
 80042de:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80042e2:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 80042e6:	461a      	mov	r2, r3
 80042e8:	4623      	mov	r3, r4
 80042ea:	f7fb ffdf 	bl	80002ac <__adddf3>
 80042ee:	4603      	mov	r3, r0
 80042f0:	460c      	mov	r4, r1
 80042f2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 80042f6:	e016      	b.n	8004326 <scaraInitDuty+0xd96>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80042f8:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d110      	bne.n	8004322 <scaraInitDuty+0xd92>
				target_point.x 		= command.target_point.x;
 8004300:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8004304:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= command.target_point.y;
 8004308:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 800430c:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= command.target_point.z;
 8004310:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 8004314:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= command.target_point.roll;
 8004318:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 800431c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8004320:	e001      	b.n	8004326 <scaraInitDuty+0xd96>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 8004322:	230c      	movs	r3, #12
 8004324:	e2c5      	b.n	80048b2 <scaraInitDuty+0x1322>
			}

			if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 8004326:	4c11      	ldr	r4, [pc, #68]	; (800436c <scaraInitDuty+0xddc>)
 8004328:	f107 0568 	add.w	r5, r7, #104	; 0x68
 800432c:	4668      	mov	r0, sp
 800432e:	f104 0308 	add.w	r3, r4, #8
 8004332:	2260      	movs	r2, #96	; 0x60
 8004334:	4619      	mov	r1, r3
 8004336:	f00e fa33 	bl	80127a0 <memcpy>
 800433a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800433e:	4628      	mov	r0, r5
 8004340:	f7fe fd7e 	bl	8002e40 <kinematicInverse>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d112      	bne.n	8004370 <scaraInitDuty+0xde0>
				return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 800434a:	2307      	movs	r3, #7
 800434c:	e2b1      	b.n	80048b2 <scaraInitDuty+0x1322>
 800434e:	bf00      	nop
	...
 8004358:	60000000 	.word	0x60000000
 800435c:	400921fb 	.word	0x400921fb
 8004360:	20005338 	.word	0x20005338
 8004364:	20000c7c 	.word	0x20000c7c
 8004368:	40668000 	.word	0x40668000
 800436c:	20005cf0 	.word	0x20005cf0
			}
			// Trajectory 4 profile
			double q[4];
			q[0] = target_point.Theta1 - positionCurrent.Theta1;
 8004370:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004374:	4bb0      	ldr	r3, [pc, #704]	; (8004638 <scaraInitDuty+0x10a8>)
 8004376:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 800437a:	461a      	mov	r2, r3
 800437c:	4623      	mov	r3, r4
 800437e:	f7fb ff93 	bl	80002a8 <__aeabi_dsub>
 8004382:	4603      	mov	r3, r0
 8004384:	460c      	mov	r4, r1
 8004386:	463a      	mov	r2, r7
 8004388:	e9c2 3400 	strd	r3, r4, [r2]
			q[1] = target_point.Theta2 - positionCurrent.Theta2;
 800438c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004390:	4ba9      	ldr	r3, [pc, #676]	; (8004638 <scaraInitDuty+0x10a8>)
 8004392:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004396:	461a      	mov	r2, r3
 8004398:	4623      	mov	r3, r4
 800439a:	f7fb ff85 	bl	80002a8 <__aeabi_dsub>
 800439e:	4603      	mov	r3, r0
 80043a0:	460c      	mov	r4, r1
 80043a2:	463a      	mov	r2, r7
 80043a4:	e9c2 3402 	strd	r3, r4, [r2, #8]
			q[2] = target_point.D3 	   - positionCurrent.D3;
 80043a8:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80043ac:	4ba2      	ldr	r3, [pc, #648]	; (8004638 <scaraInitDuty+0x10a8>)
 80043ae:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 80043b2:	461a      	mov	r2, r3
 80043b4:	4623      	mov	r3, r4
 80043b6:	f7fb ff77 	bl	80002a8 <__aeabi_dsub>
 80043ba:	4603      	mov	r3, r0
 80043bc:	460c      	mov	r4, r1
 80043be:	463a      	mov	r2, r7
 80043c0:	e9c2 3404 	strd	r3, r4, [r2, #16]
			q[3] = target_point.Theta4 - positionCurrent.Theta4;
 80043c4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80043c8:	4b9b      	ldr	r3, [pc, #620]	; (8004638 <scaraInitDuty+0x10a8>)
 80043ca:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80043ce:	461a      	mov	r2, r3
 80043d0:	4623      	mov	r3, r4
 80043d2:	f7fb ff69 	bl	80002a8 <__aeabi_dsub>
 80043d6:	4603      	mov	r3, r0
 80043d8:	460c      	mov	r4, r1
 80043da:	463a      	mov	r2, r7
 80043dc:	e9c2 3406 	strd	r3, r4, [r2, #24]

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 80043e0:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f040 811a 	bne.w	800461e <scaraInitDuty+0x108e>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80043ea:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d14d      	bne.n	800448e <scaraInitDuty+0xefe>
					for ( uint8_t i = 0; i < 4; i++) {
 80043f2:	2300      	movs	r3, #0
 80043f4:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 80043f8:	e03d      	b.n	8004476 <scaraInitDuty+0xee6>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80043fa:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 80043fe:	4a8f      	ldr	r2, [pc, #572]	; (800463c <scaraInitDuty+0x10ac>)
 8004400:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004404:	fb01 f303 	mul.w	r3, r1, r3
 8004408:	4413      	add	r3, r2
 800440a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800440e:	2200      	movs	r2, #0
 8004410:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8004412:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
 8004416:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800441a:	4988      	ldr	r1, [pc, #544]	; (800463c <scaraInitDuty+0x10ac>)
 800441c:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004420:	fb00 f202 	mul.w	r2, r0, r2
 8004424:	440a      	add	r2, r1
 8004426:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 800442a:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 800442e:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004432:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004436:	fb02 f303 	mul.w	r3, r2, r3
 800443a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 800443e:	4a7f      	ldr	r2, [pc, #508]	; (800463c <scaraInitDuty+0x10ac>)
 8004440:	1898      	adds	r0, r3, r2
 8004442:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004446:	4a7e      	ldr	r2, [pc, #504]	; (8004640 <scaraInitDuty+0x10b0>)
 8004448:	5cd1      	ldrb	r1, [r2, r3]
 800444a:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800444e:	463a      	mov	r2, r7
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	4413      	add	r3, r2
 8004454:	ed93 7b00 	vldr	d7, [r3]
 8004458:	2201      	movs	r2, #1
 800445a:	eeb0 0a47 	vmov.f32	s0, s14
 800445e:	eef0 0a67 	vmov.f32	s1, s15
 8004462:	f000 fc75 	bl	8004d50 <scaraInitLSPB>
 8004466:	4603      	mov	r3, r0
 8004468:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 800446c:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004470:	3301      	adds	r3, #1
 8004472:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8004476:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800447a:	2b03      	cmp	r3, #3
 800447c:	d9bd      	bls.n	80043fa <scaraInitDuty+0xe6a>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 800447e:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004482:	4a6e      	ldr	r2, [pc, #440]	; (800463c <scaraInitDuty+0x10ac>)
 8004484:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004488:	e9c2 3400 	strd	r3, r4, [r2]
 800448c:	e1f2      	b.n	8004874 <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800448e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004492:	2b00      	cmp	r3, #0
 8004494:	f040 80c1 	bne.w	800461a <scaraInitDuty+0x108a>
					for ( uint8_t i = 0; i < 4; i++) {
 8004498:	2300      	movs	r3, #0
 800449a:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 800449e:	e02f      	b.n	8004500 <scaraInitDuty+0xf70>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80044a0:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044a4:	4a65      	ldr	r2, [pc, #404]	; (800463c <scaraInitDuty+0x10ac>)
 80044a6:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	4413      	add	r3, r2
 80044b0:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80044b8:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044bc:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80044c0:	fb02 f303 	mul.w	r3, r2, r3
 80044c4:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 80044c8:	4a5c      	ldr	r2, [pc, #368]	; (800463c <scaraInitDuty+0x10ac>)
 80044ca:	1898      	adds	r0, r3, r2
 80044cc:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044d0:	4a5b      	ldr	r2, [pc, #364]	; (8004640 <scaraInitDuty+0x10b0>)
 80044d2:	5cd1      	ldrb	r1, [r2, r3]
 80044d4:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044d8:	463a      	mov	r2, r7
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	4413      	add	r3, r2
 80044de:	ed93 7b00 	vldr	d7, [r3]
 80044e2:	2200      	movs	r2, #0
 80044e4:	eeb0 0a47 	vmov.f32	s0, s14
 80044e8:	eef0 0a67 	vmov.f32	s1, s15
 80044ec:	f000 fc30 	bl	8004d50 <scaraInitLSPB>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 80044f6:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044fa:	3301      	adds	r3, #1
 80044fc:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 8004500:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004504:	2b03      	cmp	r3, #3
 8004506:	d9cb      	bls.n	80044a0 <scaraInitDuty+0xf10>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 8004508:	4b4c      	ldr	r3, [pc, #304]	; (800463c <scaraInitDuty+0x10ac>)
 800450a:	f603 1248 	addw	r2, r3, #2376	; 0x948
 800450e:	f04f 0300 	mov.w	r3, #0
 8004512:	f04f 0400 	mov.w	r4, #0
 8004516:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 800451a:	2300      	movs	r3, #0
 800451c:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 8004520:	e02d      	b.n	800457e <scaraInitDuty+0xfee>
						if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 8004522:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004526:	4a45      	ldr	r2, [pc, #276]	; (800463c <scaraInitDuty+0x10ac>)
 8004528:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800452c:	fb01 f303 	mul.w	r3, r1, r3
 8004530:	4413      	add	r3, r2
 8004532:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8004536:	e9d3 0100 	ldrd	r0, r1, [r3]
 800453a:	4b40      	ldr	r3, [pc, #256]	; (800463c <scaraInitDuty+0x10ac>)
 800453c:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004540:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004544:	461a      	mov	r2, r3
 8004546:	4623      	mov	r3, r4
 8004548:	f7fc faf6 	bl	8000b38 <__aeabi_dcmpgt>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d010      	beq.n	8004574 <scaraInitDuty+0xfe4>
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8004552:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004556:	4a39      	ldr	r2, [pc, #228]	; (800463c <scaraInitDuty+0x10ac>)
 8004558:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800455c:	fb01 f303 	mul.w	r3, r1, r3
 8004560:	4413      	add	r3, r2
 8004562:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8004566:	e9d3 3400 	ldrd	r3, r4, [r3]
 800456a:	4a34      	ldr	r2, [pc, #208]	; (800463c <scaraInitDuty+0x10ac>)
 800456c:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004570:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004574:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004578:	3301      	adds	r3, #1
 800457a:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 800457e:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 8004582:	2b03      	cmp	r3, #3
 8004584:	d9cd      	bls.n	8004522 <scaraInitDuty+0xf92>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8004586:	2300      	movs	r3, #0
 8004588:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 800458c:	e040      	b.n	8004610 <scaraInitDuty+0x1080>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 800458e:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004592:	4a2a      	ldr	r2, [pc, #168]	; (800463c <scaraInitDuty+0x10ac>)
 8004594:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004598:	fb01 f303 	mul.w	r3, r1, r3
 800459c:	4413      	add	r3, r2
 800459e:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 80045a6:	f897 20d8 	ldrb.w	r2, [r7, #216]	; 0xd8
 80045aa:	4b24      	ldr	r3, [pc, #144]	; (800463c <scaraInitDuty+0x10ac>)
 80045ac:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80045b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80045b4:	4921      	ldr	r1, [pc, #132]	; (800463c <scaraInitDuty+0x10ac>)
 80045b6:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80045ba:	fb00 f202 	mul.w	r2, r0, r2
 80045be:	440a      	add	r2, r1
 80045c0:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 80045c4:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80045c8:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 80045cc:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80045d0:	fb02 f303 	mul.w	r3, r2, r3
 80045d4:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 80045d8:	4a18      	ldr	r2, [pc, #96]	; (800463c <scaraInitDuty+0x10ac>)
 80045da:	1898      	adds	r0, r3, r2
 80045dc:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 80045e0:	4a17      	ldr	r2, [pc, #92]	; (8004640 <scaraInitDuty+0x10b0>)
 80045e2:	5cd1      	ldrb	r1, [r2, r3]
 80045e4:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 80045e8:	463a      	mov	r2, r7
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	ed93 7b00 	vldr	d7, [r3]
 80045f2:	2201      	movs	r2, #1
 80045f4:	eeb0 0a47 	vmov.f32	s0, s14
 80045f8:	eef0 0a67 	vmov.f32	s1, s15
 80045fc:	f000 fba8 	bl	8004d50 <scaraInitLSPB>
 8004600:	4603      	mov	r3, r0
 8004602:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004606:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 800460a:	3301      	adds	r3, #1
 800460c:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8004610:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004614:	2b03      	cmp	r3, #3
 8004616:	d9ba      	bls.n	800458e <scaraInitDuty+0xffe>
 8004618:	e12c      	b.n	8004874 <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 800461a:	2308      	movs	r3, #8
 800461c:	e149      	b.n	80048b2 <scaraInitDuty+0x1322>
				}
				// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 800461e:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8004622:	2b01      	cmp	r3, #1
 8004624:	f040 8120 	bne.w	8004868 <scaraInitDuty+0x12d8>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004628:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800462c:	2b01      	cmp	r3, #1
 800462e:	d153      	bne.n	80046d8 <scaraInitDuty+0x1148>
					for ( uint8_t i = 0; i < 4; i++) {
 8004630:	2300      	movs	r3, #0
 8004632:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004636:	e043      	b.n	80046c0 <scaraInitDuty+0x1130>
 8004638:	20005cf0 	.word	0x20005cf0
 800463c:	20005338 	.word	0x20005338
 8004640:	20000c7c 	.word	0x20000c7c
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004644:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004648:	4a9e      	ldr	r2, [pc, #632]	; (80048c4 <scaraInitDuty+0x1334>)
 800464a:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	4413      	add	r3, r2
 8004654:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004658:	2201      	movs	r2, #1
 800465a:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 800465c:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
 8004660:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004664:	4997      	ldr	r1, [pc, #604]	; (80048c4 <scaraInitDuty+0x1334>)
 8004666:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800466a:	fb00 f202 	mul.w	r2, r0, r2
 800466e:	440a      	add	r2, r1
 8004670:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004674:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004678:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 800467c:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004680:	fb02 f303 	mul.w	r3, r2, r3
 8004684:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004688:	4a8e      	ldr	r2, [pc, #568]	; (80048c4 <scaraInitDuty+0x1334>)
 800468a:	1898      	adds	r0, r3, r2
 800468c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004690:	4a8d      	ldr	r2, [pc, #564]	; (80048c8 <scaraInitDuty+0x1338>)
 8004692:	5cd1      	ldrb	r1, [r2, r3]
 8004694:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004698:	463a      	mov	r2, r7
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	4413      	add	r3, r2
 800469e:	ed93 7b00 	vldr	d7, [r3]
 80046a2:	2201      	movs	r2, #1
 80046a4:	eeb0 0a47 	vmov.f32	s0, s14
 80046a8:	eef0 0a67 	vmov.f32	s1, s15
 80046ac:	f000 fef4 	bl	8005498 <scaraInitScurve>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 80046b6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046ba:	3301      	adds	r3, #1
 80046bc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80046c0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d9bd      	bls.n	8004644 <scaraInitDuty+0x10b4>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 80046c8:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80046cc:	4a7d      	ldr	r2, [pc, #500]	; (80048c4 <scaraInitDuty+0x1334>)
 80046ce:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80046d2:	e9c2 3400 	strd	r3, r4, [r2]
 80046d6:	e0cd      	b.n	8004874 <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 80046d8:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f040 80c1 	bne.w	8004864 <scaraInitDuty+0x12d4>
					for ( uint8_t i = 0; i < 4; i++) {
 80046e2:	2300      	movs	r3, #0
 80046e4:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 80046e8:	e02f      	b.n	800474a <scaraInitDuty+0x11ba>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80046ea:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 80046ee:	4a75      	ldr	r2, [pc, #468]	; (80048c4 <scaraInitDuty+0x1334>)
 80046f0:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80046f4:	fb01 f303 	mul.w	r3, r1, r3
 80046f8:	4413      	add	r3, r2
 80046fa:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80046fe:	2201      	movs	r2, #1
 8004700:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004702:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004706:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800470a:	fb02 f303 	mul.w	r3, r2, r3
 800470e:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004712:	4a6c      	ldr	r2, [pc, #432]	; (80048c4 <scaraInitDuty+0x1334>)
 8004714:	1898      	adds	r0, r3, r2
 8004716:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800471a:	4a6b      	ldr	r2, [pc, #428]	; (80048c8 <scaraInitDuty+0x1338>)
 800471c:	5cd1      	ldrb	r1, [r2, r3]
 800471e:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004722:	463a      	mov	r2, r7
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	4413      	add	r3, r2
 8004728:	ed93 7b00 	vldr	d7, [r3]
 800472c:	2200      	movs	r2, #0
 800472e:	eeb0 0a47 	vmov.f32	s0, s14
 8004732:	eef0 0a67 	vmov.f32	s1, s15
 8004736:	f000 feaf 	bl	8005498 <scaraInitScurve>
 800473a:	4603      	mov	r3, r0
 800473c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004740:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004744:	3301      	adds	r3, #1
 8004746:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 800474a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800474e:	2b03      	cmp	r3, #3
 8004750:	d9cb      	bls.n	80046ea <scaraInitDuty+0x115a>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 8004752:	4b5c      	ldr	r3, [pc, #368]	; (80048c4 <scaraInitDuty+0x1334>)
 8004754:	f603 1248 	addw	r2, r3, #2376	; 0x948
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	f04f 0400 	mov.w	r4, #0
 8004760:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004764:	2300      	movs	r3, #0
 8004766:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 800476a:	e02d      	b.n	80047c8 <scaraInitDuty+0x1238>
						if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 800476c:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004770:	4a54      	ldr	r2, [pc, #336]	; (80048c4 <scaraInitDuty+0x1334>)
 8004772:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004776:	fb01 f303 	mul.w	r3, r1, r3
 800477a:	4413      	add	r3, r2
 800477c:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8004780:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004784:	4b4f      	ldr	r3, [pc, #316]	; (80048c4 <scaraInitDuty+0x1334>)
 8004786:	f603 1348 	addw	r3, r3, #2376	; 0x948
 800478a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800478e:	461a      	mov	r2, r3
 8004790:	4623      	mov	r3, r4
 8004792:	f7fc f9d1 	bl	8000b38 <__aeabi_dcmpgt>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d010      	beq.n	80047be <scaraInitDuty+0x122e>
							myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 800479c:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047a0:	4a48      	ldr	r2, [pc, #288]	; (80048c4 <scaraInitDuty+0x1334>)
 80047a2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80047a6:	fb01 f303 	mul.w	r3, r1, r3
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80047b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80047b4:	4a43      	ldr	r2, [pc, #268]	; (80048c4 <scaraInitDuty+0x1334>)
 80047b6:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80047ba:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 80047be:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047c2:	3301      	adds	r3, #1
 80047c4:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 80047c8:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047cc:	2b03      	cmp	r3, #3
 80047ce:	d9cd      	bls.n	800476c <scaraInitDuty+0x11dc>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 80047d0:	2300      	movs	r3, #0
 80047d2:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 80047d6:	e040      	b.n	800485a <scaraInitDuty+0x12ca>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80047d8:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80047dc:	4a39      	ldr	r2, [pc, #228]	; (80048c4 <scaraInitDuty+0x1334>)
 80047de:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80047e2:	fb01 f303 	mul.w	r3, r1, r3
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 80047f0:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 80047f4:	4b33      	ldr	r3, [pc, #204]	; (80048c4 <scaraInitDuty+0x1334>)
 80047f6:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80047fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80047fe:	4931      	ldr	r1, [pc, #196]	; (80048c4 <scaraInitDuty+0x1334>)
 8004800:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004804:	fb00 f202 	mul.w	r2, r0, r2
 8004808:	440a      	add	r2, r1
 800480a:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 800480e:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8004812:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004816:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004822:	4a28      	ldr	r2, [pc, #160]	; (80048c4 <scaraInitDuty+0x1334>)
 8004824:	1898      	adds	r0, r3, r2
 8004826:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800482a:	4a27      	ldr	r2, [pc, #156]	; (80048c8 <scaraInitDuty+0x1338>)
 800482c:	5cd1      	ldrb	r1, [r2, r3]
 800482e:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004832:	463a      	mov	r2, r7
 8004834:	00db      	lsls	r3, r3, #3
 8004836:	4413      	add	r3, r2
 8004838:	ed93 7b00 	vldr	d7, [r3]
 800483c:	2201      	movs	r2, #1
 800483e:	eeb0 0a47 	vmov.f32	s0, s14
 8004842:	eef0 0a67 	vmov.f32	s1, s15
 8004846:	f000 fe27 	bl	8005498 <scaraInitScurve>
 800484a:	4603      	mov	r3, r0
 800484c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004850:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004854:	3301      	adds	r3, #1
 8004856:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 800485a:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800485e:	2b03      	cmp	r3, #3
 8004860:	d9ba      	bls.n	80047d8 <scaraInitDuty+0x1248>
 8004862:	e007      	b.n	8004874 <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004864:	2308      	movs	r3, #8
 8004866:	e024      	b.n	80048b2 <scaraInitDuty+0x1322>
				}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 8004868:	2305      	movs	r3, #5
 800486a:	e022      	b.n	80048b2 <scaraInitDuty+0x1322>
			}

		} else {
			return SCARA_STATUS_ERROR_JOINT;
 800486c:	2304      	movs	r3, #4
 800486e:	e020      	b.n	80048b2 <scaraInitDuty+0x1322>
		}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8004870:	2302      	movs	r3, #2
 8004872:	e01e      	b.n	80048b2 <scaraInitDuty+0x1322>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 8004874:	4a15      	ldr	r2, [pc, #84]	; (80048cc <scaraInitDuty+0x133c>)
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	f04f 0400 	mov.w	r4, #0
 800487e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionCurrent.total_time = myDUTY.time_total;
 8004882:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <scaraInitDuty+0x1334>)
 8004884:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004888:	e9d3 3400 	ldrd	r3, r4, [r3]
 800488c:	4a0f      	ldr	r2, [pc, #60]	; (80048cc <scaraInitDuty+0x133c>)
 800488e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	positionNext.t = 0;
 8004892:	4a0f      	ldr	r2, [pc, #60]	; (80048d0 <scaraInitDuty+0x1340>)
 8004894:	f04f 0300 	mov.w	r3, #0
 8004898:	f04f 0400 	mov.w	r4, #0
 800489c:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionNext.total_time = myDUTY.time_total;
 80048a0:	4b08      	ldr	r3, [pc, #32]	; (80048c4 <scaraInitDuty+0x1334>)
 80048a2:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80048a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048aa:	4a09      	ldr	r2, [pc, #36]	; (80048d0 <scaraInitDuty+0x1340>)
 80048ac:	e9c2 3408 	strd	r3, r4, [r2, #32]
	return SCARA_STATUS_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80048b8:	46bd      	mov	sp, r7
 80048ba:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80048be:	b004      	add	sp, #16
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	20005338 	.word	0x20005338
 80048c8:	20000c7c 	.word	0x20000c7c
 80048cc:	20005cf0 	.word	0x20005cf0
 80048d0:	20005d58 	.word	0x20005d58

080048d4 <scaraInitLine>:

SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 80048d4:	b082      	sub	sp, #8
 80048d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048d8:	b09b      	sub	sp, #108	; 0x6c
 80048da:	af18      	add	r7, sp, #96	; 0x60
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	f107 0120 	add.w	r1, r7, #32
 80048e2:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 80048e6:	f107 0488 	add.w	r4, r7, #136	; 0x88
 80048ea:	4668      	mov	r0, sp
 80048ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048f0:	2260      	movs	r2, #96	; 0x60
 80048f2:	4619      	mov	r1, r3
 80048f4:	f00d ff54 	bl	80127a0 <memcpy>
 80048f8:	f107 0320 	add.w	r3, r7, #32
 80048fc:	cb0c      	ldmia	r3, {r2, r3}
 80048fe:	4620      	mov	r0, r4
 8004900:	f7fe fa9e 	bl	8002e40 <kinematicInverse>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800490a:	2307      	movs	r3, #7
 800490c:	e09e      	b.n	8004a4c <scaraInitLine+0x178>
	}
	// Init line params
	line->x1 = end.x;
 800490e:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	e9c2 3402 	strd	r3, r4, [r2, #8]
	line->y1 = end.y;
 8004918:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	line->z1 = end.z;
 8004922:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	line->x0 = start.x;
 800492c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	e9c2 3400 	strd	r3, r4, [r2]
	line->y0 = start.y;
 8004936:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	line->z0 = start.z;
 8004940:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	e9c2 3408 	strd	r3, r4, [r2, #32]
	line->denta_x = end.x  -  start.x;
 800494a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800494e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004952:	461a      	mov	r2, r3
 8004954:	4623      	mov	r3, r4
 8004956:	f7fb fca7 	bl	80002a8 <__aeabi_dsub>
 800495a:	4603      	mov	r3, r0
 800495c:	460c      	mov	r4, r1
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 8004964:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004968:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800496c:	461a      	mov	r2, r3
 800496e:	4623      	mov	r3, r4
 8004970:	f7fb fc9a 	bl	80002a8 <__aeabi_dsub>
 8004974:	4603      	mov	r3, r0
 8004976:	460c      	mov	r4, r1
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 800497e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8004982:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8004986:	461a      	mov	r2, r3
 8004988:	4623      	mov	r3, r4
 800498a:	f7fb fc8d 	bl	80002a8 <__aeabi_dsub>
 800498e:	4603      	mov	r3, r0
 8004990:	460c      	mov	r4, r1
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80049a4:	461a      	mov	r2, r3
 80049a6:	4623      	mov	r3, r4
 80049a8:	f7fb fe36 	bl	8000618 <__aeabi_dmul>
 80049ac:	4603      	mov	r3, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	461d      	mov	r5, r3
 80049b2:	4626      	mov	r6, r4
			       +(line->denta_y)*(line->denta_y)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80049c0:	461a      	mov	r2, r3
 80049c2:	4623      	mov	r3, r4
 80049c4:	f7fb fe28 	bl	8000618 <__aeabi_dmul>
 80049c8:	4603      	mov	r3, r0
 80049ca:	460c      	mov	r4, r1
 80049cc:	461a      	mov	r2, r3
 80049ce:	4623      	mov	r3, r4
 80049d0:	4628      	mov	r0, r5
 80049d2:	4631      	mov	r1, r6
 80049d4:	f7fb fc6a 	bl	80002ac <__adddf3>
 80049d8:	4603      	mov	r3, r0
 80049da:	460c      	mov	r4, r1
 80049dc:	461d      	mov	r5, r3
 80049de:	4626      	mov	r6, r4
				   +(line->denta_z)*(line->denta_z));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 80049ec:	461a      	mov	r2, r3
 80049ee:	4623      	mov	r3, r4
 80049f0:	f7fb fe12 	bl	8000618 <__aeabi_dmul>
 80049f4:	4603      	mov	r3, r0
 80049f6:	460c      	mov	r4, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 80049f8:	461a      	mov	r2, r3
 80049fa:	4623      	mov	r3, r4
 80049fc:	4628      	mov	r0, r5
 80049fe:	4631      	mov	r1, r6
 8004a00:	f7fb fc54 	bl	80002ac <__adddf3>
 8004a04:	4603      	mov	r3, r0
 8004a06:	460c      	mov	r4, r1
 8004a08:	ec44 3b17 	vmov	d7, r3, r4
 8004a0c:	eeb0 0a47 	vmov.f32	s0, s14
 8004a10:	eef0 0a67 	vmov.f32	s1, s15
 8004a14:	f012 f9c2 	bl	8016d9c <sqrt>
 8004a18:	eeb0 7a40 	vmov.f32	s14, s0
 8004a1c:	eef0 7a60 	vmov.f32	s15, s1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	line->y_current = line->y0;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	line->z_current = line->z0;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	return SCARA_STATUS_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004a56:	b002      	add	sp, #8
 8004a58:	4770      	bx	lr
 8004a5a:	0000      	movs	r0, r0
 8004a5c:	0000      	movs	r0, r0
	...

08004a60 <scaraInitCircle>:

SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 8004a60:	b082      	sub	sp, #8
 8004a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a66:	b0ad      	sub	sp, #180	; 0xb4
 8004a68:	af18      	add	r7, sp, #96	; 0x60
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8004a70:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 8004a74:	f107 06d8 	add.w	r6, r7, #216	; 0xd8
 8004a78:	4668      	mov	r0, sp
 8004a7a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004a7e:	2260      	movs	r2, #96	; 0x60
 8004a80:	4619      	mov	r1, r3
 8004a82:	f00d fe8d 	bl	80127a0 <memcpy>
 8004a86:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004a8a:	cb0c      	ldmia	r3, {r2, r3}
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	f7fe f9d7 	bl	8002e40 <kinematicInverse>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004a98:	2307      	movs	r3, #7
 8004a9a:	e146      	b.n	8004d2a <scaraInitCircle+0x2ca>
	}

	if( 1 != dir && -1 != dir) {
 8004a9c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d006      	beq.n	8004ab2 <scaraInitCircle+0x52>
 8004aa4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aac:	d001      	beq.n	8004ab2 <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
 8004aae:	2306      	movs	r3, #6
 8004ab0:	e13b      	b.n	8004d2a <scaraInitCircle+0x2ca>
	}

	double v_x_start, v_y_start, v_x_stop, v_y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	v_x_start = start.x - center.x;
 8004ab2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ab6:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004aba:	f7fb fbf5 	bl	80002a8 <__aeabi_dsub>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	v_y_start = start.y - center.y;
 8004ac6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004aca:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8004ace:	f7fb fbeb 	bl	80002a8 <__aeabi_dsub>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	v_x_stop  = end.x  - center.x;
 8004ada:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8004ade:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004ae2:	f7fb fbe1 	bl	80002a8 <__aeabi_dsub>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	v_y_stop  = end.y  - center.y;
 8004aee:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	; 0x108
 8004af2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8004af6:	f7fb fbd7 	bl	80002a8 <__aeabi_dsub>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	r1 = sqrt(v_x_start*v_x_start + v_y_start*v_y_start);
 8004b02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b06:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004b0a:	f7fb fd85 	bl	8000618 <__aeabi_dmul>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	460b      	mov	r3, r1
 8004b12:	4690      	mov	r8, r2
 8004b14:	4699      	mov	r9, r3
 8004b16:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b1a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004b1e:	f7fb fd7b 	bl	8000618 <__aeabi_dmul>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4640      	mov	r0, r8
 8004b28:	4649      	mov	r1, r9
 8004b2a:	f7fb fbbf 	bl	80002ac <__adddf3>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	ec43 2b17 	vmov	d7, r2, r3
 8004b36:	eeb0 0a47 	vmov.f32	s0, s14
 8004b3a:	eef0 0a67 	vmov.f32	s1, s15
 8004b3e:	f012 f92d 	bl	8016d9c <sqrt>
 8004b42:	ed87 0b08 	vstr	d0, [r7, #32]
	r2 = sqrt(v_x_stop*v_x_stop + v_y_stop*v_y_stop);
 8004b46:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b4a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004b4e:	f7fb fd63 	bl	8000618 <__aeabi_dmul>
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4690      	mov	r8, r2
 8004b58:	4699      	mov	r9, r3
 8004b5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004b62:	f7fb fd59 	bl	8000618 <__aeabi_dmul>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4640      	mov	r0, r8
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	f7fb fb9d 	bl	80002ac <__adddf3>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	ec43 2b17 	vmov	d7, r2, r3
 8004b7a:	eeb0 0a47 	vmov.f32	s0, s14
 8004b7e:	eef0 0a67 	vmov.f32	s1, s15
 8004b82:	f012 f90b 	bl	8016d9c <sqrt>
 8004b86:	ed87 0b06 	vstr	d0, [r7, #24]

	if( 1.0 < fabs(r1 - r2)) {
 8004b8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b8e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004b92:	f7fb fb89 	bl	80002a8 <__aeabi_dsub>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4614      	mov	r4, r2
 8004b9c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	4b68      	ldr	r3, [pc, #416]	; (8004d48 <scaraInitCircle+0x2e8>)
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	4629      	mov	r1, r5
 8004baa:	f7fb ffc5 	bl	8000b38 <__aeabi_dcmpgt>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 8004bb4:	2306      	movs	r3, #6
 8004bb6:	e0b8      	b.n	8004d2a <scaraInitCircle+0x2ca>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 8004bb8:	a35f      	add	r3, pc, #380	; (adr r3, 8004d38 <scaraInitCircle+0x2d8>)
 8004bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004bc2:	f7fb ff9b 	bl	8000afc <__aeabi_dcmplt>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d109      	bne.n	8004be0 <scaraInitCircle+0x180>
 8004bcc:	a35a      	add	r3, pc, #360	; (adr r3, 8004d38 <scaraInitCircle+0x2d8>)
 8004bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004bd6:	f7fb ff91 	bl	8000afc <__aeabi_dcmplt>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8004be0:	2306      	movs	r3, #6
 8004be2:	e0a2      	b.n	8004d2a <scaraInitCircle+0x2ca>
	}

	angle_start = atan2(v_y_start, v_x_start);
 8004be4:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8004be8:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8004bec:	f012 f8d4 	bl	8016d98 <atan2>
 8004bf0:	ed87 0b04 	vstr	d0, [r7, #16]
	angle_stop  = atan2(v_y_stop, v_x_stop);
 8004bf4:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8004bf8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8004bfc:	f012 f8cc 	bl	8016d98 <atan2>
 8004c00:	ed87 0b02 	vstr	d0, [r7, #8]
	delta_angle = angle_stop - angle_start;
 8004c04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004c08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c0c:	f7fb fb4c 	bl	80002a8 <__aeabi_dsub>
 8004c10:	4603      	mov	r3, r0
 8004c12:	460c      	mov	r4, r1
 8004c14:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	if ( 0 > delta_angle) {
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c24:	f7fb ff6a 	bl	8000afc <__aeabi_dcmplt>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <scaraInitCircle+0x1e4>
		delta_angle += 2*PI;
 8004c2e:	a344      	add	r3, pc, #272	; (adr r3, 8004d40 <scaraInitCircle+0x2e0>)
 8004c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c34:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c38:	f7fb fb38 	bl	80002ac <__adddf3>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	460c      	mov	r4, r1
 8004c40:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	} // atan2 range : -PI --> PI

	if ( 0 > dir) {
 8004c44:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	da0a      	bge.n	8004c62 <scaraInitCircle+0x202>
		delta_angle = 2*PI - delta_angle;
 8004c4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004c50:	a13b      	add	r1, pc, #236	; (adr r1, 8004d40 <scaraInitCircle+0x2e0>)
 8004c52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c56:	f7fb fb27 	bl	80002a8 <__aeabi_dsub>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	460c      	mov	r4, r1
 8004c5e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	}
	// Init circle params
	circle->dir = dir;
 8004c62:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c66:	b25a      	sxtb	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004c72:	e9c2 3402 	strd	r3, r4, [r2, #8]
	circle->angle_start = angle_start;
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004c7c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	circle->angle_stop  = angle_stop;
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004c86:	e9c2 3406 	strd	r3, r4, [r2, #24]
	circle->total_angle = delta_angle;
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004c90:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 8004c94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c98:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c9c:	f7fb fcbc 	bl	8000618 <__aeabi_dmul>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	460c      	mov	r4, r1
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	circle->x0 = start.x;
 8004caa:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	e9c2 3408 	strd	r3, r4, [r2, #32]
	circle->y0 = start.y;
 8004cb4:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	circle->x1 = end.x;
 8004cbe:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	circle->y1 = end.y;
 8004cc8:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	; 0x108
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	circle->xi = center.x;
 8004cd2:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	circle->yi = center.y;
 8004cdc:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	circle->z0 = start.z;
 8004ce6:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	circle->z1 = start.z;
 8004cf0:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	circle->zi = start.z;
 8004cfa:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	circle->x_current = circle->x0;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->y0;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->z0;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3754      	adds	r7, #84	; 0x54
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d34:	b002      	add	sp, #8
 8004d36:	4770      	bx	lr
 8004d38:	9999999a 	.word	0x9999999a
 8004d3c:	3fb99999 	.word	0x3fb99999
 8004d40:	60000000 	.word	0x60000000
 8004d44:	401921fb 	.word	0x401921fb
 8004d48:	3ff00000 	.word	0x3ff00000
 8004d4c:	00000000 	.word	0x00000000

08004d50 <scaraInitLSPB>:

SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	b0a9      	sub	sp, #164	; 0xa4
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	61f8      	str	r0, [r7, #28]
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	ed87 0b04 	vstr	d0, [r7, #16]
 8004d60:	76fb      	strb	r3, [r7, #27]
 8004d62:	4613      	mov	r3, r2
 8004d64:	76bb      	strb	r3, [r7, #26]
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 8004d66:	7efb      	ldrb	r3, [r7, #27]
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d10a      	bne.n	8004d82 <scaraInitLSPB+0x32>
		 v_design = V_DESIGN_3D;
 8004d6c:	f04f 0300 	mov.w	r3, #0
 8004d70:	4ca3      	ldr	r4, [pc, #652]	; (8005000 <scaraInitLSPB+0x2b0>)
 8004d72:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_3D;
 8004d76:	a490      	add	r4, pc, #576	; (adr r4, 8004fb8 <scaraInitLSPB+0x268>)
 8004d78:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004d7c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004d80:	e047      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_ROLL == target) {
 8004d82:	7efb      	ldrb	r3, [r7, #27]
 8004d84:	2b05      	cmp	r3, #5
 8004d86:	d10a      	bne.n	8004d9e <scaraInitLSPB+0x4e>
		 v_design = V_DESIGN_ROLL;
 8004d88:	a48d      	add	r4, pc, #564	; (adr r4, 8004fc0 <scaraInitLSPB+0x270>)
 8004d8a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004d8e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_ROLL;
 8004d92:	a48d      	add	r4, pc, #564	; (adr r4, 8004fc8 <scaraInitLSPB+0x278>)
 8004d94:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004d98:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004d9c:	e039      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J0 == target) {
 8004d9e:	7efb      	ldrb	r3, [r7, #27]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10a      	bne.n	8004dba <scaraInitLSPB+0x6a>
		 v_design = V_DESIGN_J0;
 8004da4:	a48a      	add	r4, pc, #552	; (adr r4, 8004fd0 <scaraInitLSPB+0x280>)
 8004da6:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004daa:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J0;
 8004dae:	a48a      	add	r4, pc, #552	; (adr r4, 8004fd8 <scaraInitLSPB+0x288>)
 8004db0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004db4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004db8:	e02b      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J1 == target) {
 8004dba:	7efb      	ldrb	r3, [r7, #27]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d10a      	bne.n	8004dd6 <scaraInitLSPB+0x86>
		 v_design = V_DESIGN_J1;
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	4c8f      	ldr	r4, [pc, #572]	; (8005004 <scaraInitLSPB+0x2b4>)
 8004dc6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J1;
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	4c8e      	ldr	r4, [pc, #568]	; (8005008 <scaraInitLSPB+0x2b8>)
 8004dd0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004dd4:	e01d      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J2 == target) {
 8004dd6:	7efb      	ldrb	r3, [r7, #27]
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d10a      	bne.n	8004df2 <scaraInitLSPB+0xa2>
		 v_design = V_DESIGN_J2;
 8004ddc:	f04f 0300 	mov.w	r3, #0
 8004de0:	4c87      	ldr	r4, [pc, #540]	; (8005000 <scaraInitLSPB+0x2b0>)
 8004de2:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J2;
 8004de6:	a474      	add	r4, pc, #464	; (adr r4, 8004fb8 <scaraInitLSPB+0x268>)
 8004de8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004dec:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004df0:	e00f      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J3 == target) {
 8004df2:	7efb      	ldrb	r3, [r7, #27]
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d10a      	bne.n	8004e0e <scaraInitLSPB+0xbe>
		 v_design = V_DESIGN_J3;
 8004df8:	a479      	add	r4, pc, #484	; (adr r4, 8004fe0 <scaraInitLSPB+0x290>)
 8004dfa:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004dfe:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J3;
 8004e02:	a479      	add	r4, pc, #484	; (adr r4, 8004fe8 <scaraInitLSPB+0x298>)
 8004e04:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004e08:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004e0c:	e001      	b.n	8004e12 <scaraInitLSPB+0xc2>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8004e0e:	2306      	movs	r3, #6
 8004e10:	e330      	b.n	8005474 <scaraInitLSPB+0x724>
	 }

	 q0 = 0;
 8004e12:	f04f 0300 	mov.w	r3, #0
 8004e16:	f04f 0400 	mov.w	r4, #0
 8004e1a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	 q1 = total_s;
 8004e1e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004e22:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	 v0 = 0;
 8004e26:	f04f 0300 	mov.w	r3, #0
 8004e2a:	f04f 0400 	mov.w	r4, #0
 8004e2e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 v1 = 0;
 8004e32:	f04f 0300 	mov.w	r3, #0
 8004e36:	f04f 0400 	mov.w	r4, #0
 8004e3a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	 if ( q0 <= q1) {
 8004e3e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004e42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004e46:	f7fb fe63 	bl	8000b10 <__aeabi_dcmple>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d003      	beq.n	8004e58 <scaraInitLSPB+0x108>
		 dir = 1;
 8004e50:	2301      	movs	r3, #1
 8004e52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004e56:	e00c      	b.n	8004e72 <scaraInitLSPB+0x122>
	 } else {
		 dir = -1;
 8004e58:	23ff      	movs	r3, #255	; 0xff
 8004e5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		 q1 = -q1;
 8004e5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004e66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e6a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004e6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8004e72:	7ebb      	ldrb	r3, [r7, #26]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	f040 80d5 	bne.w	8005024 <scaraInitLSPB+0x2d4>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004e80:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 // Avoid division by 0
		 if (tf > 0.001) {
 8004e84:	a35a      	add	r3, pc, #360	; (adr r3, 8004ff0 <scaraInitLSPB+0x2a0>)
 8004e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e8e:	f7fb fe53 	bl	8000b38 <__aeabi_dcmpgt>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f000 80b9 	beq.w	800500c <scaraInitLSPB+0x2bc>
			 v_lower 	= (q1 - q0) / tf;
 8004e9a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004ea2:	f7fb fa01 	bl	80002a8 <__aeabi_dsub>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	460c      	mov	r4, r1
 8004eaa:	4618      	mov	r0, r3
 8004eac:	4621      	mov	r1, r4
 8004eae:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004eb2:	f7fb fcdb 	bl	800086c <__aeabi_ddiv>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	460c      	mov	r4, r1
 8004eba:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			 v_upper 	= 2*(q1 - q0) / tf;
 8004ebe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004ec2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004ec6:	f7fb f9ef 	bl	80002a8 <__aeabi_dsub>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	460c      	mov	r4, r1
 8004ece:	4618      	mov	r0, r3
 8004ed0:	4621      	mov	r1, r4
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	f7fb f9e9 	bl	80002ac <__adddf3>
 8004eda:	4603      	mov	r3, r0
 8004edc:	460c      	mov	r4, r1
 8004ede:	4618      	mov	r0, r3
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004ee6:	f7fb fcc1 	bl	800086c <__aeabi_ddiv>
 8004eea:	4603      	mov	r3, r0
 8004eec:	460c      	mov	r4, r1
 8004eee:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

			 if ( v_design < v_lower) {
 8004ef2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ef6:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004efa:	f7fb fdff 	bl	8000afc <__aeabi_dcmplt>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <scaraInitLSPB+0x1b8>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 8004f04:	2309      	movs	r3, #9
 8004f06:	e2b5      	b.n	8005474 <scaraInitLSPB+0x724>
			 } else {
				 if ( v_upper <= v_design) {
 8004f08:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8004f0c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004f10:	f7fb fdfe 	bl	8000b10 <__aeabi_dcmple>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d003      	beq.n	8004f22 <scaraInitLSPB+0x1d2>
					 v_design = v_upper;
 8004f1a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8004f1e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 8004f22:	a335      	add	r3, pc, #212	; (adr r3, 8004ff8 <scaraInitLSPB+0x2a8>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f2c:	f7fb fe04 	bl	8000b38 <__aeabi_dcmpgt>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d01a      	beq.n	8004f6c <scaraInitLSPB+0x21c>
					 tc_upper	= tf - (q1 - q0)/v_design;
 8004f36:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f3e:	f7fb f9b3 	bl	80002a8 <__aeabi_dsub>
 8004f42:	4603      	mov	r3, r0
 8004f44:	460c      	mov	r4, r1
 8004f46:	4618      	mov	r0, r3
 8004f48:	4621      	mov	r1, r4
 8004f4a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8004f4e:	f7fb fc8d 	bl	800086c <__aeabi_ddiv>
 8004f52:	4603      	mov	r3, r0
 8004f54:	460c      	mov	r4, r1
 8004f56:	461a      	mov	r2, r3
 8004f58:	4623      	mov	r3, r4
 8004f5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004f5e:	f7fb f9a3 	bl	80002a8 <__aeabi_dsub>
 8004f62:	4603      	mov	r3, r0
 8004f64:	460c      	mov	r4, r1
 8004f66:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8004f6a:	e00b      	b.n	8004f84 <scaraInitLSPB+0x234>
				 } else {
					 tc_upper = tf / 2;
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f74:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004f78:	f7fb fc78 	bl	800086c <__aeabi_ddiv>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	460c      	mov	r4, r1
 8004f80:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
				 }
				 a_upper	= v_design/tc_upper;
 8004f84:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004f88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f8c:	f7fb fc6e 	bl	800086c <__aeabi_ddiv>
 8004f90:	4603      	mov	r3, r0
 8004f92:	460c      	mov	r4, r1
 8004f94:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
				 if ( a_upper > a_design) {
 8004f98:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8004f9c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004fa0:	f7fb fdca 	bl	8000b38 <__aeabi_dcmpgt>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <scaraInitLSPB+0x25e>
					 return SCARA_STATUS_ERROR_OVER_ACCEL;
 8004faa:	230a      	movs	r3, #10
 8004fac:	e262      	b.n	8005474 <scaraInitLSPB+0x724>
				 } else {
					 a_design = a_upper;
 8004fae:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8004fb2:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004fb6:	e035      	b.n	8005024 <scaraInitLSPB+0x2d4>
 8004fb8:	cccccccd 	.word	0xcccccccd
 8004fbc:	400ccccc 	.word	0x400ccccc
 8004fc0:	8ccccccd 	.word	0x8ccccccd
 8004fc4:	3fe21877 	.word	0x3fe21877
 8004fc8:	7ae147ae 	.word	0x7ae147ae
 8004fcc:	3fbcf3f2 	.word	0x3fbcf3f2
 8004fd0:	45a1cac1 	.word	0x45a1cac1
 8004fd4:	3fddf3b6 	.word	0x3fddf3b6
 8004fd8:	6ae7d567 	.word	0x6ae7d567
 8004fdc:	3fb7f62b 	.word	0x3fb7f62b
 8004fe0:	cccccccd 	.word	0xcccccccd
 8004fe4:	3feccccc 	.word	0x3feccccc
 8004fe8:	70a3d70a 	.word	0x70a3d70a
 8004fec:	3fc70a3d 	.word	0x3fc70a3d
 8004ff0:	d2f1a9fc 	.word	0xd2f1a9fc
 8004ff4:	3f50624d 	.word	0x3f50624d
 8004ff8:	9abcaf48 	.word	0x9abcaf48
 8004ffc:	3e7ad7f2 	.word	0x3e7ad7f2
 8005000:	40320000 	.word	0x40320000
 8005004:	3fd68000 	.word	0x3fd68000
 8005008:	3fb20000 	.word	0x3fb20000
				 }
			 }
		 } else {
			 v_design = 0;
 800500c:	f04f 0300 	mov.w	r3, #0
 8005010:	f04f 0400 	mov.w	r4, #0
 8005014:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			 a_design = 0;
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	f04f 0400 	mov.w	r4, #0
 8005020:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8005024:	f20f 4364 	addw	r3, pc, #1124	; 0x464
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005030:	f7fb fd82 	bl	8000b38 <__aeabi_dcmpgt>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 819c 	beq.w	8005374 <scaraInitLSPB+0x624>
 800503c:	f20f 434c 	addw	r3, pc, #1100	; 0x44c
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005048:	f7fb fd76 	bl	8000b38 <__aeabi_dcmpgt>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8190 	beq.w	8005374 <scaraInitLSPB+0x624>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8005054:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005058:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800505c:	f7fb f924 	bl	80002a8 <__aeabi_dsub>
 8005060:	4603      	mov	r3, r0
 8005062:	460c      	mov	r4, r1
 8005064:	461d      	mov	r5, r3
 8005066:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 800506a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800506e:	4628      	mov	r0, r5
 8005070:	4631      	mov	r1, r6
 8005072:	f7fb fad1 	bl	8000618 <__aeabi_dmul>
 8005076:	4603      	mov	r3, r0
 8005078:	460c      	mov	r4, r1
 800507a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800507e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8005082:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005086:	f7fb fac7 	bl	8000618 <__aeabi_dmul>
 800508a:	4603      	mov	r3, r0
 800508c:	460c      	mov	r4, r1
 800508e:	e9c7 3400 	strd	r3, r4, [r7]
 8005092:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005096:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800509a:	f7fb fabd 	bl	8000618 <__aeabi_dmul>
 800509e:	4603      	mov	r3, r0
 80050a0:	460c      	mov	r4, r1
 80050a2:	461d      	mov	r5, r3
 80050a4:	4626      	mov	r6, r4
 80050a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80050aa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80050ae:	f7fb fab3 	bl	8000618 <__aeabi_dmul>
 80050b2:	4603      	mov	r3, r0
 80050b4:	460c      	mov	r4, r1
 80050b6:	461a      	mov	r2, r3
 80050b8:	4623      	mov	r3, r4
 80050ba:	4628      	mov	r0, r5
 80050bc:	4631      	mov	r1, r6
 80050be:	f7fb f8f5 	bl	80002ac <__adddf3>
 80050c2:	4603      	mov	r3, r0
 80050c4:	460c      	mov	r4, r1
 80050c6:	4618      	mov	r0, r3
 80050c8:	4621      	mov	r1, r4
 80050ca:	f04f 0200 	mov.w	r2, #0
 80050ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80050d2:	f7fb fbcb 	bl	800086c <__aeabi_ddiv>
 80050d6:	4603      	mov	r3, r0
 80050d8:	460c      	mov	r4, r1
 80050da:	461a      	mov	r2, r3
 80050dc:	4623      	mov	r3, r4
 80050de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050e2:	f7fb f8e1 	bl	80002a8 <__aeabi_dsub>
 80050e6:	4603      	mov	r3, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	461a      	mov	r2, r3
 80050ec:	4623      	mov	r3, r4
 80050ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050f2:	f7fb fd0d 	bl	8000b10 <__aeabi_dcmple>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d075      	beq.n	80051e8 <scaraInitLSPB+0x498>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 80050fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005100:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005104:	f7fb f8d0 	bl	80002a8 <__aeabi_dsub>
 8005108:	4603      	mov	r3, r0
 800510a:	460c      	mov	r4, r1
 800510c:	469a      	mov	sl, r3
 800510e:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 8005112:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005116:	4650      	mov	r0, sl
 8005118:	4659      	mov	r1, fp
 800511a:	f7fb fa7d 	bl	8000618 <__aeabi_dmul>
 800511e:	4603      	mov	r3, r0
 8005120:	460c      	mov	r4, r1
 8005122:	4625      	mov	r5, r4
 8005124:	461c      	mov	r4, r3
 8005126:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800512a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800512e:	f7fb fa73 	bl	8000618 <__aeabi_dmul>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4690      	mov	r8, r2
 8005138:	4699      	mov	r9, r3
 800513a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800513e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005142:	f7fb fa69 	bl	8000618 <__aeabi_dmul>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4640      	mov	r0, r8
 800514c:	4649      	mov	r1, r9
 800514e:	f7fb f8ad 	bl	80002ac <__adddf3>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4610      	mov	r0, r2
 8005158:	4619      	mov	r1, r3
 800515a:	f04f 0200 	mov.w	r2, #0
 800515e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005162:	f7fb fb83 	bl	800086c <__aeabi_ddiv>
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	4620      	mov	r0, r4
 800516c:	4629      	mov	r1, r5
 800516e:	f7fb f89d 	bl	80002ac <__adddf3>
 8005172:	4603      	mov	r3, r0
 8005174:	460c      	mov	r4, r1
 8005176:	ec44 3b17 	vmov	d7, r3, r4
 800517a:	eeb0 0a47 	vmov.f32	s0, s14
 800517e:	eef0 0a67 	vmov.f32	s1, s15
 8005182:	f011 fe0b 	bl	8016d9c <sqrt>
 8005186:	ed87 0b22 	vstr	d0, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 800518a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800518e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005192:	f7fb f889 	bl	80002a8 <__aeabi_dsub>
 8005196:	4603      	mov	r3, r0
 8005198:	460c      	mov	r4, r1
 800519a:	4618      	mov	r0, r3
 800519c:	4621      	mov	r1, r4
 800519e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80051a2:	f7fb fb63 	bl	800086c <__aeabi_ddiv>
 80051a6:	4603      	mov	r3, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 80051ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051b2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80051b6:	f7fb f877 	bl	80002a8 <__aeabi_dsub>
 80051ba:	4603      	mov	r3, r0
 80051bc:	460c      	mov	r4, r1
 80051be:	4618      	mov	r0, r3
 80051c0:	4621      	mov	r1, r4
 80051c2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80051c6:	f7fb fb51 	bl	800086c <__aeabi_ddiv>
 80051ca:	4603      	mov	r3, r0
 80051cc:	460c      	mov	r4, r1
 80051ce:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= ta + td;
 80051d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80051d6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80051da:	f7fb f867 	bl	80002ac <__adddf3>
 80051de:	4603      	mov	r3, r0
 80051e0:	460c      	mov	r4, r1
 80051e2:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80051e6:	e0e3      	b.n	80053b0 <scaraInitLSPB+0x660>
		 } else {
			 v_lim	= v_design;
 80051e8:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80051ec:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 80051f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051f4:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80051f8:	f7fb f856 	bl	80002a8 <__aeabi_dsub>
 80051fc:	4603      	mov	r3, r0
 80051fe:	460c      	mov	r4, r1
 8005200:	4618      	mov	r0, r3
 8005202:	4621      	mov	r1, r4
 8005204:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005208:	f7fb fb30 	bl	800086c <__aeabi_ddiv>
 800520c:	4603      	mov	r3, r0
 800520e:	460c      	mov	r4, r1
 8005210:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 8005214:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005218:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800521c:	f7fb f844 	bl	80002a8 <__aeabi_dsub>
 8005220:	4603      	mov	r3, r0
 8005222:	460c      	mov	r4, r1
 8005224:	4618      	mov	r0, r3
 8005226:	4621      	mov	r1, r4
 8005228:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800522c:	f7fb fb1e 	bl	800086c <__aeabi_ddiv>
 8005230:	4603      	mov	r3, r0
 8005232:	460c      	mov	r4, r1
 8005234:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8005238:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800523c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005240:	f7fb f832 	bl	80002a8 <__aeabi_dsub>
 8005244:	4603      	mov	r3, r0
 8005246:	460c      	mov	r4, r1
 8005248:	4698      	mov	r8, r3
 800524a:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 800524e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005252:	4640      	mov	r0, r8
 8005254:	4649      	mov	r1, r9
 8005256:	f7fb fb09 	bl	800086c <__aeabi_ddiv>
 800525a:	4603      	mov	r3, r0
 800525c:	460c      	mov	r4, r1
 800525e:	4625      	mov	r5, r4
 8005260:	461c      	mov	r4, r3
 8005262:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	f7fb f81f 	bl	80002ac <__adddf3>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005276:	f7fb faf9 	bl	800086c <__aeabi_ddiv>
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	4690      	mov	r8, r2
 8005280:	4699      	mov	r9, r3
 8005282:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005286:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800528a:	f7fb faef 	bl	800086c <__aeabi_ddiv>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	f04f 0000 	mov.w	r0, #0
 8005296:	497c      	ldr	r1, [pc, #496]	; (8005488 <scaraInitLSPB+0x738>)
 8005298:	f7fb f806 	bl	80002a8 <__aeabi_dsub>
 800529c:	4602      	mov	r2, r0
 800529e:	460b      	mov	r3, r1
 80052a0:	4640      	mov	r0, r8
 80052a2:	4649      	mov	r1, r9
 80052a4:	f7fb f9b8 	bl	8000618 <__aeabi_dmul>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	4690      	mov	r8, r2
 80052ae:	4699      	mov	r9, r3
 80052b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80052b4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80052b8:	f7fb fad8 	bl	800086c <__aeabi_ddiv>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	f04f 0000 	mov.w	r0, #0
 80052c4:	4970      	ldr	r1, [pc, #448]	; (8005488 <scaraInitLSPB+0x738>)
 80052c6:	f7fa ffef 	bl	80002a8 <__aeabi_dsub>
 80052ca:	4602      	mov	r2, r0
 80052cc:	460b      	mov	r3, r1
 80052ce:	4640      	mov	r0, r8
 80052d0:	4649      	mov	r1, r9
 80052d2:	f7fb f9a1 	bl	8000618 <__aeabi_dmul>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4620      	mov	r0, r4
 80052dc:	4629      	mov	r1, r5
 80052de:	f7fa ffe5 	bl	80002ac <__adddf3>
 80052e2:	4603      	mov	r3, r0
 80052e4:	460c      	mov	r4, r1
 80052e6:	4625      	mov	r5, r4
 80052e8:	461c      	mov	r4, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 80052ea:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80052ee:	4602      	mov	r2, r0
 80052f0:	460b      	mov	r3, r1
 80052f2:	f7fa ffdb 	bl	80002ac <__adddf3>
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80052fe:	f7fb fab5 	bl	800086c <__aeabi_ddiv>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4690      	mov	r8, r2
 8005308:	4699      	mov	r9, r3
 800530a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800530e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005312:	f7fb faab 	bl	800086c <__aeabi_ddiv>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	f04f 0000 	mov.w	r0, #0
 800531e:	495a      	ldr	r1, [pc, #360]	; (8005488 <scaraInitLSPB+0x738>)
 8005320:	f7fa ffc2 	bl	80002a8 <__aeabi_dsub>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4640      	mov	r0, r8
 800532a:	4649      	mov	r1, r9
 800532c:	f7fb f974 	bl	8000618 <__aeabi_dmul>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4690      	mov	r8, r2
 8005336:	4699      	mov	r9, r3
 8005338:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800533c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005340:	f7fb fa94 	bl	800086c <__aeabi_ddiv>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	f04f 0000 	mov.w	r0, #0
 800534c:	494e      	ldr	r1, [pc, #312]	; (8005488 <scaraInitLSPB+0x738>)
 800534e:	f7fa ffab 	bl	80002a8 <__aeabi_dsub>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	4640      	mov	r0, r8
 8005358:	4649      	mov	r1, r9
 800535a:	f7fb f95d 	bl	8000618 <__aeabi_dmul>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8005362:	4620      	mov	r0, r4
 8005364:	4629      	mov	r1, r5
 8005366:	f7fa ffa1 	bl	80002ac <__adddf3>
 800536a:	4603      	mov	r3, r0
 800536c:	460c      	mov	r4, r1
 800536e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 8005372:	e01d      	b.n	80053b0 <scaraInitLSPB+0x660>
		 }
	 } else {
		 v_lim	= 0;
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	f04f 0400 	mov.w	r4, #0
 800537c:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		 ta = tf/2;
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005388:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800538c:	f7fb fa6e 	bl	800086c <__aeabi_ddiv>
 8005390:	4603      	mov	r3, r0
 8005392:	460c      	mov	r4, r1
 8005394:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 td = tf/2;
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053a4:	f7fb fa62 	bl	800086c <__aeabi_ddiv>
 80053a8:	4603      	mov	r3, r0
 80053aa:	460c      	mov	r4, r1
 80053ac:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 80053b0:	a333      	add	r3, pc, #204	; (adr r3, 8005480 <scaraInitLSPB+0x730>)
 80053b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053ba:	f7fb fa57 	bl	800086c <__aeabi_ddiv>
 80053be:	4603      	mov	r3, r0
 80053c0:	460c      	mov	r4, r1
 80053c2:	4618      	mov	r0, r3
 80053c4:	4621      	mov	r1, r4
 80053c6:	f7fb fc1f 	bl	8000c08 <__aeabi_d2f>
 80053ca:	4603      	mov	r3, r0
 80053cc:	ee00 3a10 	vmov	s0, r3
 80053d0:	f011 fca2 	bl	8016d18 <ceilf>
 80053d4:	eef0 7a40 	vmov.f32	s15, s0
 80053d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053dc:	ee17 3a90 	vmov	r3, s15
 80053e0:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params
	 lspb->dir= dir;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80053e8:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80053f0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 lspb->s1 = q1;
 80053f4:	69fa      	ldr	r2, [r7, #28]
 80053f6:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80053fa:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 lspb->Ta = ta;
 80053fe:	69fa      	ldr	r2, [r7, #28]
 8005400:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005404:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	 lspb->Td = td;
 8005408:	69fa      	ldr	r2, [r7, #28]
 800540a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800540e:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 lspb->Tf = tf;
 8005412:	69fa      	ldr	r2, [r7, #28]
 8005414:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005418:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 lspb->a_design = a_design;
 800541c:	69fa      	ldr	r2, [r7, #28]
 800541e:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 8005422:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 lspb->v_design = v_design;
 8005426:	69fa      	ldr	r2, [r7, #28]
 8005428:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800542c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 lspb->v_lim = v_lim;
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8005436:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 lspb->v0 = v0;
 800543a:	69fa      	ldr	r2, [r7, #28]
 800543c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005440:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 lspb->v1 = v1;
 8005444:	69fa      	ldr	r2, [r7, #28]
 8005446:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800544a:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 lspb->num_of_sampling = no_sample;
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005452:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8005460:	461a      	mov	r2, r3
 8005462:	4623      	mov	r3, r4
 8005464:	f7fa ff20 	bl	80002a8 <__aeabi_dsub>
 8005468:	4603      	mov	r3, r0
 800546a:	460c      	mov	r4, r1
 800546c:	69fa      	ldr	r2, [r7, #28]
 800546e:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	 return SCARA_STATUS_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	37a4      	adds	r7, #164	; 0xa4
 8005478:	46bd      	mov	sp, r7
 800547a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800547e:	bf00      	nop
 8005480:	40000000 	.word	0x40000000
 8005484:	3f847ae1 	.word	0x3f847ae1
 8005488:	3ff00000 	.word	0x3ff00000
 800548c:	9abcaf48 	.word	0x9abcaf48
 8005490:	3e7ad7f2 	.word	0x3e7ad7f2
 8005494:	00000000 	.word	0x00000000

08005498 <scaraInitScurve>:

SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 8005498:	b5b0      	push	{r4, r5, r7, lr}
 800549a:	b0b6      	sub	sp, #216	; 0xd8
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	460b      	mov	r3, r1
 80054a2:	ed87 0b00 	vstr	d0, [r7]
 80054a6:	72fb      	strb	r3, [r7, #11]
 80054a8:	4613      	mov	r3, r2
 80054aa:	72bb      	strb	r3, [r7, #10]
	 double v_design, a_design, q0, q1, v0, v1, v_lim, j_max, tm, tc, tf, dir;
	 double v_1, s_1, v_2, s_2, v_3, s_3, v_4, s_4;
	 uint32_t	 no_sample;
	 uint8_t	 no_phases;

	 if ( TRAJECTORY_3D == target) {
 80054ac:	7afb      	ldrb	r3, [r7, #11]
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d10a      	bne.n	80054c8 <scaraInitScurve+0x30>
		 v_design = V_DESIGN_3D;
 80054b2:	f04f 0300 	mov.w	r3, #0
 80054b6:	4c94      	ldr	r4, [pc, #592]	; (8005708 <scaraInitScurve+0x270>)
 80054b8:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_3D;
 80054bc:	a482      	add	r4, pc, #520	; (adr r4, 80056c8 <scaraInitScurve+0x230>)
 80054be:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054c2:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 80054c6:	e047      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_ROLL == target) {
 80054c8:	7afb      	ldrb	r3, [r7, #11]
 80054ca:	2b05      	cmp	r3, #5
 80054cc:	d10a      	bne.n	80054e4 <scaraInitScurve+0x4c>
		 v_design = V_DESIGN_ROLL;
 80054ce:	a480      	add	r4, pc, #512	; (adr r4, 80056d0 <scaraInitScurve+0x238>)
 80054d0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054d4:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_ROLL;
 80054d8:	a47f      	add	r4, pc, #508	; (adr r4, 80056d8 <scaraInitScurve+0x240>)
 80054da:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054de:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 80054e2:	e039      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J0 == target) {
 80054e4:	7afb      	ldrb	r3, [r7, #11]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10a      	bne.n	8005500 <scaraInitScurve+0x68>
		 v_design = V_DESIGN_J0;
 80054ea:	a47d      	add	r4, pc, #500	; (adr r4, 80056e0 <scaraInitScurve+0x248>)
 80054ec:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054f0:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J0;
 80054f4:	a47c      	add	r4, pc, #496	; (adr r4, 80056e8 <scaraInitScurve+0x250>)
 80054f6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054fa:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 80054fe:	e02b      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J1 == target) {
 8005500:	7afb      	ldrb	r3, [r7, #11]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d10a      	bne.n	800551c <scaraInitScurve+0x84>
		 v_design = V_DESIGN_J1;
 8005506:	f04f 0300 	mov.w	r3, #0
 800550a:	4c80      	ldr	r4, [pc, #512]	; (800570c <scaraInitScurve+0x274>)
 800550c:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J1;
 8005510:	f04f 0300 	mov.w	r3, #0
 8005514:	4c7e      	ldr	r4, [pc, #504]	; (8005710 <scaraInitScurve+0x278>)
 8005516:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800551a:	e01d      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J2 == target) {
 800551c:	7afb      	ldrb	r3, [r7, #11]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d10a      	bne.n	8005538 <scaraInitScurve+0xa0>
		 v_design = V_DESIGN_J2;
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	4c78      	ldr	r4, [pc, #480]	; (8005708 <scaraInitScurve+0x270>)
 8005528:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J2;
 800552c:	a466      	add	r4, pc, #408	; (adr r4, 80056c8 <scaraInitScurve+0x230>)
 800552e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005532:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005536:	e00f      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J3 == target) {
 8005538:	7afb      	ldrb	r3, [r7, #11]
 800553a:	2b03      	cmp	r3, #3
 800553c:	d10a      	bne.n	8005554 <scaraInitScurve+0xbc>
		 v_design = V_DESIGN_J3;
 800553e:	a46c      	add	r4, pc, #432	; (adr r4, 80056f0 <scaraInitScurve+0x258>)
 8005540:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005544:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J3;
 8005548:	a46b      	add	r4, pc, #428	; (adr r4, 80056f8 <scaraInitScurve+0x260>)
 800554a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800554e:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005552:	e001      	b.n	8005558 <scaraInitScurve+0xc0>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8005554:	2306      	movs	r3, #6
 8005556:	e2e6      	b.n	8005b26 <scaraInitScurve+0x68e>
	 }

	 v0 = 0;
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	f04f 0400 	mov.w	r4, #0
 8005560:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	 v1 = 0;
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	f04f 0400 	mov.w	r4, #0
 800556c:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 q0 = 0;
 8005570:	f04f 0300 	mov.w	r3, #0
 8005574:	f04f 0400 	mov.w	r4, #0
 8005578:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	 q1 = total_s;
 800557c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005580:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0

	 if ( total_s < 0) {
 8005584:	f04f 0200 	mov.w	r2, #0
 8005588:	f04f 0300 	mov.w	r3, #0
 800558c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005590:	f7fb fab4 	bl	8000afc <__aeabi_dcmplt>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d015      	beq.n	80055c6 <scaraInitScurve+0x12e>
		 dir = -1;
 800559a:	f04f 0300 	mov.w	r3, #0
 800559e:	4c5d      	ldr	r4, [pc, #372]	; (8005714 <scaraInitScurve+0x27c>)
 80055a0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 q1 = -q1;
 80055a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80055b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80055b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		 total_s = -total_s;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	e004      	b.n	80055d0 <scaraInitScurve+0x138>
	 } else {
		 dir = 1;
 80055c6:	f04f 0300 	mov.w	r3, #0
 80055ca:	4c53      	ldr	r4, [pc, #332]	; (8005718 <scaraInitScurve+0x280>)
 80055cc:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	 }


	 if (DUTY_MODE_INIT_QVT == modeinit) {
 80055d0:	7abb      	ldrb	r3, [r7, #10]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	f040 80b0 	bne.w	8005738 <scaraInitScurve+0x2a0>
		 double t_upper, v_upper, a_upper;
		 tf = scurve->Tf;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80055de:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 // Avoid division by 0
		 if (tf > 0.001) {
 80055e2:	a347      	add	r3, pc, #284	; (adr r3, 8005700 <scaraInitScurve+0x268>)
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80055ec:	f7fb faa4 	bl	8000b38 <__aeabi_dcmpgt>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 8094 	beq.w	8005720 <scaraInitScurve+0x288>
			 // Assume 4 phase
			 t_upper = tf / 4;
 80055f8:	f04f 0200 	mov.w	r2, #0
 80055fc:	4b47      	ldr	r3, [pc, #284]	; (800571c <scaraInitScurve+0x284>)
 80055fe:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005602:	f7fb f933 	bl	800086c <__aeabi_ddiv>
 8005606:	4603      	mov	r3, r0
 8005608:	460c      	mov	r4, r1
 800560a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			 v_upper = total_s / (2*t_upper);
 800560e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	f7fa fe49 	bl	80002ac <__adddf3>
 800561a:	4603      	mov	r3, r0
 800561c:	460c      	mov	r4, r1
 800561e:	461a      	mov	r2, r3
 8005620:	4623      	mov	r3, r4
 8005622:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005626:	f7fb f921 	bl	800086c <__aeabi_ddiv>
 800562a:	4603      	mov	r3, r0
 800562c:	460c      	mov	r4, r1
 800562e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
			 // Check 4 phase --> 5 phase
			 if ( v_upper > v_design) {
 8005632:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8005636:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800563a:	f7fb fa7d 	bl	8000b38 <__aeabi_dcmpgt>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d022      	beq.n	800568a <scaraInitScurve+0x1f2>
				 t_upper = tf/2 - total_s/(2*v_design);
 8005644:	f04f 0200 	mov.w	r2, #0
 8005648:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800564c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005650:	f7fb f90c 	bl	800086c <__aeabi_ddiv>
 8005654:	4603      	mov	r3, r0
 8005656:	460c      	mov	r4, r1
 8005658:	4625      	mov	r5, r4
 800565a:	461c      	mov	r4, r3
 800565c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	f7fa fe22 	bl	80002ac <__adddf3>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005670:	f7fb f8fc 	bl	800086c <__aeabi_ddiv>
 8005674:	4602      	mov	r2, r0
 8005676:	460b      	mov	r3, r1
 8005678:	4620      	mov	r0, r4
 800567a:	4629      	mov	r1, r5
 800567c:	f7fa fe14 	bl	80002a8 <__aeabi_dsub>
 8005680:	4603      	mov	r3, r0
 8005682:	460c      	mov	r4, r1
 8005684:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8005688:	e003      	b.n	8005692 <scaraInitScurve+0x1fa>
			 } else {
				 v_design = v_upper;
 800568a:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800568e:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 }
			 a_upper  = v_design / t_upper;
 8005692:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005696:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800569a:	f7fb f8e7 	bl	800086c <__aeabi_ddiv>
 800569e:	4603      	mov	r3, r0
 80056a0:	460c      	mov	r4, r1
 80056a2:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
			 if ( a_upper > a_design) {
 80056a6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80056aa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80056ae:	f7fb fa43 	bl	8000b38 <__aeabi_dcmpgt>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <scaraInitScurve+0x224>
				 return SCARA_STATUS_ERROR_OVER_ACCEL;
 80056b8:	230a      	movs	r3, #10
 80056ba:	e234      	b.n	8005b26 <scaraInitScurve+0x68e>
			 } else {
				 a_design = a_upper;
 80056bc:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80056c0:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 80056c4:	e038      	b.n	8005738 <scaraInitScurve+0x2a0>
 80056c6:	bf00      	nop
 80056c8:	cccccccd 	.word	0xcccccccd
 80056cc:	400ccccc 	.word	0x400ccccc
 80056d0:	8ccccccd 	.word	0x8ccccccd
 80056d4:	3fe21877 	.word	0x3fe21877
 80056d8:	7ae147ae 	.word	0x7ae147ae
 80056dc:	3fbcf3f2 	.word	0x3fbcf3f2
 80056e0:	45a1cac1 	.word	0x45a1cac1
 80056e4:	3fddf3b6 	.word	0x3fddf3b6
 80056e8:	6ae7d567 	.word	0x6ae7d567
 80056ec:	3fb7f62b 	.word	0x3fb7f62b
 80056f0:	cccccccd 	.word	0xcccccccd
 80056f4:	3feccccc 	.word	0x3feccccc
 80056f8:	70a3d70a 	.word	0x70a3d70a
 80056fc:	3fc70a3d 	.word	0x3fc70a3d
 8005700:	d2f1a9fc 	.word	0xd2f1a9fc
 8005704:	3f50624d 	.word	0x3f50624d
 8005708:	40320000 	.word	0x40320000
 800570c:	3fd68000 	.word	0x3fd68000
 8005710:	3fb20000 	.word	0x3fb20000
 8005714:	bff00000 	.word	0xbff00000
 8005718:	3ff00000 	.word	0x3ff00000
 800571c:	40100000 	.word	0x40100000
			 }
		 } else {
			 v_design = 0;
 8005720:	f04f 0300 	mov.w	r3, #0
 8005724:	f04f 0400 	mov.w	r4, #0
 8005728:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 a_design = 0;
 800572c:	f04f 0300 	mov.w	r3, #0
 8005730:	f04f 0400 	mov.w	r4, #0
 8005734:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
		 }
	 }
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8005738:	a352      	add	r3, pc, #328	; (adr r3, 8005884 <scaraInitScurve+0x3ec>)
 800573a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005742:	f7fb f9f9 	bl	8000b38 <__aeabi_dcmpgt>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 80a3 	beq.w	8005894 <scaraInitScurve+0x3fc>
 800574e:	a34d      	add	r3, pc, #308	; (adr r3, 8005884 <scaraInitScurve+0x3ec>)
 8005750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005754:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005758:	f7fb f9ee 	bl	8000b38 <__aeabi_dcmpgt>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 8098 	beq.w	8005894 <scaraInitScurve+0x3fc>
		 no_phases = 5;
 8005764:	2305      	movs	r3, #5
 8005766:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = v_design/a_design;
 800576a:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 800576e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005772:	f7fb f87b 	bl	800086c <__aeabi_ddiv>
 8005776:	4603      	mov	r3, r0
 8005778:	460c      	mov	r4, r1
 800577a:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 tc = total_s/v_design - 2*tm;
 800577e:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8005782:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005786:	f7fb f871 	bl	800086c <__aeabi_ddiv>
 800578a:	4603      	mov	r3, r0
 800578c:	460c      	mov	r4, r1
 800578e:	4625      	mov	r5, r4
 8005790:	461c      	mov	r4, r3
 8005792:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	f7fa fd87 	bl	80002ac <__adddf3>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	4620      	mov	r0, r4
 80057a4:	4629      	mov	r1, r5
 80057a6:	f7fa fd7f 	bl	80002a8 <__aeabi_dsub>
 80057aa:	4603      	mov	r3, r0
 80057ac:	460c      	mov	r4, r1
 80057ae:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 // Check condition 5 phase ---> 4 phase
		 if (tc < 0.0) {
 80057b2:	f04f 0200 	mov.w	r2, #0
 80057b6:	f04f 0300 	mov.w	r3, #0
 80057ba:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80057be:	f7fb f99d 	bl	8000afc <__aeabi_dcmplt>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d022      	beq.n	800580e <scaraInitScurve+0x376>
			 tc = 0;
 80057c8:	f04f 0300 	mov.w	r3, #0
 80057cc:	f04f 0400 	mov.w	r4, #0
 80057d0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
			 no_phases = 4;
 80057d4:	2304      	movs	r3, #4
 80057d6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			 tm = sqrt(total_s/(2*a_design));
 80057da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	f7fa fd63 	bl	80002ac <__adddf3>
 80057e6:	4603      	mov	r3, r0
 80057e8:	460c      	mov	r4, r1
 80057ea:	461a      	mov	r2, r3
 80057ec:	4623      	mov	r3, r4
 80057ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80057f2:	f7fb f83b 	bl	800086c <__aeabi_ddiv>
 80057f6:	4603      	mov	r3, r0
 80057f8:	460c      	mov	r4, r1
 80057fa:	ec44 3b17 	vmov	d7, r3, r4
 80057fe:	eeb0 0a47 	vmov.f32	s0, s14
 8005802:	eef0 0a67 	vmov.f32	s1, s15
 8005806:	f011 fac9 	bl	8016d9c <sqrt>
 800580a:	ed87 0b2a 	vstr	d0, [r7, #168]	; 0xa8
		 }
		 if (tm < 0.001) {
 800580e:	a31f      	add	r3, pc, #124	; (adr r3, 800588c <scaraInitScurve+0x3f4>)
 8005810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005814:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005818:	f7fb f970 	bl	8000afc <__aeabi_dcmplt>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d006      	beq.n	8005830 <scaraInitScurve+0x398>
			 j_max = 0;
 8005822:	f04f 0300 	mov.w	r3, #0
 8005826:	f04f 0400 	mov.w	r4, #0
 800582a:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
 800582e:	e009      	b.n	8005844 <scaraInitScurve+0x3ac>
		 } else {
			 j_max = a_design/tm;
 8005830:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005834:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005838:	f7fb f818 	bl	800086c <__aeabi_ddiv>
 800583c:	4603      	mov	r3, r0
 800583e:	460c      	mov	r4, r1
 8005840:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 }
		 v_lim = a_design*tm;
 8005844:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005848:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800584c:	f7fa fee4 	bl	8000618 <__aeabi_dmul>
 8005850:	4603      	mov	r3, r0
 8005852:	460c      	mov	r4, r1
 8005854:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		 tf    = 4*tm + tc;
 8005858:	f04f 0200 	mov.w	r2, #0
 800585c:	4b08      	ldr	r3, [pc, #32]	; (8005880 <scaraInitScurve+0x3e8>)
 800585e:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005862:	f7fa fed9 	bl	8000618 <__aeabi_dmul>
 8005866:	4603      	mov	r3, r0
 8005868:	460c      	mov	r4, r1
 800586a:	461a      	mov	r2, r3
 800586c:	4623      	mov	r3, r4
 800586e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005872:	f7fa fd1b 	bl	80002ac <__adddf3>
 8005876:	4603      	mov	r3, r0
 8005878:	460c      	mov	r4, r1
 800587a:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
 800587e:	e029      	b.n	80058d4 <scaraInitScurve+0x43c>
 8005880:	40100000 	.word	0x40100000
 8005884:	9abcaf48 	.word	0x9abcaf48
 8005888:	3e7ad7f2 	.word	0x3e7ad7f2
 800588c:	d2f1a9fc 	.word	0xd2f1a9fc
 8005890:	3f50624d 	.word	0x3f50624d
	 } else {
		 j_max = 0;
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	f04f 0400 	mov.w	r4, #0
 800589c:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 tc = 0;
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	f04f 0400 	mov.w	r4, #0
 80058a8:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 no_phases = 4;
 80058ac:	2304      	movs	r3, #4
 80058ae:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = tf / 4;
 80058b2:	f04f 0200 	mov.w	r2, #0
 80058b6:	4ba0      	ldr	r3, [pc, #640]	; (8005b38 <scaraInitScurve+0x6a0>)
 80058b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80058bc:	f7fa ffd6 	bl	800086c <__aeabi_ddiv>
 80058c0:	4603      	mov	r3, r0
 80058c2:	460c      	mov	r4, r1
 80058c4:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 v_lim = 0;
 80058c8:	f04f 0300 	mov.w	r3, #0
 80058cc:	f04f 0400 	mov.w	r4, #0
 80058d0:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	 }

	 no_sample = ceil(tf / T_SAMPLING);
 80058d4:	a396      	add	r3, pc, #600	; (adr r3, 8005b30 <scaraInitScurve+0x698>)
 80058d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058da:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80058de:	f7fa ffc5 	bl	800086c <__aeabi_ddiv>
 80058e2:	4603      	mov	r3, r0
 80058e4:	460c      	mov	r4, r1
 80058e6:	ec44 3b17 	vmov	d7, r3, r4
 80058ea:	eeb0 0a47 	vmov.f32	s0, s14
 80058ee:	eef0 0a67 	vmov.f32	s1, s15
 80058f2:	f011 f905 	bl	8016b00 <ceil>
 80058f6:	ec54 3b10 	vmov	r3, r4, d0
 80058fa:	4618      	mov	r0, r3
 80058fc:	4621      	mov	r1, r4
 80058fe:	f7fb f963 	bl	8000bc8 <__aeabi_d2uiz>
 8005902:	4603      	mov	r3, r0
 8005904:	657b      	str	r3, [r7, #84]	; 0x54
	 v_1 = 0.5*j_max*tm*tm;
 8005906:	f04f 0200 	mov.w	r2, #0
 800590a:	4b8c      	ldr	r3, [pc, #560]	; (8005b3c <scaraInitScurve+0x6a4>)
 800590c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005910:	f7fa fe82 	bl	8000618 <__aeabi_dmul>
 8005914:	4603      	mov	r3, r0
 8005916:	460c      	mov	r4, r1
 8005918:	4618      	mov	r0, r3
 800591a:	4621      	mov	r1, r4
 800591c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005920:	f7fa fe7a 	bl	8000618 <__aeabi_dmul>
 8005924:	4603      	mov	r3, r0
 8005926:	460c      	mov	r4, r1
 8005928:	461a      	mov	r2, r3
 800592a:	4623      	mov	r3, r4
 800592c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005930:	f7fa fe72 	bl	8000618 <__aeabi_dmul>
 8005934:	4603      	mov	r3, r0
 8005936:	460c      	mov	r4, r1
 8005938:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 s_1 = j_max*tm*tm*tm/6;
 800593c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005940:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005944:	f7fa fe68 	bl	8000618 <__aeabi_dmul>
 8005948:	4603      	mov	r3, r0
 800594a:	460c      	mov	r4, r1
 800594c:	4618      	mov	r0, r3
 800594e:	4621      	mov	r1, r4
 8005950:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005954:	f7fa fe60 	bl	8000618 <__aeabi_dmul>
 8005958:	4603      	mov	r3, r0
 800595a:	460c      	mov	r4, r1
 800595c:	4618      	mov	r0, r3
 800595e:	4621      	mov	r1, r4
 8005960:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005964:	f7fa fe58 	bl	8000618 <__aeabi_dmul>
 8005968:	4603      	mov	r3, r0
 800596a:	460c      	mov	r4, r1
 800596c:	4618      	mov	r0, r3
 800596e:	4621      	mov	r1, r4
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	4b72      	ldr	r3, [pc, #456]	; (8005b40 <scaraInitScurve+0x6a8>)
 8005976:	f7fa ff79 	bl	800086c <__aeabi_ddiv>
 800597a:	4603      	mov	r3, r0
 800597c:	460c      	mov	r4, r1
 800597e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	 v_2 = j_max*tm*tm;
 8005982:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005986:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800598a:	f7fa fe45 	bl	8000618 <__aeabi_dmul>
 800598e:	4603      	mov	r3, r0
 8005990:	460c      	mov	r4, r1
 8005992:	461a      	mov	r2, r3
 8005994:	4623      	mov	r3, r4
 8005996:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800599a:	f7fa fe3d 	bl	8000618 <__aeabi_dmul>
 800599e:	4603      	mov	r3, r0
 80059a0:	460c      	mov	r4, r1
 80059a2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	 s_2 = v_2*tm;
 80059a6:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80059aa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80059ae:	f7fa fe33 	bl	8000618 <__aeabi_dmul>
 80059b2:	4603      	mov	r3, r0
 80059b4:	460c      	mov	r4, r1
 80059b6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	 v_3 = v_2;
 80059ba:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80059be:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	 s_3 = s_2 + v_2*tc;
 80059c2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80059c6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80059ca:	f7fa fe25 	bl	8000618 <__aeabi_dmul>
 80059ce:	4603      	mov	r3, r0
 80059d0:	460c      	mov	r4, r1
 80059d2:	461a      	mov	r2, r3
 80059d4:	4623      	mov	r3, r4
 80059d6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80059da:	f7fa fc67 	bl	80002ac <__adddf3>
 80059de:	4603      	mov	r3, r0
 80059e0:	460c      	mov	r4, r1
 80059e2:	e9c7 3408 	strd	r3, r4, [r7, #32]
	 v_4 = v_1;
 80059e6:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80059ea:	e9c7 3406 	strd	r3, r4, [r7, #24]
	 s_4 = s_3 + s_2 - s_1;
 80059ee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059f2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80059f6:	f7fa fc59 	bl	80002ac <__adddf3>
 80059fa:	4603      	mov	r3, r0
 80059fc:	460c      	mov	r4, r1
 80059fe:	4618      	mov	r0, r3
 8005a00:	4621      	mov	r1, r4
 8005a02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a06:	f7fa fc4f 	bl	80002a8 <__aeabi_dsub>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	460c      	mov	r4, r1
 8005a0e:	e9c7 3404 	strd	r3, r4, [r7, #16]

	 scurve->Tc = tc;
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8005a18:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	 scurve->Tf = tf;
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005a22:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	 scurve->Tm = tm;
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005a2c:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 scurve->a_design = a_design;
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005a36:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 scurve->v_design = v_design;
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 8005a40:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 scurve->v_lim = v_lim;
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005a4a:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 scurve->v0 = v0;
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005a54:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 scurve->v1 = v1;
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8005a5e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 scurve->j_max = j_max;
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8005a68:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 scurve->s0   = q0;
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005a72:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 scurve->s1   = q1;
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8005a7c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 scurve->num_of_phase = no_phases;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8005a86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 scurve->num_of_sampling = no_sample;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a8e:	669a      	str	r2, [r3, #104]	; 0x68
	 scurve->total_s = total_s;
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005a96:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	 scurve->dir = dir;
 8005a9a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005a9e:	f7fb f86b 	bl	8000b78 <__aeabi_d2iz>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	b25a      	sxtb	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	701a      	strb	r2, [r3, #0]

	 scurve->a_current = 0;
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	f04f 0300 	mov.w	r3, #0
 8005ab0:	f04f 0400 	mov.w	r4, #0
 8005ab4:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	 scurve->v_current = 0;
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	f04f 0400 	mov.w	r4, #0
 8005ac2:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	 scurve->s_current = 0;
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	f04f 0400 	mov.w	r4, #0
 8005ad0:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	 scurve->v_1 = v_1;
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005ada:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	 scurve->v_2 = v_2;
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8005ae4:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	 scurve->v_3 = v_3;
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005aee:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	 scurve->v_4 = v_4;
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8005af8:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	 scurve->s_1 = s_1;
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005b02:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	 scurve->s_2 = s_2;
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005b0c:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	 scurve->s_3 = s_3;
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005b16:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	 scurve->s_4 = s_4;
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005b20:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

	 return SCARA_STATUS_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	37d8      	adds	r7, #216	; 0xd8
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	40000000 	.word	0x40000000
 8005b34:	3f847ae1 	.word	0x3f847ae1
 8005b38:	40100000 	.word	0x40100000
 8005b3c:	3fe00000 	.word	0x3fe00000
 8005b40:	40180000 	.word	0x40180000

08005b44 <scaraFlowDuty>:

SCARA_StatusTypeDef	scaraFlowDuty		(double time) {
 8005b44:	b5b0      	push	{r4, r5, r7, lr}
 8005b46:	b0cc      	sub	sp, #304	; 0x130
 8005b48:	af18      	add	r7, sp, #96	; 0x60
 8005b4a:	ed87 0b00 	vstr	d0, [r7]
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 8005b4e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005b52:	e9c7 3408 	strd	r3, r4, [r7, #32]
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 8005b56:	4ba1      	ldr	r3, [pc, #644]	; (8005ddc <scaraFlowDuty+0x298>)
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f040 80e2 	bne.w	8005d24 <scaraFlowDuty+0x1e0>
		double s, angle, x, y, z;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 8005b60:	4b9e      	ldr	r3, [pc, #632]	; (8005ddc <scaraFlowDuty+0x298>)
 8005b62:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d11f      	bne.n	8005baa <scaraFlowDuty+0x66>
			status1 = scaraFlowLSPB(&(myDUTY.task.trajectory_3d.lspb), time);
 8005b6a:	ed97 0b00 	vldr	d0, [r7]
 8005b6e:	489c      	ldr	r0, [pc, #624]	; (8005de0 <scaraFlowDuty+0x29c>)
 8005b70:	f000 fb7e 	bl	8006270 <scaraFlowLSPB>
 8005b74:	4603      	mov	r3, r0
 8005b76:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			status2 = scaraFlowLSPB(&(myDUTY.task.trajectory_roll.lspb), time);
 8005b7a:	ed97 0b00 	vldr	d0, [r7]
 8005b7e:	4899      	ldr	r0, [pc, #612]	; (8005de4 <scaraFlowDuty+0x2a0>)
 8005b80:	f000 fb76 	bl	8006270 <scaraFlowLSPB>
 8005b84:	4603      	mov	r3, r0
 8005b86:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 8005b8a:	4b94      	ldr	r3, [pc, #592]	; (8005ddc <scaraFlowDuty+0x298>)
 8005b8c:	e9d3 3464 	ldrd	r3, r4, [r3, #400]	; 0x190
 8005b90:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			angle = myDUTY.task.trajectory_roll.lspb.s_current;
 8005b94:	4b91      	ldr	r3, [pc, #580]	; (8005ddc <scaraFlowDuty+0x298>)
 8005b96:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8005b9a:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
 8005b9e:	4b8f      	ldr	r3, [pc, #572]	; (8005ddc <scaraFlowDuty+0x298>)
 8005ba0:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8005ba4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8005ba8:	e026      	b.n	8005bf8 <scaraFlowDuty+0xb4>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 8005baa:	4b8c      	ldr	r3, [pc, #560]	; (8005ddc <scaraFlowDuty+0x298>)
 8005bac:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d11f      	bne.n	8005bf4 <scaraFlowDuty+0xb0>
			status1 = scaraFLowScurve(&(myDUTY.task.trajectory_3d.scurve), time);
 8005bb4:	ed97 0b00 	vldr	d0, [r7]
 8005bb8:	488b      	ldr	r0, [pc, #556]	; (8005de8 <scaraFlowDuty+0x2a4>)
 8005bba:	f000 fd05 	bl	80065c8 <scaraFLowScurve>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			status2 = scaraFLowScurve(&(myDUTY.task.trajectory_roll.scurve), time);
 8005bc4:	ed97 0b00 	vldr	d0, [r7]
 8005bc8:	4888      	ldr	r0, [pc, #544]	; (8005dec <scaraFlowDuty+0x2a8>)
 8005bca:	f000 fcfd 	bl	80065c8 <scaraFLowScurve>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 8005bd4:	4b81      	ldr	r3, [pc, #516]	; (8005ddc <scaraFlowDuty+0x298>)
 8005bd6:	e9d3 3498 	ldrd	r3, r4, [r3, #608]	; 0x260
 8005bda:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			angle = myDUTY.task.trajectory_roll.scurve.s_current;
 8005bde:	4b7f      	ldr	r3, [pc, #508]	; (8005ddc <scaraFlowDuty+0x298>)
 8005be0:	e9d3 34ee 	ldrd	r3, r4, [r3, #952]	; 0x3b8
 8005be4:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
 8005be8:	4b7c      	ldr	r3, [pc, #496]	; (8005ddc <scaraFlowDuty+0x298>)
 8005bea:	f893 32f0 	ldrb.w	r3, [r3, #752]	; 0x2f0
 8005bee:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8005bf2:	e001      	b.n	8005bf8 <scaraFlowDuty+0xb4>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005bf4:	2305      	movs	r3, #5
 8005bf6:	e218      	b.n	800602a <scaraFlowDuty+0x4e6>
		}

		if ( SCARA_STATUS_OK != status1) {
 8005bf8:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d002      	beq.n	8005c06 <scaraFlowDuty+0xc2>
			return status1;
 8005c00:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8005c04:	e211      	b.n	800602a <scaraFlowDuty+0x4e6>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005c06:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d002      	beq.n	8005c14 <scaraFlowDuty+0xd0>
			return status2;
 8005c0e:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005c12:	e20a      	b.n	800602a <scaraFlowDuty+0x4e6>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 8005c14:	4b71      	ldr	r3, [pc, #452]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c16:	7a1b      	ldrb	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d117      	bne.n	8005c4c <scaraFlowDuty+0x108>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 8005c1c:	ed97 0b30 	vldr	d0, [r7, #192]	; 0xc0
 8005c20:	4873      	ldr	r0, [pc, #460]	; (8005df0 <scaraFlowDuty+0x2ac>)
 8005c22:	f000 fa15 	bl	8006050 <scaraFlowLine>
 8005c26:	4603      	mov	r3, r0
 8005c28:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			x = myDUTY.task.path.line.x_current;
 8005c2c:	4b6b      	ldr	r3, [pc, #428]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c2e:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 8005c32:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			y = myDUTY.task.path.line.y_current;
 8005c36:	4b69      	ldr	r3, [pc, #420]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c38:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8005c3c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
			z = myDUTY.task.path.line.z_current;
 8005c40:	4b66      	ldr	r3, [pc, #408]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c42:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8005c46:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8005c4a:	e01d      	b.n	8005c88 <scaraFlowDuty+0x144>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 8005c4c:	4b63      	ldr	r3, [pc, #396]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c4e:	7a1b      	ldrb	r3, [r3, #8]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d117      	bne.n	8005c84 <scaraFlowDuty+0x140>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 8005c54:	ed97 0b30 	vldr	d0, [r7, #192]	; 0xc0
 8005c58:	4866      	ldr	r0, [pc, #408]	; (8005df4 <scaraFlowDuty+0x2b0>)
 8005c5a:	f000 fa81 	bl	8006160 <scaraFlowCircle>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			x = myDUTY.task.path.circle.x_current;
 8005c64:	4b5d      	ldr	r3, [pc, #372]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c66:	e9d3 343e 	ldrd	r3, r4, [r3, #248]	; 0xf8
 8005c6a:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			y = myDUTY.task.path.circle.y_current;
 8005c6e:	4b5b      	ldr	r3, [pc, #364]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c70:	e9d3 3440 	ldrd	r3, r4, [r3, #256]	; 0x100
 8005c74:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
			z = myDUTY.task.path.circle.z_current;
 8005c78:	4b58      	ldr	r3, [pc, #352]	; (8005ddc <scaraFlowDuty+0x298>)
 8005c7a:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 8005c7e:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8005c82:	e001      	b.n	8005c88 <scaraFlowDuty+0x144>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e1d0      	b.n	800602a <scaraFlowDuty+0x4e6>
		}

		positionCompute.x 		= x;
 8005c88:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8005c8c:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		positionCompute.y		= y;
 8005c90:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005c94:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		positionCompute.z 		= z;
 8005c98:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8005c9c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 8005ca0:	4b4e      	ldr	r3, [pc, #312]	; (8005ddc <scaraFlowDuty+0x298>)
 8005ca2:	e9d3 45f0 	ldrd	r4, r5, [r3, #960]	; 0x3c0
 8005ca6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fa fc4a 	bl	8000544 <__aeabi_i2d>
 8005cb0:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8005cb4:	f7fa fcb0 	bl	8000618 <__aeabi_dmul>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f7fa faf4 	bl	80002ac <__adddf3>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		positionCompute.q		= s;
 8005ccc:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8005cd0:	e9c7 3402 	strd	r3, r4, [r7, #8]
		positionCompute.total_time = myDUTY.time_total;
 8005cd4:	4b41      	ldr	r3, [pc, #260]	; (8005ddc <scaraFlowDuty+0x298>)
 8005cd6:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8005cda:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005cde:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		positionCompute.t		= time;
 8005ce2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005ce6:	e9c7 3408 	strd	r3, r4, [r7, #32]
		if ( FALSE == kinematicInverse(&positionCompute, positionCurrent)) {
 8005cea:	4c43      	ldr	r4, [pc, #268]	; (8005df8 <scaraFlowDuty+0x2b4>)
 8005cec:	f107 0508 	add.w	r5, r7, #8
 8005cf0:	4668      	mov	r0, sp
 8005cf2:	f104 0308 	add.w	r3, r4, #8
 8005cf6:	2260      	movs	r2, #96	; 0x60
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	f00c fd51 	bl	80127a0 <memcpy>
 8005cfe:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005d02:	4628      	mov	r0, r5
 8005d04:	f7fd f89c 	bl	8002e40 <kinematicInverse>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <scaraFlowDuty+0x1ce>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005d0e:	2307      	movs	r3, #7
 8005d10:	e18b      	b.n	800602a <scaraFlowDuty+0x4e6>
		} else {
			memcpy(&positionNext, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8005d12:	4b3a      	ldr	r3, [pc, #232]	; (8005dfc <scaraFlowDuty+0x2b8>)
 8005d14:	4618      	mov	r0, r3
 8005d16:	f107 0308 	add.w	r3, r7, #8
 8005d1a:	2268      	movs	r2, #104	; 0x68
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	f00c fd3f 	bl	80127a0 <memcpy>
 8005d22:	e181      	b.n	8006028 <scaraFlowDuty+0x4e4>
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 8005d24:	4b2d      	ldr	r3, [pc, #180]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	f040 817b 	bne.w	8006024 <scaraFlowDuty+0x4e0>
		double s0, s1, s2, s3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8005d2e:	4b2b      	ldr	r3, [pc, #172]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d30:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d16b      	bne.n	8005e10 <scaraFlowDuty+0x2cc>
			status1 = scaraFlowLSPB(&(myDUTY.joint.trajectory[0].lspb), time);
 8005d38:	ed97 0b00 	vldr	d0, [r7]
 8005d3c:	4830      	ldr	r0, [pc, #192]	; (8005e00 <scaraFlowDuty+0x2bc>)
 8005d3e:	f000 fa97 	bl	8006270 <scaraFlowLSPB>
 8005d42:	4603      	mov	r3, r0
 8005d44:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			status2 = scaraFlowLSPB(&(myDUTY.joint.trajectory[1].lspb), time);
 8005d48:	ed97 0b00 	vldr	d0, [r7]
 8005d4c:	482d      	ldr	r0, [pc, #180]	; (8005e04 <scaraFlowDuty+0x2c0>)
 8005d4e:	f000 fa8f 	bl	8006270 <scaraFlowLSPB>
 8005d52:	4603      	mov	r3, r0
 8005d54:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			status3 = scaraFlowLSPB(&(myDUTY.joint.trajectory[2].lspb), time);
 8005d58:	ed97 0b00 	vldr	d0, [r7]
 8005d5c:	482a      	ldr	r0, [pc, #168]	; (8005e08 <scaraFlowDuty+0x2c4>)
 8005d5e:	f000 fa87 	bl	8006270 <scaraFlowLSPB>
 8005d62:	4603      	mov	r3, r0
 8005d64:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
			status4 = scaraFlowLSPB(&(myDUTY.joint.trajectory[3].lspb), time);
 8005d68:	ed97 0b00 	vldr	d0, [r7]
 8005d6c:	4827      	ldr	r0, [pc, #156]	; (8005e0c <scaraFlowDuty+0x2c8>)
 8005d6e:	f000 fa7f 	bl	8006270 <scaraFlowLSPB>
 8005d72:	4603      	mov	r3, r0
 8005d74:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 8005d78:	4b18      	ldr	r3, [pc, #96]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d7a:	f893 33d0 	ldrb.w	r3, [r3, #976]	; 0x3d0
 8005d7e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 8005d82:	4b16      	ldr	r3, [pc, #88]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d84:	f893 3528 	ldrb.w	r3, [r3, #1320]	; 0x528
 8005d88:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 8005d8c:	4b13      	ldr	r3, [pc, #76]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d8e:	f893 3680 	ldrb.w	r3, [r3, #1664]	; 0x680
 8005d92:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 8005d96:	4b11      	ldr	r3, [pc, #68]	; (8005ddc <scaraFlowDuty+0x298>)
 8005d98:	f893 37d8 	ldrb.w	r3, [r3, #2008]	; 0x7d8
 8005d9c:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 8005da0:	4b0e      	ldr	r3, [pc, #56]	; (8005ddc <scaraFlowDuty+0x298>)
 8005da2:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8005da6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005daa:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8005dae:	4b0b      	ldr	r3, [pc, #44]	; (8005ddc <scaraFlowDuty+0x298>)
 8005db0:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8005db4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005db8:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8005dbc:	4b07      	ldr	r3, [pc, #28]	; (8005ddc <scaraFlowDuty+0x298>)
 8005dbe:	f503 63df 	add.w	r3, r3, #1784	; 0x6f8
 8005dc2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005dc6:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 8005dca:	4b04      	ldr	r3, [pc, #16]	; (8005ddc <scaraFlowDuty+0x298>)
 8005dcc:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 8005dd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005dd4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 8005dd8:	e072      	b.n	8005ec0 <scaraFlowDuty+0x37c>
 8005dda:	bf00      	nop
 8005ddc:	20005338 	.word	0x20005338
 8005de0:	20005450 	.word	0x20005450
 8005de4:	200055a8 	.word	0x200055a8
 8005de8:	200054d0 	.word	0x200054d0
 8005dec:	20005628 	.word	0x20005628
 8005df0:	20005348 	.word	0x20005348
 8005df4:	200053b8 	.word	0x200053b8
 8005df8:	20005cf0 	.word	0x20005cf0
 8005dfc:	20005d58 	.word	0x20005d58
 8005e00:	20005708 	.word	0x20005708
 8005e04:	20005860 	.word	0x20005860
 8005e08:	200059b8 	.word	0x200059b8
 8005e0c:	20005b10 	.word	0x20005b10

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8005e10:	4b88      	ldr	r3, [pc, #544]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e12:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d150      	bne.n	8005ebc <scaraFlowDuty+0x378>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 8005e1a:	ed97 0b00 	vldr	d0, [r7]
 8005e1e:	4886      	ldr	r0, [pc, #536]	; (8006038 <scaraFlowDuty+0x4f4>)
 8005e20:	f000 fbd2 	bl	80065c8 <scaraFLowScurve>
 8005e24:	4603      	mov	r3, r0
 8005e26:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 8005e2a:	ed97 0b00 	vldr	d0, [r7]
 8005e2e:	4883      	ldr	r0, [pc, #524]	; (800603c <scaraFlowDuty+0x4f8>)
 8005e30:	f000 fbca 	bl	80065c8 <scaraFLowScurve>
 8005e34:	4603      	mov	r3, r0
 8005e36:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 8005e3a:	ed97 0b00 	vldr	d0, [r7]
 8005e3e:	4880      	ldr	r0, [pc, #512]	; (8006040 <scaraFlowDuty+0x4fc>)
 8005e40:	f000 fbc2 	bl	80065c8 <scaraFLowScurve>
 8005e44:	4603      	mov	r3, r0
 8005e46:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 8005e4a:	ed97 0b00 	vldr	d0, [r7]
 8005e4e:	487d      	ldr	r0, [pc, #500]	; (8006044 <scaraFlowDuty+0x500>)
 8005e50:	f000 fbba 	bl	80065c8 <scaraFLowScurve>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 8005e5a:	4b76      	ldr	r3, [pc, #472]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e5c:	f893 3450 	ldrb.w	r3, [r3, #1104]	; 0x450
 8005e60:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 8005e64:	4b73      	ldr	r3, [pc, #460]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e66:	f893 35a8 	ldrb.w	r3, [r3, #1448]	; 0x5a8
 8005e6a:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 8005e6e:	4b71      	ldr	r3, [pc, #452]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e70:	f893 3700 	ldrb.w	r3, [r3, #1792]	; 0x700
 8005e74:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 8005e78:	4b6e      	ldr	r3, [pc, #440]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e7a:	f893 3858 	ldrb.w	r3, [r3, #2136]	; 0x858
 8005e7e:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 8005e82:	4b6c      	ldr	r3, [pc, #432]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e84:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 8005e88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e8c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 8005e90:	4b68      	ldr	r3, [pc, #416]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005e92:	f503 63ce 	add.w	r3, r3, #1648	; 0x670
 8005e96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e9a:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 8005e9e:	4b65      	ldr	r3, [pc, #404]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005ea0:	f503 63f9 	add.w	r3, r3, #1992	; 0x7c8
 8005ea4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ea8:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 8005eac:	4b61      	ldr	r3, [pc, #388]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005eae:	f503 6312 	add.w	r3, r3, #2336	; 0x920
 8005eb2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005eb6:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 8005eba:	e001      	b.n	8005ec0 <scaraFlowDuty+0x37c>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005ebc:	2305      	movs	r3, #5
 8005ebe:	e0b4      	b.n	800602a <scaraFlowDuty+0x4e6>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 8005ec0:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <scaraFlowDuty+0x38a>
			return status1;
 8005ec8:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8005ecc:	e0ad      	b.n	800602a <scaraFlowDuty+0x4e6>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005ece:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <scaraFlowDuty+0x398>
			return status2;
 8005ed6:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005eda:	e0a6      	b.n	800602a <scaraFlowDuty+0x4e6>
		}
		if ( SCARA_STATUS_OK != status3) {
 8005edc:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <scaraFlowDuty+0x3a6>
			return status3;
 8005ee4:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8005ee8:	e09f      	b.n	800602a <scaraFlowDuty+0x4e6>
		}
		if ( SCARA_STATUS_OK != status4) {
 8005eea:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <scaraFlowDuty+0x3b4>
			return status4;
 8005ef2:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8005ef6:	e098      	b.n	800602a <scaraFlowDuty+0x4e6>
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 8005ef8:	4b4e      	ldr	r3, [pc, #312]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005efa:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8005efe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f02:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fa fb1c 	bl	8000544 <__aeabi_i2d>
 8005f0c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005f10:	f7fa fb82 	bl	8000618 <__aeabi_dmul>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	4620      	mov	r0, r4
 8005f1a:	4629      	mov	r1, r5
 8005f1c:	f7fa f9c6 	bl	80002ac <__adddf3>
 8005f20:	4603      	mov	r3, r0
 8005f22:	460c      	mov	r4, r1
 8005f24:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 8005f28:	4b42      	ldr	r3, [pc, #264]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005f2a:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8005f2e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f32:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fa fb04 	bl	8000544 <__aeabi_i2d>
 8005f3c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005f40:	f7fa fb6a 	bl	8000618 <__aeabi_dmul>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa f9ae 	bl	80002ac <__adddf3>
 8005f50:	4603      	mov	r3, r0
 8005f52:	460c      	mov	r4, r1
 8005f54:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 8005f58:	4b36      	ldr	r3, [pc, #216]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005f5a:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8005f5e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f62:	f997 3075 	ldrsb.w	r3, [r7, #117]	; 0x75
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fa faec 	bl	8000544 <__aeabi_i2d>
 8005f6c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005f70:	f7fa fb52 	bl	8000618 <__aeabi_dmul>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4620      	mov	r0, r4
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	f7fa f996 	bl	80002ac <__adddf3>
 8005f80:	4603      	mov	r3, r0
 8005f82:	460c      	mov	r4, r1
 8005f84:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 8005f88:	4b2a      	ldr	r3, [pc, #168]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005f8a:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8005f8e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f92:	f997 3074 	ldrsb.w	r3, [r7, #116]	; 0x74
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7fa fad4 	bl	8000544 <__aeabi_i2d>
 8005f9c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005fa0:	f7fa fb3a 	bl	8000618 <__aeabi_dmul>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4620      	mov	r0, r4
 8005faa:	4629      	mov	r1, r5
 8005fac:	f7fa f97e 	bl	80002ac <__adddf3>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	460c      	mov	r4, r1
 8005fb4:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		positionCompute.total_time = myDUTY.time_total;
 8005fb8:	4b1e      	ldr	r3, [pc, #120]	; (8006034 <scaraFlowDuty+0x4f0>)
 8005fba:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8005fbe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005fc2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		positionCompute.t		= time;
 8005fc6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005fca:	e9c7 3408 	strd	r3, r4, [r7, #32]
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 8005fce:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8005fd2:	ed97 6b16 	vldr	d6, [r7, #88]	; 0x58
 8005fd6:	ed97 5b18 	vldr	d5, [r7, #96]	; 0x60
 8005fda:	ed97 4b1a 	vldr	d4, [r7, #104]	; 0x68
 8005fde:	eeb0 3a44 	vmov.f32	s6, s8
 8005fe2:	eef0 3a64 	vmov.f32	s7, s9
 8005fe6:	eeb0 2a45 	vmov.f32	s4, s10
 8005fea:	eef0 2a65 	vmov.f32	s5, s11
 8005fee:	eeb0 1a46 	vmov.f32	s2, s12
 8005ff2:	eef0 1a66 	vmov.f32	s3, s13
 8005ff6:	eeb0 0a47 	vmov.f32	s0, s14
 8005ffa:	eef0 0a67 	vmov.f32	s1, s15
 8005ffe:	f001 f9c7 	bl	8007390 <scaraCheckWorkSpace4>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d001      	beq.n	800600c <scaraFlowDuty+0x4c8>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8006008:	2307      	movs	r3, #7
 800600a:	e00e      	b.n	800602a <scaraFlowDuty+0x4e6>
		} else {
			memcpy(&positionNext, &positionCompute, sizeof(SCARA_PositionTypeDef));
 800600c:	4b0e      	ldr	r3, [pc, #56]	; (8006048 <scaraFlowDuty+0x504>)
 800600e:	4618      	mov	r0, r3
 8006010:	f107 0308 	add.w	r3, r7, #8
 8006014:	2268      	movs	r2, #104	; 0x68
 8006016:	4619      	mov	r1, r3
 8006018:	f00c fbc2 	bl	80127a0 <memcpy>
		}
		kinematicForward(&positionNext);
 800601c:	480a      	ldr	r0, [pc, #40]	; (8006048 <scaraFlowDuty+0x504>)
 800601e:	f7fc fdd7 	bl	8002bd0 <kinematicForward>
 8006022:	e001      	b.n	8006028 <scaraFlowDuty+0x4e4>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8006024:	2302      	movs	r3, #2
 8006026:	e000      	b.n	800602a <scaraFlowDuty+0x4e6>
	}

	return SCARA_STATUS_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	37d0      	adds	r7, #208	; 0xd0
 800602e:	46bd      	mov	sp, r7
 8006030:	bdb0      	pop	{r4, r5, r7, pc}
 8006032:	bf00      	nop
 8006034:	20005338 	.word	0x20005338
 8006038:	20005788 	.word	0x20005788
 800603c:	200058e0 	.word	0x200058e0
 8006040:	20005a38 	.word	0x20005a38
 8006044:	20005b90 	.word	0x20005b90
 8006048:	20005d58 	.word	0x20005d58
 800604c:	00000000 	.word	0x00000000

08006050 <scaraFlowLine>:

SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 8006050:	b5b0      	push	{r4, r5, r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8006062:	a33d      	add	r3, pc, #244	; (adr r3, 8006158 <scaraFlowLine+0x108>)
 8006064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006068:	f7fa fd66 	bl	8000b38 <__aeabi_dcmpgt>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d05a      	beq.n	8006128 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800607e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006082:	f7fa fac9 	bl	8000618 <__aeabi_dmul>
 8006086:	4602      	mov	r2, r0
 8006088:	460b      	mov	r3, r1
 800608a:	4610      	mov	r0, r2
 800608c:	4619      	mov	r1, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006094:	f7fa fbea 	bl	800086c <__aeabi_ddiv>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	f7fa f904 	bl	80002ac <__adddf3>
 80060a4:	4603      	mov	r3, r0
 80060a6:	460c      	mov	r4, r1
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80060ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060be:	f7fa faab 	bl	8000618 <__aeabi_dmul>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4610      	mov	r0, r2
 80060c8:	4619      	mov	r1, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80060d0:	f7fa fbcc 	bl	800086c <__aeabi_ddiv>
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	4620      	mov	r0, r4
 80060da:	4629      	mov	r1, r5
 80060dc:	f7fa f8e6 	bl	80002ac <__adddf3>
 80060e0:	4603      	mov	r3, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80060f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060fa:	f7fa fa8d 	bl	8000618 <__aeabi_dmul>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	4610      	mov	r0, r2
 8006104:	4619      	mov	r1, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800610c:	f7fa fbae 	bl	800086c <__aeabi_ddiv>
 8006110:	4602      	mov	r2, r0
 8006112:	460b      	mov	r3, r1
 8006114:	4620      	mov	r0, r4
 8006116:	4629      	mov	r1, r5
 8006118:	f7fa f8c8 	bl	80002ac <__adddf3>
 800611c:	4603      	mov	r3, r0
 800611e:	460c      	mov	r4, r1
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
 8006126:	e011      	b.n	800614c <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current = line->y1;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current = line->z1;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bdb0      	pop	{r4, r5, r7, pc}
 8006156:	bf00      	nop
 8006158:	47ae147b 	.word	0x47ae147b
 800615c:	3f847ae1 	.word	0x3f847ae1

08006160 <scaraFlowCircle>:

SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 8006160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006164:	b086      	sub	sp, #24
 8006166:	af00      	add	r7, sp, #0
 8006168:	60f8      	str	r0, [r7, #12]
 800616a:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8006174:	461a      	mov	r2, r3
 8006176:	4623      	mov	r3, r4
 8006178:	e9d7 0100 	ldrd	r0, r1, [r7]
 800617c:	f7fa fb76 	bl	800086c <__aeabi_ddiv>
 8006180:	4603      	mov	r3, r0
 8006182:	460c      	mov	r4, r1
 8006184:	e9c7 3404 	strd	r3, r4, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f993 3000 	ldrsb.w	r3, [r3]
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7fa f9cf 	bl	8000544 <__aeabi_i2d>
 80061a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80061aa:	f7fa fa35 	bl	8000618 <__aeabi_dmul>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4650      	mov	r0, sl
 80061b4:	4659      	mov	r1, fp
 80061b6:	f7fa f879 	bl	80002ac <__adddf3>
 80061ba:	4602      	mov	r2, r0
 80061bc:	460b      	mov	r3, r1
 80061be:	ec43 2b17 	vmov	d7, r2, r3
 80061c2:	eeb0 0a47 	vmov.f32	s0, s14
 80061c6:	eef0 0a67 	vmov.f32	s1, s15
 80061ca:	f010 fd19 	bl	8016c00 <cos>
 80061ce:	ec53 2b10 	vmov	r2, r3, d0
 80061d2:	4640      	mov	r0, r8
 80061d4:	4649      	mov	r1, r9
 80061d6:	f7fa fa1f 	bl	8000618 <__aeabi_dmul>
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	4620      	mov	r0, r4
 80061e0:	4629      	mov	r1, r5
 80061e2:	f7fa f863 	bl	80002ac <__adddf3>
 80061e6:	4603      	mov	r3, r0
 80061e8:	460c      	mov	r4, r1
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f993 3000 	ldrsb.w	r3, [r3]
 8006208:	4618      	mov	r0, r3
 800620a:	f7fa f99b 	bl	8000544 <__aeabi_i2d>
 800620e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006212:	f7fa fa01 	bl	8000618 <__aeabi_dmul>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4650      	mov	r0, sl
 800621c:	4659      	mov	r1, fp
 800621e:	f7fa f845 	bl	80002ac <__adddf3>
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	ec43 2b17 	vmov	d7, r2, r3
 800622a:	eeb0 0a47 	vmov.f32	s0, s14
 800622e:	eef0 0a67 	vmov.f32	s1, s15
 8006232:	f010 fd29 	bl	8016c88 <sin>
 8006236:	ec53 2b10 	vmov	r2, r3, d0
 800623a:	4640      	mov	r0, r8
 800623c:	4649      	mov	r1, r9
 800623e:	f7fa f9eb 	bl	8000618 <__aeabi_dmul>
 8006242:	4602      	mov	r2, r0
 8006244:	460b      	mov	r3, r1
 8006246:	4620      	mov	r0, r4
 8006248:	4629      	mov	r1, r5
 800624a:	f7fa f82f 	bl	80002ac <__adddf3>
 800624e:	4603      	mov	r3, r0
 8006250:	460c      	mov	r4, r1
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3718      	adds	r7, #24
 800626a:	46bd      	mov	sp, r7
 800626c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006270 <scaraFlowLSPB>:

SCARA_StatusTypeDef	scaraFlowLSPB		(Trajectory_LSPB_TypeDef *lspb, double time) {
 8006270:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006274:	b08b      	sub	sp, #44	; 0x2c
 8006276:	af00      	add	r7, sp, #0
 8006278:	60f8      	str	r0, [r7, #12]
 800627a:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8006284:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800628e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8006298:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062a8:	f7fa fc3c 	bl	8000b24 <__aeabi_dcmpge>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d05b      	beq.n	800636a <scaraFlowLSPB+0xfa>
 80062b2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80062b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062ba:	f7fa fc29 	bl	8000b10 <__aeabi_dcmple>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d052      	beq.n	800636a <scaraFlowLSPB+0xfa>
		lspb->a_current		=	lspb->a_design;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80062dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062e0:	f7fa f99a 	bl	8000618 <__aeabi_dmul>
 80062e4:	4602      	mov	r2, r0
 80062e6:	460b      	mov	r3, r1
 80062e8:	4620      	mov	r0, r4
 80062ea:	4629      	mov	r1, r5
 80062ec:	f7f9 ffde 	bl	80002ac <__adddf3>
 80062f0:	4603      	mov	r3, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8006306:	e9d7 2300 	ldrd	r2, r3, [r7]
 800630a:	f7fa f985 	bl	8000618 <__aeabi_dmul>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	4620      	mov	r0, r4
 8006314:	4629      	mov	r1, r5
 8006316:	f7f9 ffc9 	bl	80002ac <__adddf3>
 800631a:	4603      	mov	r3, r0
 800631c:	460c      	mov	r4, r1
 800631e:	4625      	mov	r5, r4
 8006320:	461c      	mov	r4, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	4ba5      	ldr	r3, [pc, #660]	; (80065c4 <scaraFlowLSPB+0x354>)
 800632e:	f7fa f973 	bl	8000618 <__aeabi_dmul>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4610      	mov	r0, r2
 8006338:	4619      	mov	r1, r3
 800633a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800633e:	f7fa f96b 	bl	8000618 <__aeabi_dmul>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	4610      	mov	r0, r2
 8006348:	4619      	mov	r1, r3
 800634a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800634e:	f7fa f963 	bl	8000618 <__aeabi_dmul>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	4620      	mov	r0, r4
 8006358:	4629      	mov	r1, r5
 800635a:	f7f9 ffa7 	bl	80002ac <__adddf3>
 800635e:	4603      	mov	r3, r0
 8006360:	460c      	mov	r4, r1
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8006368:	e125      	b.n	80065b6 <scaraFlowLSPB+0x346>
	// Constant velocity
	} else if (ta <= time && time <= (tf - td)) {
 800636a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800636e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006372:	f7fa fbcd 	bl	8000b10 <__aeabi_dcmple>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d05e      	beq.n	800643a <scaraFlowLSPB+0x1ca>
 800637c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006380:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006384:	f7f9 ff90 	bl	80002a8 <__aeabi_dsub>
 8006388:	4602      	mov	r2, r0
 800638a:	460b      	mov	r3, r1
 800638c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006390:	f7fa fbbe 	bl	8000b10 <__aeabi_dcmple>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d04f      	beq.n	800643a <scaraFlowLSPB+0x1ca>
		lspb->a_current		=	0;
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	f04f 0300 	mov.w	r3, #0
 80063a0:	f04f 0400 	mov.w	r4, #0
 80063a4:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta/2 + lspb->v_lim*(time - ta/2);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80063c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063c4:	f7fa f928 	bl	8000618 <__aeabi_dmul>
 80063c8:	4602      	mov	r2, r0
 80063ca:	460b      	mov	r3, r1
 80063cc:	4610      	mov	r0, r2
 80063ce:	4619      	mov	r1, r3
 80063d0:	f04f 0200 	mov.w	r2, #0
 80063d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063d8:	f7fa fa48 	bl	800086c <__aeabi_ddiv>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4620      	mov	r0, r4
 80063e2:	4629      	mov	r1, r5
 80063e4:	f7f9 ff62 	bl	80002ac <__adddf3>
 80063e8:	4603      	mov	r3, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	4698      	mov	r8, r3
 80063ee:	46a1      	mov	r9, r4
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80063f6:	f04f 0200 	mov.w	r2, #0
 80063fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006402:	f7fa fa33 	bl	800086c <__aeabi_ddiv>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800640e:	f7f9 ff4b 	bl	80002a8 <__aeabi_dsub>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4620      	mov	r0, r4
 8006418:	4629      	mov	r1, r5
 800641a:	f7fa f8fd 	bl	8000618 <__aeabi_dmul>
 800641e:	4603      	mov	r3, r0
 8006420:	460c      	mov	r4, r1
 8006422:	461a      	mov	r2, r3
 8006424:	4623      	mov	r3, r4
 8006426:	4640      	mov	r0, r8
 8006428:	4649      	mov	r1, r9
 800642a:	f7f9 ff3f 	bl	80002ac <__adddf3>
 800642e:	4603      	mov	r3, r0
 8006430:	460c      	mov	r4, r1
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8006438:	e0bd      	b.n	80065b6 <scaraFlowLSPB+0x346>
	// Decelerate
	} else if ((tf - td) <= time && time <= tf) {
 800643a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800643e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006442:	f7f9 ff31 	bl	80002a8 <__aeabi_dsub>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800644e:	f7fa fb69 	bl	8000b24 <__aeabi_dcmpge>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 809a 	beq.w	800658e <scaraFlowLSPB+0x31e>
 800645a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800645e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006462:	f7fa fb55 	bl	8000b10 <__aeabi_dcmple>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 8090 	beq.w	800658e <scaraFlowLSPB+0x31e>
		lspb->a_current		=	-lspb->a_design;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006474:	4614      	mov	r4, r2
 8006476:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v1 + lspb->a_design*(tf - time);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 800648c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006490:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006494:	f7f9 ff08 	bl	80002a8 <__aeabi_dsub>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	4640      	mov	r0, r8
 800649e:	4649      	mov	r1, r9
 80064a0:	f7fa f8ba 	bl	8000618 <__aeabi_dmul>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4620      	mov	r0, r4
 80064aa:	4629      	mov	r1, r5
 80064ac:	f7f9 fefe 	bl	80002ac <__adddf3>
 80064b0:	4603      	mov	r3, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80064c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80064ce:	f7f9 feeb 	bl	80002a8 <__aeabi_dsub>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4640      	mov	r0, r8
 80064d8:	4649      	mov	r1, r9
 80064da:	f7fa f89d 	bl	8000618 <__aeabi_dmul>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4620      	mov	r0, r4
 80064e4:	4629      	mov	r1, r5
 80064e6:	f7f9 fedf 	bl	80002a8 <__aeabi_dsub>
 80064ea:	4603      	mov	r3, r0
 80064ec:	460c      	mov	r4, r1
 80064ee:	461d      	mov	r5, r3
 80064f0:	4626      	mov	r6, r4
								- (lspb->v_lim - lspb->v1)*(tf - time)*(tf - time)/(2*td);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80064fe:	461a      	mov	r2, r3
 8006500:	4623      	mov	r3, r4
 8006502:	f7f9 fed1 	bl	80002a8 <__aeabi_dsub>
 8006506:	4603      	mov	r3, r0
 8006508:	460c      	mov	r4, r1
 800650a:	4698      	mov	r8, r3
 800650c:	46a1      	mov	r9, r4
 800650e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006512:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006516:	f7f9 fec7 	bl	80002a8 <__aeabi_dsub>
 800651a:	4603      	mov	r3, r0
 800651c:	460c      	mov	r4, r1
 800651e:	461a      	mov	r2, r3
 8006520:	4623      	mov	r3, r4
 8006522:	4640      	mov	r0, r8
 8006524:	4649      	mov	r1, r9
 8006526:	f7fa f877 	bl	8000618 <__aeabi_dmul>
 800652a:	4603      	mov	r3, r0
 800652c:	460c      	mov	r4, r1
 800652e:	4698      	mov	r8, r3
 8006530:	46a1      	mov	r9, r4
 8006532:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006536:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800653a:	f7f9 feb5 	bl	80002a8 <__aeabi_dsub>
 800653e:	4603      	mov	r3, r0
 8006540:	460c      	mov	r4, r1
 8006542:	461a      	mov	r2, r3
 8006544:	4623      	mov	r3, r4
 8006546:	4640      	mov	r0, r8
 8006548:	4649      	mov	r1, r9
 800654a:	f7fa f865 	bl	8000618 <__aeabi_dmul>
 800654e:	4603      	mov	r3, r0
 8006550:	460c      	mov	r4, r1
 8006552:	4698      	mov	r8, r3
 8006554:	46a1      	mov	r9, r4
 8006556:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800655a:	4602      	mov	r2, r0
 800655c:	460b      	mov	r3, r1
 800655e:	f7f9 fea5 	bl	80002ac <__adddf3>
 8006562:	4603      	mov	r3, r0
 8006564:	460c      	mov	r4, r1
 8006566:	461a      	mov	r2, r3
 8006568:	4623      	mov	r3, r4
 800656a:	4640      	mov	r0, r8
 800656c:	4649      	mov	r1, r9
 800656e:	f7fa f97d 	bl	800086c <__aeabi_ddiv>
 8006572:	4603      	mov	r3, r0
 8006574:	460c      	mov	r4, r1
 8006576:	461a      	mov	r2, r3
 8006578:	4623      	mov	r3, r4
 800657a:	4628      	mov	r0, r5
 800657c:	4631      	mov	r1, r6
 800657e:	f7f9 fe93 	bl	80002a8 <__aeabi_dsub>
 8006582:	4603      	mov	r3, r0
 8006584:	460c      	mov	r4, r1
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 800658c:	e013      	b.n	80065b6 <scaraFlowLSPB+0x346>
	} else {
		lspb->a_current 	=	0;
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	f04f 0300 	mov.w	r3, #0
 8006594:	f04f 0400 	mov.w	r4, #0
 8006598:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	0;
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	f04f 0300 	mov.w	r3, #0
 80065a2:	f04f 0400 	mov.w	r4, #0
 80065a6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	372c      	adds	r7, #44	; 0x2c
 80065bc:	46bd      	mov	sp, r7
 80065be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065c2:	bf00      	nop
 80065c4:	3fe00000 	.word	0x3fe00000

080065c8 <scaraFLowScurve>:

SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 80065c8:	b5b0      	push	{r4, r5, r7, lr}
 80065ca:	b092      	sub	sp, #72	; 0x48
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6278      	str	r0, [r7, #36]	; 0x24
 80065d0:	ed87 0b06 	vstr	d0, [r7, #24]
	double j_max, tm, tc, t;

	j_max = scurve->j_max;
 80065d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80065da:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	tm	  = scurve->Tm;
 80065de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80065e4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tc	  = scurve->Tc;
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80065ee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	 // SCURVE 4 PHASE: tc = 0;
	 if ( 4 == scurve->num_of_phase) {
 80065f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065f8:	2b04      	cmp	r3, #4
 80065fa:	f040 8321 	bne.w	8006c40 <scaraFLowScurve+0x678>
		 // Phase 1
		 if ( (0.0f <= time) && ( time < tm)) {
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	f04f 0300 	mov.w	r3, #0
 8006606:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800660a:	f7fa fa8b 	bl	8000b24 <__aeabi_dcmpge>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d059      	beq.n	80066c8 <scaraFLowScurve+0x100>
 8006614:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006618:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800661c:	f7fa fa6e 	bl	8000afc <__aeabi_dcmplt>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d050      	beq.n	80066c8 <scaraFLowScurve+0x100>
			 t = time;
 8006626:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800662a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 800662e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006632:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006636:	f7f9 ffef 	bl	8000618 <__aeabi_dmul>
 800663a:	4603      	mov	r3, r0
 800663c:	460c      	mov	r4, r1
 800663e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006640:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8006644:	f04f 0200 	mov.w	r2, #0
 8006648:	4b93      	ldr	r3, [pc, #588]	; (8006898 <scaraFLowScurve+0x2d0>)
 800664a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800664e:	f7f9 ffe3 	bl	8000618 <__aeabi_dmul>
 8006652:	4603      	mov	r3, r0
 8006654:	460c      	mov	r4, r1
 8006656:	4618      	mov	r0, r3
 8006658:	4621      	mov	r1, r4
 800665a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800665e:	f7f9 ffdb 	bl	8000618 <__aeabi_dmul>
 8006662:	4603      	mov	r3, r0
 8006664:	460c      	mov	r4, r1
 8006666:	4618      	mov	r0, r3
 8006668:	4621      	mov	r1, r4
 800666a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800666e:	f7f9 ffd3 	bl	8000618 <__aeabi_dmul>
 8006672:	4603      	mov	r3, r0
 8006674:	460c      	mov	r4, r1
 8006676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006678:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 800667c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006680:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006684:	f7f9 ffc8 	bl	8000618 <__aeabi_dmul>
 8006688:	4603      	mov	r3, r0
 800668a:	460c      	mov	r4, r1
 800668c:	4618      	mov	r0, r3
 800668e:	4621      	mov	r1, r4
 8006690:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006694:	f7f9 ffc0 	bl	8000618 <__aeabi_dmul>
 8006698:	4603      	mov	r3, r0
 800669a:	460c      	mov	r4, r1
 800669c:	4618      	mov	r0, r3
 800669e:	4621      	mov	r1, r4
 80066a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066a4:	f7f9 ffb8 	bl	8000618 <__aeabi_dmul>
 80066a8:	4603      	mov	r3, r0
 80066aa:	460c      	mov	r4, r1
 80066ac:	4618      	mov	r0, r3
 80066ae:	4621      	mov	r1, r4
 80066b0:	f04f 0200 	mov.w	r2, #0
 80066b4:	4b79      	ldr	r3, [pc, #484]	; (800689c <scaraFLowScurve+0x2d4>)
 80066b6:	f7fa f8d9 	bl	800086c <__aeabi_ddiv>
 80066ba:	4603      	mov	r3, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c0:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80066c4:	f000 be56 	b.w	8007374 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 80066c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066cc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80066d0:	f7fa fa1e 	bl	8000b10 <__aeabi_dcmple>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 80e2 	beq.w	80068a0 <scaraFLowScurve+0x2d8>
 80066dc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80066e0:	4602      	mov	r2, r0
 80066e2:	460b      	mov	r3, r1
 80066e4:	f7f9 fde2 	bl	80002ac <__adddf3>
 80066e8:	4603      	mov	r3, r0
 80066ea:	460c      	mov	r4, r1
 80066ec:	461a      	mov	r2, r3
 80066ee:	4623      	mov	r3, r4
 80066f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066f4:	f7fa fa02 	bl	8000afc <__aeabi_dcmplt>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 80d0 	beq.w	80068a0 <scaraFLowScurve+0x2d8>
			 t = time - tm;
 8006700:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006704:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006708:	f7f9 fdce 	bl	80002a8 <__aeabi_dsub>
 800670c:	4603      	mov	r3, r0
 800670e:	460c      	mov	r4, r1
 8006710:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8006714:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006718:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800671c:	f7f9 ff7c 	bl	8000618 <__aeabi_dmul>
 8006720:	4603      	mov	r3, r0
 8006722:	460c      	mov	r4, r1
 8006724:	4625      	mov	r5, r4
 8006726:	461c      	mov	r4, r3
 8006728:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800672c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006730:	f7f9 ff72 	bl	8000618 <__aeabi_dmul>
 8006734:	4602      	mov	r2, r0
 8006736:	460b      	mov	r3, r1
 8006738:	4620      	mov	r0, r4
 800673a:	4629      	mov	r1, r5
 800673c:	f7f9 fdb4 	bl	80002a8 <__aeabi_dsub>
 8006740:	4603      	mov	r3, r0
 8006742:	460c      	mov	r4, r1
 8006744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006746:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 800674a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674c:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8006750:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006754:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006758:	f7f9 ff5e 	bl	8000618 <__aeabi_dmul>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4610      	mov	r0, r2
 8006762:	4619      	mov	r1, r3
 8006764:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006768:	f7f9 ff56 	bl	8000618 <__aeabi_dmul>
 800676c:	4602      	mov	r2, r0
 800676e:	460b      	mov	r3, r1
 8006770:	4620      	mov	r0, r4
 8006772:	4629      	mov	r1, r5
 8006774:	f7f9 fd9a 	bl	80002ac <__adddf3>
 8006778:	4603      	mov	r3, r0
 800677a:	460c      	mov	r4, r1
 800677c:	4625      	mov	r5, r4
 800677e:	461c      	mov	r4, r3
 8006780:	f04f 0200 	mov.w	r2, #0
 8006784:	4b44      	ldr	r3, [pc, #272]	; (8006898 <scaraFLowScurve+0x2d0>)
 8006786:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800678a:	f7f9 ff45 	bl	8000618 <__aeabi_dmul>
 800678e:	4602      	mov	r2, r0
 8006790:	460b      	mov	r3, r1
 8006792:	4610      	mov	r0, r2
 8006794:	4619      	mov	r1, r3
 8006796:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800679a:	f7f9 ff3d 	bl	8000618 <__aeabi_dmul>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4610      	mov	r0, r2
 80067a4:	4619      	mov	r1, r3
 80067a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067aa:	f7f9 ff35 	bl	8000618 <__aeabi_dmul>
 80067ae:	4602      	mov	r2, r0
 80067b0:	460b      	mov	r3, r1
 80067b2:	4620      	mov	r0, r4
 80067b4:	4629      	mov	r1, r5
 80067b6:	f7f9 fd77 	bl	80002a8 <__aeabi_dsub>
 80067ba:	4603      	mov	r3, r0
 80067bc:	460c      	mov	r4, r1
 80067be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067c0:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 80067c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c6:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 80067d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067d4:	f7f9 ff20 	bl	8000618 <__aeabi_dmul>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4620      	mov	r0, r4
 80067de:	4629      	mov	r1, r5
 80067e0:	f7f9 fd64 	bl	80002ac <__adddf3>
 80067e4:	4603      	mov	r3, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	4625      	mov	r5, r4
 80067ea:	461c      	mov	r4, r3
 80067ec:	f04f 0200 	mov.w	r2, #0
 80067f0:	4b29      	ldr	r3, [pc, #164]	; (8006898 <scaraFLowScurve+0x2d0>)
 80067f2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80067f6:	f7f9 ff0f 	bl	8000618 <__aeabi_dmul>
 80067fa:	4602      	mov	r2, r0
 80067fc:	460b      	mov	r3, r1
 80067fe:	4610      	mov	r0, r2
 8006800:	4619      	mov	r1, r3
 8006802:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006806:	f7f9 ff07 	bl	8000618 <__aeabi_dmul>
 800680a:	4602      	mov	r2, r0
 800680c:	460b      	mov	r3, r1
 800680e:	4610      	mov	r0, r2
 8006810:	4619      	mov	r1, r3
 8006812:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006816:	f7f9 feff 	bl	8000618 <__aeabi_dmul>
 800681a:	4602      	mov	r2, r0
 800681c:	460b      	mov	r3, r1
 800681e:	4610      	mov	r0, r2
 8006820:	4619      	mov	r1, r3
 8006822:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006826:	f7f9 fef7 	bl	8000618 <__aeabi_dmul>
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	4620      	mov	r0, r4
 8006830:	4629      	mov	r1, r5
 8006832:	f7f9 fd3b 	bl	80002ac <__adddf3>
 8006836:	4603      	mov	r3, r0
 8006838:	460c      	mov	r4, r1
 800683a:	4625      	mov	r5, r4
 800683c:	461c      	mov	r4, r3
 800683e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006842:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006846:	f7f9 fee7 	bl	8000618 <__aeabi_dmul>
 800684a:	4602      	mov	r2, r0
 800684c:	460b      	mov	r3, r1
 800684e:	4610      	mov	r0, r2
 8006850:	4619      	mov	r1, r3
 8006852:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006856:	f7f9 fedf 	bl	8000618 <__aeabi_dmul>
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	4610      	mov	r0, r2
 8006860:	4619      	mov	r1, r3
 8006862:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006866:	f7f9 fed7 	bl	8000618 <__aeabi_dmul>
 800686a:	4602      	mov	r2, r0
 800686c:	460b      	mov	r3, r1
 800686e:	4610      	mov	r0, r2
 8006870:	4619      	mov	r1, r3
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	4b09      	ldr	r3, [pc, #36]	; (800689c <scaraFLowScurve+0x2d4>)
 8006878:	f7f9 fff8 	bl	800086c <__aeabi_ddiv>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4620      	mov	r0, r4
 8006882:	4629      	mov	r1, r5
 8006884:	f7f9 fd10 	bl	80002a8 <__aeabi_dsub>
 8006888:	4603      	mov	r3, r0
 800688a:	460c      	mov	r4, r1
 800688c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800688e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006892:	f000 bd6f 	b.w	8007374 <scaraFLowScurve+0xdac>
 8006896:	bf00      	nop
 8006898:	3fe00000 	.word	0x3fe00000
 800689c:	40180000 	.word	0x40180000
		 // Phase 3: does not exist
		 // Phase 4
		 } else if ( ((2*tm) <= time) && ( time < (3*tm)) ) {
 80068a0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	f7f9 fd00 	bl	80002ac <__adddf3>
 80068ac:	4603      	mov	r3, r0
 80068ae:	460c      	mov	r4, r1
 80068b0:	461a      	mov	r2, r3
 80068b2:	4623      	mov	r3, r4
 80068b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80068b8:	f7fa f934 	bl	8000b24 <__aeabi_dcmpge>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f000 80a2 	beq.w	8006a08 <scaraFLowScurve+0x440>
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	4b4c      	ldr	r3, [pc, #304]	; (80069fc <scaraFLowScurve+0x434>)
 80068ca:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80068ce:	f7f9 fea3 	bl	8000618 <__aeabi_dmul>
 80068d2:	4603      	mov	r3, r0
 80068d4:	460c      	mov	r4, r1
 80068d6:	461a      	mov	r2, r3
 80068d8:	4623      	mov	r3, r4
 80068da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80068de:	f7fa f90d 	bl	8000afc <__aeabi_dcmplt>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	f000 808f 	beq.w	8006a08 <scaraFLowScurve+0x440>
			 t = time - 2*tm;
 80068ea:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	f7f9 fcdb 	bl	80002ac <__adddf3>
 80068f6:	4603      	mov	r3, r0
 80068f8:	460c      	mov	r4, r1
 80068fa:	461a      	mov	r2, r3
 80068fc:	4623      	mov	r3, r4
 80068fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006902:	f7f9 fcd1 	bl	80002a8 <__aeabi_dsub>
 8006906:	4603      	mov	r3, r0
 8006908:	460c      	mov	r4, r1
 800690a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 800690e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006910:	613b      	str	r3, [r7, #16]
 8006912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006914:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800691e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006922:	f7f9 fe79 	bl	8000618 <__aeabi_dmul>
 8006926:	4603      	mov	r3, r0
 8006928:	460c      	mov	r4, r1
 800692a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800692c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2 - 0.5*j_max*t*t;
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8006936:	f04f 0200 	mov.w	r2, #0
 800693a:	4b31      	ldr	r3, [pc, #196]	; (8006a00 <scaraFLowScurve+0x438>)
 800693c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006940:	f7f9 fe6a 	bl	8000618 <__aeabi_dmul>
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	4610      	mov	r0, r2
 800694a:	4619      	mov	r1, r3
 800694c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006950:	f7f9 fe62 	bl	8000618 <__aeabi_dmul>
 8006954:	4602      	mov	r2, r0
 8006956:	460b      	mov	r3, r1
 8006958:	4610      	mov	r0, r2
 800695a:	4619      	mov	r1, r3
 800695c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006960:	f7f9 fe5a 	bl	8000618 <__aeabi_dmul>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	4620      	mov	r0, r4
 800696a:	4629      	mov	r1, r5
 800696c:	f7f9 fc9c 	bl	80002a8 <__aeabi_dsub>
 8006970:	4603      	mov	r3, r0
 8006972:	460c      	mov	r4, r1
 8006974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006976:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t - j_max*t*t*t/6;
 800697a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697c:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8006986:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800698a:	f7f9 fe45 	bl	8000618 <__aeabi_dmul>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4620      	mov	r0, r4
 8006994:	4629      	mov	r1, r5
 8006996:	f7f9 fc89 	bl	80002ac <__adddf3>
 800699a:	4603      	mov	r3, r0
 800699c:	460c      	mov	r4, r1
 800699e:	4625      	mov	r5, r4
 80069a0:	461c      	mov	r4, r3
 80069a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069a6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80069aa:	f7f9 fe35 	bl	8000618 <__aeabi_dmul>
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4610      	mov	r0, r2
 80069b4:	4619      	mov	r1, r3
 80069b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069ba:	f7f9 fe2d 	bl	8000618 <__aeabi_dmul>
 80069be:	4602      	mov	r2, r0
 80069c0:	460b      	mov	r3, r1
 80069c2:	4610      	mov	r0, r2
 80069c4:	4619      	mov	r1, r3
 80069c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069ca:	f7f9 fe25 	bl	8000618 <__aeabi_dmul>
 80069ce:	4602      	mov	r2, r0
 80069d0:	460b      	mov	r3, r1
 80069d2:	4610      	mov	r0, r2
 80069d4:	4619      	mov	r1, r3
 80069d6:	f04f 0200 	mov.w	r2, #0
 80069da:	4b0a      	ldr	r3, [pc, #40]	; (8006a04 <scaraFLowScurve+0x43c>)
 80069dc:	f7f9 ff46 	bl	800086c <__aeabi_ddiv>
 80069e0:	4602      	mov	r2, r0
 80069e2:	460b      	mov	r3, r1
 80069e4:	4620      	mov	r0, r4
 80069e6:	4629      	mov	r1, r5
 80069e8:	f7f9 fc5e 	bl	80002a8 <__aeabi_dsub>
 80069ec:	4603      	mov	r3, r0
 80069ee:	460c      	mov	r4, r1
 80069f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069f2:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80069f6:	f000 bcbd 	b.w	8007374 <scaraFLowScurve+0xdac>
 80069fa:	bf00      	nop
 80069fc:	40080000 	.word	0x40080000
 8006a00:	3fe00000 	.word	0x3fe00000
 8006a04:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm) <= time) && ( time < (4*tm)) ) {
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	4b88      	ldr	r3, [pc, #544]	; (8006c30 <scaraFLowScurve+0x668>)
 8006a0e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006a12:	f7f9 fe01 	bl	8000618 <__aeabi_dmul>
 8006a16:	4603      	mov	r3, r0
 8006a18:	460c      	mov	r4, r1
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	4623      	mov	r3, r4
 8006a1e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006a22:	f7fa f87f 	bl	8000b24 <__aeabi_dcmpge>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 80ec 	beq.w	8006c06 <scaraFLowScurve+0x63e>
 8006a2e:	f04f 0200 	mov.w	r2, #0
 8006a32:	4b80      	ldr	r3, [pc, #512]	; (8006c34 <scaraFLowScurve+0x66c>)
 8006a34:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006a38:	f7f9 fdee 	bl	8000618 <__aeabi_dmul>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	461a      	mov	r2, r3
 8006a42:	4623      	mov	r3, r4
 8006a44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006a48:	f7fa f858 	bl	8000afc <__aeabi_dcmplt>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 80d9 	beq.w	8006c06 <scaraFLowScurve+0x63e>
			 t = time - 3*tm;
 8006a54:	f04f 0200 	mov.w	r2, #0
 8006a58:	4b75      	ldr	r3, [pc, #468]	; (8006c30 <scaraFLowScurve+0x668>)
 8006a5a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006a5e:	f7f9 fddb 	bl	8000618 <__aeabi_dmul>
 8006a62:	4603      	mov	r3, r0
 8006a64:	460c      	mov	r4, r1
 8006a66:	461a      	mov	r2, r3
 8006a68:	4623      	mov	r3, r4
 8006a6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006a6e:	f7f9 fc1b 	bl	80002a8 <__aeabi_dsub>
 8006a72:	4603      	mov	r3, r0
 8006a74:	460c      	mov	r4, r1
 8006a76:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8006a7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a7c:	60bb      	str	r3, [r7, #8]
 8006a7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a80:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006a84:	60fb      	str	r3, [r7, #12]
 8006a86:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a8e:	f7f9 fdc3 	bl	8000618 <__aeabi_dmul>
 8006a92:	4603      	mov	r3, r0
 8006a94:	460c      	mov	r4, r1
 8006a96:	4625      	mov	r5, r4
 8006a98:	461c      	mov	r4, r3
 8006a9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a9e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006aa2:	f7f9 fdb9 	bl	8000618 <__aeabi_dmul>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4620      	mov	r0, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	f7f9 fbfd 	bl	80002ac <__adddf3>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ab8:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abe:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8006ac2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ac6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006aca:	f7f9 fda5 	bl	8000618 <__aeabi_dmul>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4610      	mov	r0, r2
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ada:	f7f9 fd9d 	bl	8000618 <__aeabi_dmul>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	4629      	mov	r1, r5
 8006ae6:	f7f9 fbdf 	bl	80002a8 <__aeabi_dsub>
 8006aea:	4603      	mov	r3, r0
 8006aec:	460c      	mov	r4, r1
 8006aee:	4625      	mov	r5, r4
 8006af0:	461c      	mov	r4, r3
 8006af2:	f04f 0200 	mov.w	r2, #0
 8006af6:	4b50      	ldr	r3, [pc, #320]	; (8006c38 <scaraFLowScurve+0x670>)
 8006af8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006afc:	f7f9 fd8c 	bl	8000618 <__aeabi_dmul>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4610      	mov	r0, r2
 8006b06:	4619      	mov	r1, r3
 8006b08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b0c:	f7f9 fd84 	bl	8000618 <__aeabi_dmul>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	4610      	mov	r0, r2
 8006b16:	4619      	mov	r1, r3
 8006b18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b1c:	f7f9 fd7c 	bl	8000618 <__aeabi_dmul>
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	4620      	mov	r0, r4
 8006b26:	4629      	mov	r1, r5
 8006b28:	f7f9 fbc0 	bl	80002ac <__adddf3>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b32:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8006b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b38:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3e:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 8006b42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b46:	f7f9 fd67 	bl	8000618 <__aeabi_dmul>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	4620      	mov	r0, r4
 8006b50:	4629      	mov	r1, r5
 8006b52:	f7f9 fbab 	bl	80002ac <__adddf3>
 8006b56:	4603      	mov	r3, r0
 8006b58:	460c      	mov	r4, r1
 8006b5a:	4625      	mov	r5, r4
 8006b5c:	461c      	mov	r4, r3
									- 0.5*j_max*tm*t*t
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	4b35      	ldr	r3, [pc, #212]	; (8006c38 <scaraFLowScurve+0x670>)
 8006b64:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006b68:	f7f9 fd56 	bl	8000618 <__aeabi_dmul>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	460b      	mov	r3, r1
 8006b70:	4610      	mov	r0, r2
 8006b72:	4619      	mov	r1, r3
 8006b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b78:	f7f9 fd4e 	bl	8000618 <__aeabi_dmul>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	4610      	mov	r0, r2
 8006b82:	4619      	mov	r1, r3
 8006b84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b88:	f7f9 fd46 	bl	8000618 <__aeabi_dmul>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4610      	mov	r0, r2
 8006b92:	4619      	mov	r1, r3
 8006b94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b98:	f7f9 fd3e 	bl	8000618 <__aeabi_dmul>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	4629      	mov	r1, r5
 8006ba4:	f7f9 fb80 	bl	80002a8 <__aeabi_dsub>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	460c      	mov	r4, r1
 8006bac:	4625      	mov	r5, r4
 8006bae:	461c      	mov	r4, r3
									+ j_max*t*t*t/6;
 8006bb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bb4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006bb8:	f7f9 fd2e 	bl	8000618 <__aeabi_dmul>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bc8:	f7f9 fd26 	bl	8000618 <__aeabi_dmul>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	4610      	mov	r0, r2
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bd8:	f7f9 fd1e 	bl	8000618 <__aeabi_dmul>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	4610      	mov	r0, r2
 8006be2:	4619      	mov	r1, r3
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	4b14      	ldr	r3, [pc, #80]	; (8006c3c <scaraFLowScurve+0x674>)
 8006bea:	f7f9 fe3f 	bl	800086c <__aeabi_ddiv>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	4629      	mov	r1, r5
 8006bf6:	f7f9 fb59 	bl	80002ac <__adddf3>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	460c      	mov	r4, r1
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8006bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c00:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006c04:	e3b6      	b.n	8007374 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 8006c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c08:	f04f 0300 	mov.w	r3, #0
 8006c0c:	f04f 0400 	mov.w	r4, #0
 8006c10:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 8006c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c16:	f04f 0300 	mov.w	r3, #0
 8006c1a:	f04f 0400 	mov.w	r4, #0
 8006c1e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8006c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c24:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8006c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c2a:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006c2e:	e3a1      	b.n	8007374 <scaraFLowScurve+0xdac>
 8006c30:	40080000 	.word	0x40080000
 8006c34:	40100000 	.word	0x40100000
 8006c38:	3fe00000 	.word	0x3fe00000
 8006c3c:	40180000 	.word	0x40180000
		 }

	 // SCURVE 5 PHASE: tc > 0
	 } else if ( 5 == scurve->num_of_phase) {
 8006c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c46:	2b05      	cmp	r3, #5
 8006c48:	f040 8392 	bne.w	8007370 <scaraFLowScurve+0xda8>
		 // Phase 1
		 if ( (0 <= time) && ( time < tm)) {
 8006c4c:	f04f 0200 	mov.w	r2, #0
 8006c50:	f04f 0300 	mov.w	r3, #0
 8006c54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c58:	f7f9 ff64 	bl	8000b24 <__aeabi_dcmpge>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d058      	beq.n	8006d14 <scaraFLowScurve+0x74c>
 8006c62:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006c6a:	f7f9 ff47 	bl	8000afc <__aeabi_dcmplt>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d04f      	beq.n	8006d14 <scaraFLowScurve+0x74c>
			 t = time;
 8006c74:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006c78:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8006c7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c80:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006c84:	f7f9 fcc8 	bl	8000618 <__aeabi_dmul>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c8e:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8006c92:	f04f 0200 	mov.w	r2, #0
 8006c96:	4b91      	ldr	r3, [pc, #580]	; (8006edc <scaraFLowScurve+0x914>)
 8006c98:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006c9c:	f7f9 fcbc 	bl	8000618 <__aeabi_dmul>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cac:	f7f9 fcb4 	bl	8000618 <__aeabi_dmul>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cbc:	f7f9 fcac 	bl	8000618 <__aeabi_dmul>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	460c      	mov	r4, r1
 8006cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc6:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 8006cca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006cd2:	f7f9 fca1 	bl	8000618 <__aeabi_dmul>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	460c      	mov	r4, r1
 8006cda:	4618      	mov	r0, r3
 8006cdc:	4621      	mov	r1, r4
 8006cde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ce2:	f7f9 fc99 	bl	8000618 <__aeabi_dmul>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	460c      	mov	r4, r1
 8006cea:	4618      	mov	r0, r3
 8006cec:	4621      	mov	r1, r4
 8006cee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cf2:	f7f9 fc91 	bl	8000618 <__aeabi_dmul>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	460c      	mov	r4, r1
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	4621      	mov	r1, r4
 8006cfe:	f04f 0200 	mov.w	r2, #0
 8006d02:	4b77      	ldr	r3, [pc, #476]	; (8006ee0 <scaraFLowScurve+0x918>)
 8006d04:	f7f9 fdb2 	bl	800086c <__aeabi_ddiv>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d0e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006d12:	e32f      	b.n	8007374 <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8006d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d18:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006d1c:	f7f9 fef8 	bl	8000b10 <__aeabi_dcmple>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 80de 	beq.w	8006ee4 <scaraFLowScurve+0x91c>
 8006d28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	f7f9 fabc 	bl	80002ac <__adddf3>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006d3c:	f7f9 fede 	bl	8000afc <__aeabi_dcmplt>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 80ce 	beq.w	8006ee4 <scaraFLowScurve+0x91c>
			 t = time - tm;
 8006d48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d4c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006d50:	f7f9 faaa 	bl	80002a8 <__aeabi_dsub>
 8006d54:	4603      	mov	r3, r0
 8006d56:	460c      	mov	r4, r1
 8006d58:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8006d5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d60:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006d64:	f7f9 fc58 	bl	8000618 <__aeabi_dmul>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	4625      	mov	r5, r4
 8006d6e:	461c      	mov	r4, r3
 8006d70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d74:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006d78:	f7f9 fc4e 	bl	8000618 <__aeabi_dmul>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4620      	mov	r0, r4
 8006d82:	4629      	mov	r1, r5
 8006d84:	f7f9 fa90 	bl	80002a8 <__aeabi_dsub>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d8e:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8006d98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d9c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006da0:	f7f9 fc3a 	bl	8000618 <__aeabi_dmul>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4610      	mov	r0, r2
 8006daa:	4619      	mov	r1, r3
 8006dac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006db0:	f7f9 fc32 	bl	8000618 <__aeabi_dmul>
 8006db4:	4602      	mov	r2, r0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4620      	mov	r0, r4
 8006dba:	4629      	mov	r1, r5
 8006dbc:	f7f9 fa76 	bl	80002ac <__adddf3>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	4625      	mov	r5, r4
 8006dc6:	461c      	mov	r4, r3
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	4b43      	ldr	r3, [pc, #268]	; (8006edc <scaraFLowScurve+0x914>)
 8006dce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006dd2:	f7f9 fc21 	bl	8000618 <__aeabi_dmul>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4610      	mov	r0, r2
 8006ddc:	4619      	mov	r1, r3
 8006dde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006de2:	f7f9 fc19 	bl	8000618 <__aeabi_dmul>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	4610      	mov	r0, r2
 8006dec:	4619      	mov	r1, r3
 8006dee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006df2:	f7f9 fc11 	bl	8000618 <__aeabi_dmul>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	f7f9 fa53 	bl	80002a8 <__aeabi_dsub>
 8006e02:	4603      	mov	r3, r0
 8006e04:	460c      	mov	r4, r1
 8006e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e08:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0e:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8006e18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e1c:	f7f9 fbfc 	bl	8000618 <__aeabi_dmul>
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	4620      	mov	r0, r4
 8006e26:	4629      	mov	r1, r5
 8006e28:	f7f9 fa40 	bl	80002ac <__adddf3>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	460c      	mov	r4, r1
 8006e30:	4625      	mov	r5, r4
 8006e32:	461c      	mov	r4, r3
 8006e34:	f04f 0200 	mov.w	r2, #0
 8006e38:	4b28      	ldr	r3, [pc, #160]	; (8006edc <scaraFLowScurve+0x914>)
 8006e3a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006e3e:	f7f9 fbeb 	bl	8000618 <__aeabi_dmul>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	4610      	mov	r0, r2
 8006e48:	4619      	mov	r1, r3
 8006e4a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e4e:	f7f9 fbe3 	bl	8000618 <__aeabi_dmul>
 8006e52:	4602      	mov	r2, r0
 8006e54:	460b      	mov	r3, r1
 8006e56:	4610      	mov	r0, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e5e:	f7f9 fbdb 	bl	8000618 <__aeabi_dmul>
 8006e62:	4602      	mov	r2, r0
 8006e64:	460b      	mov	r3, r1
 8006e66:	4610      	mov	r0, r2
 8006e68:	4619      	mov	r1, r3
 8006e6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e6e:	f7f9 fbd3 	bl	8000618 <__aeabi_dmul>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	4620      	mov	r0, r4
 8006e78:	4629      	mov	r1, r5
 8006e7a:	f7f9 fa17 	bl	80002ac <__adddf3>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	460c      	mov	r4, r1
 8006e82:	4625      	mov	r5, r4
 8006e84:	461c      	mov	r4, r3
 8006e86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e8a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006e8e:	f7f9 fbc3 	bl	8000618 <__aeabi_dmul>
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	4610      	mov	r0, r2
 8006e98:	4619      	mov	r1, r3
 8006e9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e9e:	f7f9 fbbb 	bl	8000618 <__aeabi_dmul>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	4610      	mov	r0, r2
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006eae:	f7f9 fbb3 	bl	8000618 <__aeabi_dmul>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	4619      	mov	r1, r3
 8006eba:	f04f 0200 	mov.w	r2, #0
 8006ebe:	4b08      	ldr	r3, [pc, #32]	; (8006ee0 <scaraFLowScurve+0x918>)
 8006ec0:	f7f9 fcd4 	bl	800086c <__aeabi_ddiv>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	4620      	mov	r0, r4
 8006eca:	4629      	mov	r1, r5
 8006ecc:	f7f9 f9ec 	bl	80002a8 <__aeabi_dsub>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ed6:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006eda:	e24b      	b.n	8007374 <scaraFLowScurve+0xdac>
 8006edc:	3fe00000 	.word	0x3fe00000
 8006ee0:	40180000 	.word	0x40180000
		 // Phase 3
		 } else if ( ((2*tm) <= time) && ( time < (2*tm + tc)) ) {
 8006ee4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006ee8:	4602      	mov	r2, r0
 8006eea:	460b      	mov	r3, r1
 8006eec:	f7f9 f9de 	bl	80002ac <__adddf3>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006ef8:	f7f9 fe14 	bl	8000b24 <__aeabi_dcmpge>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d04b      	beq.n	8006f9a <scaraFLowScurve+0x9d2>
 8006f02:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f06:	4602      	mov	r2, r0
 8006f08:	460b      	mov	r3, r1
 8006f0a:	f7f9 f9cf 	bl	80002ac <__adddf3>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	4610      	mov	r0, r2
 8006f14:	4619      	mov	r1, r3
 8006f16:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f1a:	f7f9 f9c7 	bl	80002ac <__adddf3>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f26:	f7f9 fde9 	bl	8000afc <__aeabi_dcmplt>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d034      	beq.n	8006f9a <scaraFLowScurve+0x9d2>
			 t = time - 2*tm;
 8006f30:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	f7f9 f9b8 	bl	80002ac <__adddf3>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	460c      	mov	r4, r1
 8006f40:	461a      	mov	r2, r3
 8006f42:	4623      	mov	r3, r4
 8006f44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f48:	f7f9 f9ae 	bl	80002a8 <__aeabi_dsub>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	0;
 8006f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	f04f 0400 	mov.w	r4, #0
 8006f5e:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2;
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 8006f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f6a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t;
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f70:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8006f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f76:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8006f7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f7e:	f7f9 fb4b 	bl	8000618 <__aeabi_dmul>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	4620      	mov	r0, r4
 8006f88:	4629      	mov	r1, r5
 8006f8a:	f7f9 f98f 	bl	80002ac <__adddf3>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	460c      	mov	r4, r1
 8006f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f94:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006f98:	e1ec      	b.n	8007374 <scaraFLowScurve+0xdac>
		 // Phase 4
		 } else if ( ((2*tm + tc) <= time) && ( time < (3*tm + tc)) ) {
 8006f9a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	f7f9 f983 	bl	80002ac <__adddf3>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006fb2:	f7f9 f97b 	bl	80002ac <__adddf3>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006fbe:	f7f9 fdb1 	bl	8000b24 <__aeabi_dcmpge>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 80af 	beq.w	8007128 <scaraFLowScurve+0xb60>
 8006fca:	f04f 0200 	mov.w	r2, #0
 8006fce:	4b53      	ldr	r3, [pc, #332]	; (800711c <scaraFLowScurve+0xb54>)
 8006fd0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006fd4:	f7f9 fb20 	bl	8000618 <__aeabi_dmul>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4619      	mov	r1, r3
 8006fe0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006fe4:	f7f9 f962 	bl	80002ac <__adddf3>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006ff0:	f7f9 fd84 	bl	8000afc <__aeabi_dcmplt>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 8096 	beq.w	8007128 <scaraFLowScurve+0xb60>
			 t = time - (2*tm + tc);
 8006ffc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	f7f9 f952 	bl	80002ac <__adddf3>
 8007008:	4603      	mov	r3, r0
 800700a:	460c      	mov	r4, r1
 800700c:	4618      	mov	r0, r3
 800700e:	4621      	mov	r1, r4
 8007010:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007014:	f7f9 f94a 	bl	80002ac <__adddf3>
 8007018:	4603      	mov	r3, r0
 800701a:	460c      	mov	r4, r1
 800701c:	461a      	mov	r2, r3
 800701e:	4623      	mov	r3, r4
 8007020:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007024:	f7f9 f940 	bl	80002a8 <__aeabi_dsub>
 8007028:	4603      	mov	r3, r0
 800702a:	460c      	mov	r4, r1
 800702c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8007030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007032:	603b      	str	r3, [r7, #0]
 8007034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007036:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800703a:	607b      	str	r3, [r7, #4]
 800703c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007040:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007044:	f7f9 fae8 	bl	8000618 <__aeabi_dmul>
 8007048:	4603      	mov	r3, r0
 800704a:	460c      	mov	r4, r1
 800704c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800704e:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_3 - 0.5*j_max*t*t;
 8007052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007054:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 8007058:	f04f 0200 	mov.w	r2, #0
 800705c:	4b30      	ldr	r3, [pc, #192]	; (8007120 <scaraFLowScurve+0xb58>)
 800705e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007062:	f7f9 fad9 	bl	8000618 <__aeabi_dmul>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	4610      	mov	r0, r2
 800706c:	4619      	mov	r1, r3
 800706e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007072:	f7f9 fad1 	bl	8000618 <__aeabi_dmul>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	4610      	mov	r0, r2
 800707c:	4619      	mov	r1, r3
 800707e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007082:	f7f9 fac9 	bl	8000618 <__aeabi_dmul>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4620      	mov	r0, r4
 800708c:	4629      	mov	r1, r5
 800708e:	f7f9 f90b 	bl	80002a8 <__aeabi_dsub>
 8007092:	4603      	mov	r3, r0
 8007094:	460c      	mov	r4, r1
 8007096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007098:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_3 + scurve->v_3*t - j_max*t*t*t/6;
 800709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709e:	e9d3 4528 	ldrd	r4, r5, [r3, #160]	; 0xa0
 80070a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a4:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 80070a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070ac:	f7f9 fab4 	bl	8000618 <__aeabi_dmul>
 80070b0:	4602      	mov	r2, r0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4620      	mov	r0, r4
 80070b6:	4629      	mov	r1, r5
 80070b8:	f7f9 f8f8 	bl	80002ac <__adddf3>
 80070bc:	4603      	mov	r3, r0
 80070be:	460c      	mov	r4, r1
 80070c0:	4625      	mov	r5, r4
 80070c2:	461c      	mov	r4, r3
 80070c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070c8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80070cc:	f7f9 faa4 	bl	8000618 <__aeabi_dmul>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4610      	mov	r0, r2
 80070d6:	4619      	mov	r1, r3
 80070d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070dc:	f7f9 fa9c 	bl	8000618 <__aeabi_dmul>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4610      	mov	r0, r2
 80070e6:	4619      	mov	r1, r3
 80070e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070ec:	f7f9 fa94 	bl	8000618 <__aeabi_dmul>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4610      	mov	r0, r2
 80070f6:	4619      	mov	r1, r3
 80070f8:	f04f 0200 	mov.w	r2, #0
 80070fc:	4b09      	ldr	r3, [pc, #36]	; (8007124 <scaraFLowScurve+0xb5c>)
 80070fe:	f7f9 fbb5 	bl	800086c <__aeabi_ddiv>
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	4620      	mov	r0, r4
 8007108:	4629      	mov	r1, r5
 800710a:	f7f9 f8cd 	bl	80002a8 <__aeabi_dsub>
 800710e:	4603      	mov	r3, r0
 8007110:	460c      	mov	r4, r1
 8007112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007114:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007118:	e12c      	b.n	8007374 <scaraFLowScurve+0xdac>
 800711a:	bf00      	nop
 800711c:	40080000 	.word	0x40080000
 8007120:	3fe00000 	.word	0x3fe00000
 8007124:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm + tc) <= time) && ( time < (4*tm + tc)) ) {
 8007128:	f04f 0200 	mov.w	r2, #0
 800712c:	4b94      	ldr	r3, [pc, #592]	; (8007380 <scaraFLowScurve+0xdb8>)
 800712e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007132:	f7f9 fa71 	bl	8000618 <__aeabi_dmul>
 8007136:	4602      	mov	r2, r0
 8007138:	460b      	mov	r3, r1
 800713a:	4610      	mov	r0, r2
 800713c:	4619      	mov	r1, r3
 800713e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007142:	f7f9 f8b3 	bl	80002ac <__adddf3>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800714e:	f7f9 fce9 	bl	8000b24 <__aeabi_dcmpge>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 80f6 	beq.w	8007346 <scaraFLowScurve+0xd7e>
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	4b89      	ldr	r3, [pc, #548]	; (8007384 <scaraFLowScurve+0xdbc>)
 8007160:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007164:	f7f9 fa58 	bl	8000618 <__aeabi_dmul>
 8007168:	4602      	mov	r2, r0
 800716a:	460b      	mov	r3, r1
 800716c:	4610      	mov	r0, r2
 800716e:	4619      	mov	r1, r3
 8007170:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007174:	f7f9 f89a 	bl	80002ac <__adddf3>
 8007178:	4602      	mov	r2, r0
 800717a:	460b      	mov	r3, r1
 800717c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007180:	f7f9 fcbc 	bl	8000afc <__aeabi_dcmplt>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 80dd 	beq.w	8007346 <scaraFLowScurve+0xd7e>
			 t = time - (3*tm + tc);
 800718c:	f04f 0200 	mov.w	r2, #0
 8007190:	4b7b      	ldr	r3, [pc, #492]	; (8007380 <scaraFLowScurve+0xdb8>)
 8007192:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007196:	f7f9 fa3f 	bl	8000618 <__aeabi_dmul>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	4610      	mov	r0, r2
 80071a0:	4619      	mov	r1, r3
 80071a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80071a6:	f7f9 f881 	bl	80002ac <__adddf3>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071b2:	f7f9 f879 	bl	80002a8 <__aeabi_dsub>
 80071b6:	4602      	mov	r2, r0
 80071b8:	460b      	mov	r3, r1
 80071ba:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 80071be:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 80071c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071c2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80071c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80071ca:	4620      	mov	r0, r4
 80071cc:	4629      	mov	r1, r5
 80071ce:	f7f9 fa23 	bl	8000618 <__aeabi_dmul>
 80071d2:	4603      	mov	r3, r0
 80071d4:	460c      	mov	r4, r1
 80071d6:	4625      	mov	r5, r4
 80071d8:	461c      	mov	r4, r3
 80071da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80071de:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80071e2:	f7f9 fa19 	bl	8000618 <__aeabi_dmul>
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	4620      	mov	r0, r4
 80071ec:	4629      	mov	r1, r5
 80071ee:	f7f9 f85d 	bl	80002ac <__adddf3>
 80071f2:	4603      	mov	r3, r0
 80071f4:	460c      	mov	r4, r1
 80071f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071f8:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 80071fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fe:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8007202:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007206:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800720a:	f7f9 fa05 	bl	8000618 <__aeabi_dmul>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4610      	mov	r0, r2
 8007214:	4619      	mov	r1, r3
 8007216:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800721a:	f7f9 f9fd 	bl	8000618 <__aeabi_dmul>
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	4620      	mov	r0, r4
 8007224:	4629      	mov	r1, r5
 8007226:	f7f9 f83f 	bl	80002a8 <__aeabi_dsub>
 800722a:	4603      	mov	r3, r0
 800722c:	460c      	mov	r4, r1
 800722e:	4625      	mov	r5, r4
 8007230:	461c      	mov	r4, r3
 8007232:	f04f 0200 	mov.w	r2, #0
 8007236:	4b54      	ldr	r3, [pc, #336]	; (8007388 <scaraFLowScurve+0xdc0>)
 8007238:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800723c:	f7f9 f9ec 	bl	8000618 <__aeabi_dmul>
 8007240:	4602      	mov	r2, r0
 8007242:	460b      	mov	r3, r1
 8007244:	4610      	mov	r0, r2
 8007246:	4619      	mov	r1, r3
 8007248:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800724c:	f7f9 f9e4 	bl	8000618 <__aeabi_dmul>
 8007250:	4602      	mov	r2, r0
 8007252:	460b      	mov	r3, r1
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800725c:	f7f9 f9dc 	bl	8000618 <__aeabi_dmul>
 8007260:	4602      	mov	r2, r0
 8007262:	460b      	mov	r3, r1
 8007264:	4620      	mov	r0, r4
 8007266:	4629      	mov	r1, r5
 8007268:	f7f9 f820 	bl	80002ac <__adddf3>
 800726c:	4603      	mov	r3, r0
 800726e:	460c      	mov	r4, r1
 8007270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007272:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t - 0.5*j_max*tm*t*t + j_max*t*t*t/6;
 8007276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007278:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 8007282:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007286:	f7f9 f9c7 	bl	8000618 <__aeabi_dmul>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	4620      	mov	r0, r4
 8007290:	4629      	mov	r1, r5
 8007292:	f7f9 f80b 	bl	80002ac <__adddf3>
 8007296:	4603      	mov	r3, r0
 8007298:	460c      	mov	r4, r1
 800729a:	4625      	mov	r5, r4
 800729c:	461c      	mov	r4, r3
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	4b39      	ldr	r3, [pc, #228]	; (8007388 <scaraFLowScurve+0xdc0>)
 80072a4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80072a8:	f7f9 f9b6 	bl	8000618 <__aeabi_dmul>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	4610      	mov	r0, r2
 80072b2:	4619      	mov	r1, r3
 80072b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072b8:	f7f9 f9ae 	bl	8000618 <__aeabi_dmul>
 80072bc:	4602      	mov	r2, r0
 80072be:	460b      	mov	r3, r1
 80072c0:	4610      	mov	r0, r2
 80072c2:	4619      	mov	r1, r3
 80072c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072c8:	f7f9 f9a6 	bl	8000618 <__aeabi_dmul>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	4610      	mov	r0, r2
 80072d2:	4619      	mov	r1, r3
 80072d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072d8:	f7f9 f99e 	bl	8000618 <__aeabi_dmul>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4620      	mov	r0, r4
 80072e2:	4629      	mov	r1, r5
 80072e4:	f7f8 ffe0 	bl	80002a8 <__aeabi_dsub>
 80072e8:	4603      	mov	r3, r0
 80072ea:	460c      	mov	r4, r1
 80072ec:	4625      	mov	r5, r4
 80072ee:	461c      	mov	r4, r3
 80072f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80072f8:	f7f9 f98e 	bl	8000618 <__aeabi_dmul>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4610      	mov	r0, r2
 8007302:	4619      	mov	r1, r3
 8007304:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007308:	f7f9 f986 	bl	8000618 <__aeabi_dmul>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	4610      	mov	r0, r2
 8007312:	4619      	mov	r1, r3
 8007314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007318:	f7f9 f97e 	bl	8000618 <__aeabi_dmul>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	4610      	mov	r0, r2
 8007322:	4619      	mov	r1, r3
 8007324:	f04f 0200 	mov.w	r2, #0
 8007328:	4b18      	ldr	r3, [pc, #96]	; (800738c <scaraFLowScurve+0xdc4>)
 800732a:	f7f9 fa9f 	bl	800086c <__aeabi_ddiv>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4620      	mov	r0, r4
 8007334:	4629      	mov	r1, r5
 8007336:	f7f8 ffb9 	bl	80002ac <__adddf3>
 800733a:	4603      	mov	r3, r0
 800733c:	460c      	mov	r4, r1
 800733e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007340:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007344:	e016      	b.n	8007374 <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 8007346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	f04f 0400 	mov.w	r4, #0
 8007350:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 8007354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007356:	f04f 0300 	mov.w	r3, #0
 800735a:	f04f 0400 	mov.w	r4, #0
 800735e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8007362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007364:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8007368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800736a:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800736e:	e001      	b.n	8007374 <scaraFLowScurve+0xdac>
		 }

	 } else {
		 return SCARA_STATUS_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e000      	b.n	8007376 <scaraFLowScurve+0xdae>
	 }

	 return SCARA_STATUS_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3748      	adds	r7, #72	; 0x48
 800737a:	46bd      	mov	sp, r7
 800737c:	bdb0      	pop	{r4, r5, r7, pc}
 800737e:	bf00      	nop
 8007380:	40080000 	.word	0x40080000
 8007384:	40100000 	.word	0x40100000
 8007388:	3fe00000 	.word	0x3fe00000
 800738c:	40180000 	.word	0x40180000

08007390 <scaraCheckWorkSpace4>:

SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 8007390:	b580      	push	{r7, lr}
 8007392:	b088      	sub	sp, #32
 8007394:	af00      	add	r7, sp, #0
 8007396:	ed87 0b06 	vstr	d0, [r7, #24]
 800739a:	ed87 1b04 	vstr	d1, [r7, #16]
 800739e:	ed87 2b02 	vstr	d2, [r7, #8]
 80073a2:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0 || theta1 > LIM_MAX_J0) {
 80073a6:	a335      	add	r3, pc, #212	; (adr r3, 800747c <scaraCheckWorkSpace4+0xec>)
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80073b0:	f7f9 fba4 	bl	8000afc <__aeabi_dcmplt>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d109      	bne.n	80073ce <scaraCheckWorkSpace4+0x3e>
 80073ba:	a332      	add	r3, pc, #200	; (adr r3, 8007484 <scaraCheckWorkSpace4+0xf4>)
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80073c4:	f7f9 fbb8 	bl	8000b38 <__aeabi_dcmpgt>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80073ce:	2307      	movs	r3, #7
 80073d0:	e043      	b.n	800745a <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1 || theta2 > LIM_MAX_J1) {
 80073d2:	a32e      	add	r3, pc, #184	; (adr r3, 800748c <scaraCheckWorkSpace4+0xfc>)
 80073d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80073dc:	f7f9 fb8e 	bl	8000afc <__aeabi_dcmplt>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d109      	bne.n	80073fa <scaraCheckWorkSpace4+0x6a>
 80073e6:	a32b      	add	r3, pc, #172	; (adr r3, 8007494 <scaraCheckWorkSpace4+0x104>)
 80073e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80073f0:	f7f9 fba2 	bl	8000b38 <__aeabi_dcmpgt>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80073fa:	2307      	movs	r3, #7
 80073fc:	e02d      	b.n	800745a <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 80073fe:	f04f 0200 	mov.w	r2, #0
 8007402:	f04f 0300 	mov.w	r3, #0
 8007406:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800740a:	f7f9 fb77 	bl	8000afc <__aeabi_dcmplt>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d109      	bne.n	8007428 <scaraCheckWorkSpace4+0x98>
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	4b17      	ldr	r3, [pc, #92]	; (8007478 <scaraCheckWorkSpace4+0xe8>)
 800741a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800741e:	f7f9 fb8b 	bl	8000b38 <__aeabi_dcmpgt>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007428:	2307      	movs	r3, #7
 800742a:	e016      	b.n	800745a <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3 || theta4 > LIM_MAX_J3) {
 800742c:	a30e      	add	r3, pc, #56	; (adr r3, 8007468 <scaraCheckWorkSpace4+0xd8>)
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007436:	f7f9 fb61 	bl	8000afc <__aeabi_dcmplt>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d109      	bne.n	8007454 <scaraCheckWorkSpace4+0xc4>
 8007440:	a30b      	add	r3, pc, #44	; (adr r3, 8007470 <scaraCheckWorkSpace4+0xe0>)
 8007442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007446:	e9d7 0100 	ldrd	r0, r1, [r7]
 800744a:	f7f9 fb75 	bl	8000b38 <__aeabi_dcmpgt>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007454:	2307      	movs	r3, #7
 8007456:	e000      	b.n	800745a <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3720      	adds	r7, #32
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	f3af 8000 	nop.w
 8007468:	60000000 	.word	0x60000000
 800746c:	c00921fb 	.word	0xc00921fb
 8007470:	60000000 	.word	0x60000000
 8007474:	400921fb 	.word	0x400921fb
 8007478:	40590000 	.word	0x40590000
 800747c:	60000000 	.word	0x60000000
 8007480:	bff921fb 	.word	0xbff921fb
 8007484:	60000000 	.word	0x60000000
 8007488:	3ff921fb 	.word	0x3ff921fb
 800748c:	80000000 	.word	0x80000000
 8007490:	c002d97c 	.word	0xc002d97c
 8007494:	80000000 	.word	0x80000000
 8007498:	4002d97c 	.word	0x4002d97c
 800749c:	00000000 	.word	0x00000000

080074a0 <scaraCheckWorkSpace1>:

SCARA_StatusTypeDef	scaraCheckWorkSpace1 (Trajectory_TargetTypeDef target, double value) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	4603      	mov	r3, r0
 80074a8:	ed87 0b00 	vstr	d0, [r7]
 80074ac:	73fb      	strb	r3, [r7, #15]
	if ( TRAJECTORY_J0 == target) {
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d117      	bne.n	80074e4 <scaraCheckWorkSpace1+0x44>
		if ( (LIM_MIN_J0 <= value) && ( value <= LIM_MAX_J0)) {
 80074b4:	a33d      	add	r3, pc, #244	; (adr r3, 80075ac <scaraCheckWorkSpace1+0x10c>)
 80074b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074be:	f7f9 fb31 	bl	8000b24 <__aeabi_dcmpge>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00b      	beq.n	80074e0 <scaraCheckWorkSpace1+0x40>
 80074c8:	a33a      	add	r3, pc, #232	; (adr r3, 80075b4 <scaraCheckWorkSpace1+0x114>)
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074d2:	f7f9 fb1d 	bl	8000b10 <__aeabi_dcmple>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d001      	beq.n	80074e0 <scaraCheckWorkSpace1+0x40>
			return SCARA_STATUS_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	e054      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80074e0:	2307      	movs	r3, #7
 80074e2:	e052      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J1 == target) {
 80074e4:	7bfb      	ldrb	r3, [r7, #15]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d117      	bne.n	800751a <scaraCheckWorkSpace1+0x7a>
		if ( (LIM_MIN_J1 <= value) && ( value <= LIM_MAX_J1)) {
 80074ea:	a334      	add	r3, pc, #208	; (adr r3, 80075bc <scaraCheckWorkSpace1+0x11c>)
 80074ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074f4:	f7f9 fb16 	bl	8000b24 <__aeabi_dcmpge>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00b      	beq.n	8007516 <scaraCheckWorkSpace1+0x76>
 80074fe:	a331      	add	r3, pc, #196	; (adr r3, 80075c4 <scaraCheckWorkSpace1+0x124>)
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007508:	f7f9 fb02 	bl	8000b10 <__aeabi_dcmple>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <scaraCheckWorkSpace1+0x76>
			return SCARA_STATUS_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	e039      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007516:	2307      	movs	r3, #7
 8007518:	e037      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J2 == target) {
 800751a:	7bfb      	ldrb	r3, [r7, #15]
 800751c:	2b02      	cmp	r3, #2
 800751e:	d118      	bne.n	8007552 <scaraCheckWorkSpace1+0xb2>
		if ( (LIM_MIN_J2 <= value) && ( value <= LIM_MAX_J2)) {
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	f04f 0300 	mov.w	r3, #0
 8007528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800752c:	f7f9 fafa 	bl	8000b24 <__aeabi_dcmpge>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00b      	beq.n	800754e <scaraCheckWorkSpace1+0xae>
 8007536:	f04f 0200 	mov.w	r2, #0
 800753a:	4b1b      	ldr	r3, [pc, #108]	; (80075a8 <scaraCheckWorkSpace1+0x108>)
 800753c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007540:	f7f9 fae6 	bl	8000b10 <__aeabi_dcmple>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <scaraCheckWorkSpace1+0xae>
			return SCARA_STATUS_OK;
 800754a:	2300      	movs	r3, #0
 800754c:	e01d      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800754e:	2307      	movs	r3, #7
 8007550:	e01b      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J3 == target) {
 8007552:	7bfb      	ldrb	r3, [r7, #15]
 8007554:	2b03      	cmp	r3, #3
 8007556:	d117      	bne.n	8007588 <scaraCheckWorkSpace1+0xe8>
		if ( (LIM_MIN_J3 <= value) && ( value <= LIM_MAX_J3)) {
 8007558:	a30f      	add	r3, pc, #60	; (adr r3, 8007598 <scaraCheckWorkSpace1+0xf8>)
 800755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007562:	f7f9 fadf 	bl	8000b24 <__aeabi_dcmpge>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00b      	beq.n	8007584 <scaraCheckWorkSpace1+0xe4>
 800756c:	a30c      	add	r3, pc, #48	; (adr r3, 80075a0 <scaraCheckWorkSpace1+0x100>)
 800756e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007572:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007576:	f7f9 facb 	bl	8000b10 <__aeabi_dcmple>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d001      	beq.n	8007584 <scaraCheckWorkSpace1+0xe4>
			return SCARA_STATUS_OK;
 8007580:	2300      	movs	r3, #0
 8007582:	e002      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007584:	2307      	movs	r3, #7
 8007586:	e000      	b.n	800758a <scaraCheckWorkSpace1+0xea>
		}
	} else {
		return SCARA_STATUS_ERROR;
 8007588:	2301      	movs	r3, #1
	}
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	f3af 8000 	nop.w
 8007598:	60000000 	.word	0x60000000
 800759c:	c00921fb 	.word	0xc00921fb
 80075a0:	60000000 	.word	0x60000000
 80075a4:	400921fb 	.word	0x400921fb
 80075a8:	40590000 	.word	0x40590000
 80075ac:	60000000 	.word	0x60000000
 80075b0:	bff921fb 	.word	0xbff921fb
 80075b4:	60000000 	.word	0x60000000
 80075b8:	3ff921fb 	.word	0x3ff921fb
 80075bc:	80000000 	.word	0x80000000
 80075c0:	c002d97c 	.word	0xc002d97c
 80075c4:	80000000 	.word	0x80000000
 80075c8:	4002d97c 	.word	0x4002d97c

080075cc <scaraSetOutput>:

void				scaraSetScanFlag(void) {
	mySCARA.isScanLitmit = TRUE;
}

void				scaraSetOutput		(int8_t level) {
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	4603      	mov	r3, r0
 80075d4:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 80075d6:	79fa      	ldrb	r2, [r7, #7]
 80075d8:	4b03      	ldr	r3, [pc, #12]	; (80075e8 <scaraSetOutput+0x1c>)
 80075da:	70da      	strb	r2, [r3, #3]
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	20000c78 	.word	0x20000c78

080075ec <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	4603      	mov	r3, r0
 80075f4:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 80075f6:	4a04      	ldr	r2, [pc, #16]	; (8007608 <scaraSetDutyState+0x1c>)
 80075f8:	79fb      	ldrb	r3, [r7, #7]
 80075fa:	7053      	strb	r3, [r2, #1]
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	20000c78 	.word	0x20000c78

0800760c <scaraGetPosition>:

void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8007614:	2268      	movs	r2, #104	; 0x68
 8007616:	4904      	ldr	r1, [pc, #16]	; (8007628 <scaraGetPosition+0x1c>)
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f00b f8c1 	bl	80127a0 <memcpy>
}
 800761e:	bf00      	nop
 8007620:	3708      	adds	r7, #8
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20005cf0 	.word	0x20005cf0

0800762c <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	4603      	mov	r3, r0
 8007634:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 8007636:	4a04      	ldr	r2, [pc, #16]	; (8007648 <scaraSetMode+0x1c>)
 8007638:	79fb      	ldrb	r3, [r7, #7]
 800763a:	7013      	strb	r3, [r2, #0]
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr
 8007648:	20000c78 	.word	0x20000c78

0800764c <scaraGetMode>:

SCARA_ModeTypeDef	scaraGetMode(void) {
 800764c:	b480      	push	{r7}
 800764e:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 8007650:	4b03      	ldr	r3, [pc, #12]	; (8007660 <scaraGetMode+0x14>)
 8007652:	781b      	ldrb	r3, [r3, #0]
}
 8007654:	4618      	mov	r0, r3
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr
 800765e:	bf00      	nop
 8007660:	20000c78 	.word	0x20000c78

08007664 <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 8007664:	b480      	push	{r7}
 8007666:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 8007668:	4b03      	ldr	r3, [pc, #12]	; (8007678 <scaraGetDutyState+0x14>)
 800766a:	785b      	ldrb	r3, [r3, #1]
}
 800766c:	4618      	mov	r0, r3
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	20000c78 	.word	0x20000c78

0800767c <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 800767c:	b480      	push	{r7}
 800767e:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 8007680:	4b03      	ldr	r3, [pc, #12]	; (8007690 <scaraIsScanLimit+0x14>)
 8007682:	789b      	ldrb	r3, [r3, #2]
}
 8007684:	4618      	mov	r0, r3
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	20000c78 	.word	0x20000c78
 8007694:	00000000 	.word	0x00000000

08007698 <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 8007698:	b590      	push	{r4, r7, lr}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total + 0.03 < run_time) {
 80076a2:	4b11      	ldr	r3, [pc, #68]	; (80076e8 <scaraIsFinish+0x50>)
 80076a4:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80076a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80076ac:	a30c      	add	r3, pc, #48	; (adr r3, 80076e0 <scaraIsFinish+0x48>)
 80076ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b2:	f7f8 fdfb 	bl	80002ac <__adddf3>
 80076b6:	4603      	mov	r3, r0
 80076b8:	460c      	mov	r4, r1
 80076ba:	461a      	mov	r2, r3
 80076bc:	4623      	mov	r3, r4
 80076be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076c2:	f7f9 fa39 	bl	8000b38 <__aeabi_dcmpgt>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d001      	beq.n	80076d0 <scaraIsFinish+0x38>
		return TRUE;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e000      	b.n	80076d2 <scaraIsFinish+0x3a>
	} else {
		return FALSE;
 80076d0:	2300      	movs	r3, #0
	}
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	370c      	adds	r7, #12
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd90      	pop	{r4, r7, pc}
 80076da:	bf00      	nop
 80076dc:	f3af 8000 	nop.w
 80076e0:	eb851eb8 	.word	0xeb851eb8
 80076e4:	3f9eb851 	.word	0x3f9eb851
 80076e8:	20005338 	.word	0x20005338
 80076ec:	00000000 	.word	0x00000000

080076f0 <scaraPosition2String>:

int32_t					scaraPosition2String(char * result, SCARA_PositionTypeDef position) {
 80076f0:	b082      	sub	sp, #8
 80076f2:	b590      	push	{r4, r7, lr}
 80076f4:	b0af      	sub	sp, #188	; 0xbc
 80076f6:	af0a      	add	r7, sp, #40	; 0x28
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80076fe:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t time[12];
	uint8_t total_time[12];

	int32_t lenght_buff;

	double2string(theta1, position.Theta1*180/PI, 6);
 8007702:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8007706:	f04f 0200 	mov.w	r2, #0
 800770a:	4b7f      	ldr	r3, [pc, #508]	; (8007908 <scaraPosition2String+0x218>)
 800770c:	f7f8 ff84 	bl	8000618 <__aeabi_dmul>
 8007710:	4603      	mov	r3, r0
 8007712:	460c      	mov	r4, r1
 8007714:	4618      	mov	r0, r3
 8007716:	4621      	mov	r1, r4
 8007718:	a379      	add	r3, pc, #484	; (adr r3, 8007900 <scaraPosition2String+0x210>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	f7f9 f8a5 	bl	800086c <__aeabi_ddiv>
 8007722:	4603      	mov	r3, r0
 8007724:	460c      	mov	r4, r1
 8007726:	ec44 3b17 	vmov	d7, r3, r4
 800772a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800772e:	2106      	movs	r1, #6
 8007730:	eeb0 0a47 	vmov.f32	s0, s14
 8007734:	eef0 0a67 	vmov.f32	s1, s15
 8007738:	4618      	mov	r0, r3
 800773a:	f7fa f871 	bl	8001820 <double2string>
	double2string(theta2, position.Theta2*180/PI, 6);
 800773e:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 8007742:	f04f 0200 	mov.w	r2, #0
 8007746:	4b70      	ldr	r3, [pc, #448]	; (8007908 <scaraPosition2String+0x218>)
 8007748:	f7f8 ff66 	bl	8000618 <__aeabi_dmul>
 800774c:	4603      	mov	r3, r0
 800774e:	460c      	mov	r4, r1
 8007750:	4618      	mov	r0, r3
 8007752:	4621      	mov	r1, r4
 8007754:	a36a      	add	r3, pc, #424	; (adr r3, 8007900 <scaraPosition2String+0x210>)
 8007756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775a:	f7f9 f887 	bl	800086c <__aeabi_ddiv>
 800775e:	4603      	mov	r3, r0
 8007760:	460c      	mov	r4, r1
 8007762:	ec44 3b17 	vmov	d7, r3, r4
 8007766:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800776a:	2106      	movs	r1, #6
 800776c:	eeb0 0a47 	vmov.f32	s0, s14
 8007770:	eef0 0a67 	vmov.f32	s1, s15
 8007774:	4618      	mov	r0, r3
 8007776:	f7fa f853 	bl	8001820 <double2string>
	double2string(d3, position.D3, 6);
 800777a:	ed97 7b3e 	vldr	d7, [r7, #248]	; 0xf8
 800777e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007782:	2106      	movs	r1, #6
 8007784:	eeb0 0a47 	vmov.f32	s0, s14
 8007788:	eef0 0a67 	vmov.f32	s1, s15
 800778c:	4618      	mov	r0, r3
 800778e:	f7fa f847 	bl	8001820 <double2string>
	double2string(theta4, position.Theta4*180/PI, 6);
 8007792:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8007796:	f04f 0200 	mov.w	r2, #0
 800779a:	4b5b      	ldr	r3, [pc, #364]	; (8007908 <scaraPosition2String+0x218>)
 800779c:	f7f8 ff3c 	bl	8000618 <__aeabi_dmul>
 80077a0:	4603      	mov	r3, r0
 80077a2:	460c      	mov	r4, r1
 80077a4:	4618      	mov	r0, r3
 80077a6:	4621      	mov	r1, r4
 80077a8:	a355      	add	r3, pc, #340	; (adr r3, 8007900 <scaraPosition2String+0x210>)
 80077aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ae:	f7f9 f85d 	bl	800086c <__aeabi_ddiv>
 80077b2:	4603      	mov	r3, r0
 80077b4:	460c      	mov	r4, r1
 80077b6:	ec44 3b17 	vmov	d7, r3, r4
 80077ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80077be:	2106      	movs	r1, #6
 80077c0:	eeb0 0a47 	vmov.f32	s0, s14
 80077c4:	eef0 0a67 	vmov.f32	s1, s15
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fa f829 	bl	8001820 <double2string>
	double2string(x, position.x, 6);
 80077ce:	ed97 7b32 	vldr	d7, [r7, #200]	; 0xc8
 80077d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80077d6:	2106      	movs	r1, #6
 80077d8:	eeb0 0a47 	vmov.f32	s0, s14
 80077dc:	eef0 0a67 	vmov.f32	s1, s15
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7fa f81d 	bl	8001820 <double2string>
	double2string(y, position.y, 6);
 80077e6:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 80077ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80077ee:	2106      	movs	r1, #6
 80077f0:	eeb0 0a47 	vmov.f32	s0, s14
 80077f4:	eef0 0a67 	vmov.f32	s1, s15
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fa f811 	bl	8001820 <double2string>
	double2string(z, position.z, 6);
 80077fe:	ed97 7b36 	vldr	d7, [r7, #216]	; 0xd8
 8007802:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007806:	2106      	movs	r1, #6
 8007808:	eeb0 0a47 	vmov.f32	s0, s14
 800780c:	eef0 0a67 	vmov.f32	s1, s15
 8007810:	4618      	mov	r0, r3
 8007812:	f7fa f805 	bl	8001820 <double2string>
	double2string(roll, position.roll*180/PI, 6);
 8007816:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800781a:	f04f 0200 	mov.w	r2, #0
 800781e:	4b3a      	ldr	r3, [pc, #232]	; (8007908 <scaraPosition2String+0x218>)
 8007820:	f7f8 fefa 	bl	8000618 <__aeabi_dmul>
 8007824:	4603      	mov	r3, r0
 8007826:	460c      	mov	r4, r1
 8007828:	4618      	mov	r0, r3
 800782a:	4621      	mov	r1, r4
 800782c:	a334      	add	r3, pc, #208	; (adr r3, 8007900 <scaraPosition2String+0x210>)
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	f7f9 f81b 	bl	800086c <__aeabi_ddiv>
 8007836:	4603      	mov	r3, r0
 8007838:	460c      	mov	r4, r1
 800783a:	ec44 3b17 	vmov	d7, r3, r4
 800783e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007842:	2106      	movs	r1, #6
 8007844:	eeb0 0a47 	vmov.f32	s0, s14
 8007848:	eef0 0a67 	vmov.f32	s1, s15
 800784c:	4618      	mov	r0, r3
 800784e:	f7f9 ffe7 	bl	8001820 <double2string>
	double2string(lenght, position.q, 6);
 8007852:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 8007856:	f107 0320 	add.w	r3, r7, #32
 800785a:	2106      	movs	r1, #6
 800785c:	eeb0 0a47 	vmov.f32	s0, s14
 8007860:	eef0 0a67 	vmov.f32	s1, s15
 8007864:	4618      	mov	r0, r3
 8007866:	f7f9 ffdb 	bl	8001820 <double2string>
	double2string(total_time, position.total_time, 4);
 800786a:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 800786e:	f107 0308 	add.w	r3, r7, #8
 8007872:	2104      	movs	r1, #4
 8007874:	eeb0 0a47 	vmov.f32	s0, s14
 8007878:	eef0 0a67 	vmov.f32	s1, s15
 800787c:	4618      	mov	r0, r3
 800787e:	f7f9 ffcf 	bl	8001820 <double2string>
	double2string(time, position.t, 4);
 8007882:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8007886:	f107 0314 	add.w	r3, r7, #20
 800788a:	2104      	movs	r1, #4
 800788c:	eeb0 0a47 	vmov.f32	s0, s14
 8007890:	eef0 0a67 	vmov.f32	s1, s15
 8007894:	4618      	mov	r0, r3
 8007896:	f7f9 ffc3 	bl	8001820 <double2string>
	lenght_buff = snprintf( (char *)result, 144,
 800789a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800789e:	f107 0314 	add.w	r3, r7, #20
 80078a2:	9309      	str	r3, [sp, #36]	; 0x24
 80078a4:	f107 0308 	add.w	r3, r7, #8
 80078a8:	9308      	str	r3, [sp, #32]
 80078aa:	f107 0320 	add.w	r3, r7, #32
 80078ae:	9307      	str	r3, [sp, #28]
 80078b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80078b4:	9306      	str	r3, [sp, #24]
 80078b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80078ba:	9305      	str	r3, [sp, #20]
 80078bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80078c0:	9304      	str	r3, [sp, #16]
 80078c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80078c6:	9303      	str	r3, [sp, #12]
 80078c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80078cc:	9302      	str	r3, [sp, #8]
 80078ce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80078d2:	9301      	str	r3, [sp, #4]
 80078d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	4613      	mov	r3, r2
 80078dc:	4a0b      	ldr	r2, [pc, #44]	; (800790c <scaraPosition2String+0x21c>)
 80078de:	2190      	movs	r1, #144	; 0x90
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f00b fe85 	bl	80135f0 <sniprintf>
 80078e6:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
						z,
						roll,
						lenght,
						total_time,
						time);
	return lenght_buff;
 80078ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3794      	adds	r7, #148	; 0x94
 80078f2:	46bd      	mov	sp, r7
 80078f4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80078f8:	b002      	add	sp, #8
 80078fa:	4770      	bx	lr
 80078fc:	f3af 8000 	nop.w
 8007900:	60000000 	.word	0x60000000
 8007904:	400921fb 	.word	0x400921fb
 8007908:	40668000 	.word	0x40668000
 800790c:	08018898 	.word	0x08018898

08007910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007916:	2300      	movs	r3, #0
 8007918:	607b      	str	r3, [r7, #4]
 800791a:	4b12      	ldr	r3, [pc, #72]	; (8007964 <HAL_MspInit+0x54>)
 800791c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800791e:	4a11      	ldr	r2, [pc, #68]	; (8007964 <HAL_MspInit+0x54>)
 8007920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007924:	6453      	str	r3, [r2, #68]	; 0x44
 8007926:	4b0f      	ldr	r3, [pc, #60]	; (8007964 <HAL_MspInit+0x54>)
 8007928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800792a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800792e:	607b      	str	r3, [r7, #4]
 8007930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007932:	2300      	movs	r3, #0
 8007934:	603b      	str	r3, [r7, #0]
 8007936:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <HAL_MspInit+0x54>)
 8007938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793a:	4a0a      	ldr	r2, [pc, #40]	; (8007964 <HAL_MspInit+0x54>)
 800793c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007940:	6413      	str	r3, [r2, #64]	; 0x40
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <HAL_MspInit+0x54>)
 8007944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800794e:	2200      	movs	r2, #0
 8007950:	210f      	movs	r1, #15
 8007952:	f06f 0001 	mvn.w	r0, #1
 8007956:	f000 fb85 	bl	8008064 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800795a:	bf00      	nop
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	40023800 	.word	0x40023800

08007968 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b08c      	sub	sp, #48	; 0x30
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8007974:	2300      	movs	r3, #0
 8007976:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8007978:	2200      	movs	r2, #0
 800797a:	6879      	ldr	r1, [r7, #4]
 800797c:	2036      	movs	r0, #54	; 0x36
 800797e:	f000 fb71 	bl	8008064 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8007982:	2036      	movs	r0, #54	; 0x36
 8007984:	f000 fb8a 	bl	800809c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	4b1f      	ldr	r3, [pc, #124]	; (8007a0c <HAL_InitTick+0xa4>)
 800798e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007990:	4a1e      	ldr	r2, [pc, #120]	; (8007a0c <HAL_InitTick+0xa4>)
 8007992:	f043 0310 	orr.w	r3, r3, #16
 8007996:	6413      	str	r3, [r2, #64]	; 0x40
 8007998:	4b1c      	ldr	r3, [pc, #112]	; (8007a0c <HAL_InitTick+0xa4>)
 800799a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799c:	f003 0310 	and.w	r3, r3, #16
 80079a0:	60fb      	str	r3, [r7, #12]
 80079a2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80079a4:	f107 0210 	add.w	r2, r7, #16
 80079a8:	f107 0314 	add.w	r3, r7, #20
 80079ac:	4611      	mov	r1, r2
 80079ae:	4618      	mov	r0, r3
 80079b0:	f002 ff16 	bl	800a7e0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80079b4:	f002 feec 	bl	800a790 <HAL_RCC_GetPCLK1Freq>
 80079b8:	4603      	mov	r3, r0
 80079ba:	005b      	lsls	r3, r3, #1
 80079bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80079be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c0:	4a13      	ldr	r2, [pc, #76]	; (8007a10 <HAL_InitTick+0xa8>)
 80079c2:	fba2 2303 	umull	r2, r3, r2, r3
 80079c6:	0c9b      	lsrs	r3, r3, #18
 80079c8:	3b01      	subs	r3, #1
 80079ca:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80079cc:	4b11      	ldr	r3, [pc, #68]	; (8007a14 <HAL_InitTick+0xac>)
 80079ce:	4a12      	ldr	r2, [pc, #72]	; (8007a18 <HAL_InitTick+0xb0>)
 80079d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 80079d2:	4b10      	ldr	r3, [pc, #64]	; (8007a14 <HAL_InitTick+0xac>)
 80079d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80079d8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80079da:	4a0e      	ldr	r2, [pc, #56]	; (8007a14 <HAL_InitTick+0xac>)
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80079e0:	4b0c      	ldr	r3, [pc, #48]	; (8007a14 <HAL_InitTick+0xac>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80079e6:	4b0b      	ldr	r3, [pc, #44]	; (8007a14 <HAL_InitTick+0xac>)
 80079e8:	2200      	movs	r2, #0
 80079ea:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80079ec:	4809      	ldr	r0, [pc, #36]	; (8007a14 <HAL_InitTick+0xac>)
 80079ee:	f002 ff29 	bl	800a844 <HAL_TIM_Base_Init>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d104      	bne.n	8007a02 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80079f8:	4806      	ldr	r0, [pc, #24]	; (8007a14 <HAL_InitTick+0xac>)
 80079fa:	f002 ff4e 	bl	800a89a <HAL_TIM_Base_Start_IT>
 80079fe:	4603      	mov	r3, r0
 8007a00:	e000      	b.n	8007a04 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3730      	adds	r7, #48	; 0x30
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	40023800 	.word	0x40023800
 8007a10:	431bde83 	.word	0x431bde83
 8007a14:	20005dc0 	.word	0x20005dc0
 8007a18:	40001000 	.word	0x40001000

08007a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007a20:	bf00      	nop
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
	...

08007a2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 8007a30:	2164      	movs	r1, #100	; 0x64
 8007a32:	4802      	ldr	r0, [pc, #8]	; (8007a3c <HardFault_Handler+0x10>)
 8007a34:	f7f9 feae 	bl	8001794 <LOG_REPORT>
 8007a38:	e7fa      	b.n	8007a30 <HardFault_Handler+0x4>
 8007a3a:	bf00      	nop
 8007a3c:	080188bc 	.word	0x080188bc

08007a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 8007a44:	2174      	movs	r1, #116	; 0x74
 8007a46:	4802      	ldr	r0, [pc, #8]	; (8007a50 <MemManage_Handler+0x10>)
 8007a48:	f7f9 fea4 	bl	8001794 <LOG_REPORT>
 8007a4c:	e7fa      	b.n	8007a44 <MemManage_Handler+0x4>
 8007a4e:	bf00      	nop
 8007a50:	080188d4 	.word	0x080188d4

08007a54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 8007a58:	2184      	movs	r1, #132	; 0x84
 8007a5a:	4802      	ldr	r0, [pc, #8]	; (8007a64 <BusFault_Handler+0x10>)
 8007a5c:	f7f9 fe9a 	bl	8001794 <LOG_REPORT>
 8007a60:	e7fa      	b.n	8007a58 <BusFault_Handler+0x4>
 8007a62:	bf00      	nop
 8007a64:	080188e8 	.word	0x080188e8

08007a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007a6c:	e7fe      	b.n	8007a6c <UsageFault_Handler+0x4>

08007a6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007a6e:	b480      	push	{r7}
 8007a70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007a72:	bf00      	nop
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007a80:	4802      	ldr	r0, [pc, #8]	; (8007a8c <DMA1_Stream4_IRQHandler+0x10>)
 8007a82:	f000 fc41 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007a86:	bf00      	nop
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20005e80 	.word	0x20005e80

08007a90 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007a94:	4802      	ldr	r0, [pc, #8]	; (8007aa0 <UART4_IRQHandler+0x10>)
 8007a96:	f003 fa3f 	bl	800af18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007a9a:	bf00      	nop
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20005e40 	.word	0x20005e40

08007aa4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007aa8:	4802      	ldr	r0, [pc, #8]	; (8007ab4 <TIM6_DAC_IRQHandler+0x10>)
 8007aaa:	f002 ff1a 	bl	800a8e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007aae:	bf00      	nop
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	20005dc0 	.word	0x20005dc0

08007ab8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 8007abc:	4b05      	ldr	r3, [pc, #20]	; (8007ad4 <TIM7_IRQHandler+0x1c>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2101      	movs	r1, #1
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f006 ffe8 	bl	800ea98 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007ac8:	4803      	ldr	r0, [pc, #12]	; (8007ad8 <TIM7_IRQHandler+0x20>)
 8007aca:	f002 ff0a 	bl	800a8e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007ace:	bf00      	nop
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	200052dc 	.word	0x200052dc
 8007ad8:	20005e00 	.word	0x20005e00

08007adc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8007ae0:	4802      	ldr	r0, [pc, #8]	; (8007aec <OTG_FS_IRQHandler+0x10>)
 8007ae2:	f001 f9e1 	bl	8008ea8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007ae6:	bf00      	nop
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20006788 	.word	0x20006788

08007af0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007af8:	4b11      	ldr	r3, [pc, #68]	; (8007b40 <_sbrk+0x50>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d102      	bne.n	8007b06 <_sbrk+0x16>
		heap_end = &end;
 8007b00:	4b0f      	ldr	r3, [pc, #60]	; (8007b40 <_sbrk+0x50>)
 8007b02:	4a10      	ldr	r2, [pc, #64]	; (8007b44 <_sbrk+0x54>)
 8007b04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007b06:	4b0e      	ldr	r3, [pc, #56]	; (8007b40 <_sbrk+0x50>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007b0c:	4b0c      	ldr	r3, [pc, #48]	; (8007b40 <_sbrk+0x50>)
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4413      	add	r3, r2
 8007b14:	466a      	mov	r2, sp
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d907      	bls.n	8007b2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007b1a:	f00a fe07 	bl	801272c <__errno>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	230c      	movs	r3, #12
 8007b22:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007b24:	f04f 33ff 	mov.w	r3, #4294967295
 8007b28:	e006      	b.n	8007b38 <_sbrk+0x48>
	}

	heap_end += incr;
 8007b2a:	4b05      	ldr	r3, [pc, #20]	; (8007b40 <_sbrk+0x50>)
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4413      	add	r3, r2
 8007b32:	4a03      	ldr	r2, [pc, #12]	; (8007b40 <_sbrk+0x50>)
 8007b34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007b36:	68fb      	ldr	r3, [r7, #12]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3710      	adds	r7, #16
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	2000147c 	.word	0x2000147c
 8007b44:	20006b98 	.word	0x20006b98

08007b48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007b4c:	4b08      	ldr	r3, [pc, #32]	; (8007b70 <SystemInit+0x28>)
 8007b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b52:	4a07      	ldr	r2, [pc, #28]	; (8007b70 <SystemInit+0x28>)
 8007b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007b5c:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <SystemInit+0x28>)
 8007b5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b62:	609a      	str	r2, [r3, #8]
#endif
}
 8007b64:	bf00      	nop
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	e000ed00 	.word	0xe000ed00

08007b74 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b7a:	463b      	mov	r3, r7
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8007b82:	4b15      	ldr	r3, [pc, #84]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007b84:	4a15      	ldr	r2, [pc, #84]	; (8007bdc <MX_TIM7_Init+0x68>)
 8007b86:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8007b88:	4b13      	ldr	r3, [pc, #76]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007b8a:	2253      	movs	r2, #83	; 0x53
 8007b8c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b8e:	4b12      	ldr	r3, [pc, #72]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007b90:	2200      	movs	r2, #0
 8007b92:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8007b94:	4b10      	ldr	r3, [pc, #64]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007b96:	f242 720f 	movw	r2, #9999	; 0x270f
 8007b9a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b9c:	4b0e      	ldr	r3, [pc, #56]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007ba2:	480d      	ldr	r0, [pc, #52]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007ba4:	f002 fe4e 	bl	800a844 <HAL_TIM_Base_Init>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d001      	beq.n	8007bb2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8007bae:	f7fb fbd3 	bl	8003358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007bba:	463b      	mov	r3, r7
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4806      	ldr	r0, [pc, #24]	; (8007bd8 <MX_TIM7_Init+0x64>)
 8007bc0:	f003 f860 	bl	800ac84 <HAL_TIMEx_MasterConfigSynchronization>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d001      	beq.n	8007bce <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8007bca:	f7fb fbc5 	bl	8003358 <Error_Handler>
  }

}
 8007bce:	bf00      	nop
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20005e00 	.word	0x20005e00
 8007bdc:	40001400 	.word	0x40001400

08007be0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a0e      	ldr	r2, [pc, #56]	; (8007c28 <HAL_TIM_Base_MspInit+0x48>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d115      	bne.n	8007c1e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	4b0d      	ldr	r3, [pc, #52]	; (8007c2c <HAL_TIM_Base_MspInit+0x4c>)
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfa:	4a0c      	ldr	r2, [pc, #48]	; (8007c2c <HAL_TIM_Base_MspInit+0x4c>)
 8007bfc:	f043 0320 	orr.w	r3, r3, #32
 8007c00:	6413      	str	r3, [r2, #64]	; 0x40
 8007c02:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <HAL_TIM_Base_MspInit+0x4c>)
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	f003 0320 	and.w	r3, r3, #32
 8007c0a:	60fb      	str	r3, [r7, #12]
 8007c0c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8007c0e:	2200      	movs	r2, #0
 8007c10:	2105      	movs	r1, #5
 8007c12:	2037      	movs	r0, #55	; 0x37
 8007c14:	f000 fa26 	bl	8008064 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007c18:	2037      	movs	r0, #55	; 0x37
 8007c1a:	f000 fa3f 	bl	800809c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8007c1e:	bf00      	nop
 8007c20:	3710      	adds	r7, #16
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	40001400 	.word	0x40001400
 8007c2c:	40023800 	.word	0x40023800

08007c30 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8007c34:	4b11      	ldr	r3, [pc, #68]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c36:	4a12      	ldr	r2, [pc, #72]	; (8007c80 <MX_UART4_Init+0x50>)
 8007c38:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8007c3a:	4b10      	ldr	r3, [pc, #64]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007c40:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8007c42:	4b0e      	ldr	r3, [pc, #56]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c44:	2200      	movs	r2, #0
 8007c46:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8007c48:	4b0c      	ldr	r3, [pc, #48]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8007c4e:	4b0b      	ldr	r3, [pc, #44]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c50:	2200      	movs	r2, #0
 8007c52:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8007c54:	4b09      	ldr	r3, [pc, #36]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c56:	220c      	movs	r2, #12
 8007c58:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007c5a:	4b08      	ldr	r3, [pc, #32]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8007c60:	4b06      	ldr	r3, [pc, #24]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c62:	2200      	movs	r2, #0
 8007c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8007c66:	4805      	ldr	r0, [pc, #20]	; (8007c7c <MX_UART4_Init+0x4c>)
 8007c68:	f003 f89c 	bl	800ada4 <HAL_UART_Init>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8007c72:	f7fb fb71 	bl	8003358 <Error_Handler>
  }

}
 8007c76:	bf00      	nop
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop
 8007c7c:	20005e40 	.word	0x20005e40
 8007c80:	40004c00 	.word	0x40004c00

08007c84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08a      	sub	sp, #40	; 0x28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c8c:	f107 0314 	add.w	r3, r7, #20
 8007c90:	2200      	movs	r2, #0
 8007c92:	601a      	str	r2, [r3, #0]
 8007c94:	605a      	str	r2, [r3, #4]
 8007c96:	609a      	str	r2, [r3, #8]
 8007c98:	60da      	str	r2, [r3, #12]
 8007c9a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a34      	ldr	r2, [pc, #208]	; (8007d74 <HAL_UART_MspInit+0xf0>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d161      	bne.n	8007d6a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	613b      	str	r3, [r7, #16]
 8007caa:	4b33      	ldr	r3, [pc, #204]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cae:	4a32      	ldr	r2, [pc, #200]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007cb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8007cb6:	4b30      	ldr	r3, [pc, #192]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007cbe:	613b      	str	r3, [r7, #16]
 8007cc0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60fb      	str	r3, [r7, #12]
 8007cc6:	4b2c      	ldr	r3, [pc, #176]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cca:	4a2b      	ldr	r2, [pc, #172]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007ccc:	f043 0301 	orr.w	r3, r3, #1
 8007cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8007cd2:	4b29      	ldr	r3, [pc, #164]	; (8007d78 <HAL_UART_MspInit+0xf4>)
 8007cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	60fb      	str	r3, [r7, #12]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cea:	2303      	movs	r3, #3
 8007cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007cee:	2308      	movs	r3, #8
 8007cf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cf2:	f107 0314 	add.w	r3, r7, #20
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	4820      	ldr	r0, [pc, #128]	; (8007d7c <HAL_UART_MspInit+0xf8>)
 8007cfa:	f000 fd7b 	bl	80087f4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8007cfe:	4b20      	ldr	r3, [pc, #128]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d00:	4a20      	ldr	r2, [pc, #128]	; (8007d84 <HAL_UART_MspInit+0x100>)
 8007d02:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8007d04:	4b1e      	ldr	r3, [pc, #120]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007d0a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007d0c:	4b1c      	ldr	r3, [pc, #112]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d0e:	2240      	movs	r2, #64	; 0x40
 8007d10:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d12:	4b1b      	ldr	r3, [pc, #108]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007d18:	4b19      	ldr	r3, [pc, #100]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d1e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007d20:	4b17      	ldr	r3, [pc, #92]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d26:	4b16      	ldr	r3, [pc, #88]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8007d2c:	4b14      	ldr	r3, [pc, #80]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d2e:	2200      	movs	r2, #0
 8007d30:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007d32:	4b13      	ldr	r3, [pc, #76]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d34:	2200      	movs	r2, #0
 8007d36:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d38:	4b11      	ldr	r3, [pc, #68]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8007d3e:	4810      	ldr	r0, [pc, #64]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d40:	f000 f9ba 	bl	80080b8 <HAL_DMA_Init>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d001      	beq.n	8007d4e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8007d4a:	f7fb fb05 	bl	8003358 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	4a0b      	ldr	r2, [pc, #44]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d52:	631a      	str	r2, [r3, #48]	; 0x30
 8007d54:	4a0a      	ldr	r2, [pc, #40]	; (8007d80 <HAL_UART_MspInit+0xfc>)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2105      	movs	r1, #5
 8007d5e:	2034      	movs	r0, #52	; 0x34
 8007d60:	f000 f980 	bl	8008064 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8007d64:	2034      	movs	r0, #52	; 0x34
 8007d66:	f000 f999 	bl	800809c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8007d6a:	bf00      	nop
 8007d6c:	3728      	adds	r7, #40	; 0x28
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	40004c00 	.word	0x40004c00
 8007d78:	40023800 	.word	0x40023800
 8007d7c:	40020000 	.word	0x40020000
 8007d80:	20005e80 	.word	0x20005e80
 8007d84:	40026070 	.word	0x40026070

08007d88 <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a0c      	ldr	r2, [pc, #48]	; (8007dc8 <HAL_UART_TxCpltCallback+0x40>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d112      	bne.n	8007dc0 <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 8007d9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d9e:	490b      	ldr	r1, [pc, #44]	; (8007dcc <HAL_UART_TxCpltCallback+0x44>)
 8007da0:	480b      	ldr	r0, [pc, #44]	; (8007dd0 <HAL_UART_TxCpltCallback+0x48>)
 8007da2:	f7fb fb78 	bl	8003496 <ringBuff_PopArray>
 8007da6:	4603      	mov	r3, r0
 8007da8:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 8007daa:	89fb      	ldrh	r3, [r7, #14]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d006      	beq.n	8007dbe <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 8007db0:	89fb      	ldrh	r3, [r7, #14]
 8007db2:	461a      	mov	r2, r3
 8007db4:	4905      	ldr	r1, [pc, #20]	; (8007dcc <HAL_UART_TxCpltCallback+0x44>)
 8007db6:	4807      	ldr	r0, [pc, #28]	; (8007dd4 <HAL_UART_TxCpltCallback+0x4c>)
 8007db8:	f003 f842 	bl	800ae40 <HAL_UART_Transmit_DMA>
 8007dbc:	e000      	b.n	8007dc0 <HAL_UART_TxCpltCallback+0x38>
			return;
 8007dbe:	bf00      	nop
	}
}
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	40004c00 	.word	0x40004c00
 8007dcc:	200051dc 	.word	0x200051dc
 8007dd0:	2000086c 	.word	0x2000086c
 8007dd4:	20005e40 	.word	0x20005e40

08007dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007dd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007e10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007ddc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007dde:	e003      	b.n	8007de8 <LoopCopyDataInit>

08007de0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007de0:	4b0c      	ldr	r3, [pc, #48]	; (8007e14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007de2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007de4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007de6:	3104      	adds	r1, #4

08007de8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007de8:	480b      	ldr	r0, [pc, #44]	; (8007e18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007dea:	4b0c      	ldr	r3, [pc, #48]	; (8007e1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007dec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007dee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007df0:	d3f6      	bcc.n	8007de0 <CopyDataInit>
  ldr  r2, =_sbss
 8007df2:	4a0b      	ldr	r2, [pc, #44]	; (8007e20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007df4:	e002      	b.n	8007dfc <LoopFillZerobss>

08007df6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007df6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007df8:	f842 3b04 	str.w	r3, [r2], #4

08007dfc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007dfc:	4b09      	ldr	r3, [pc, #36]	; (8007e24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007dfe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007e00:	d3f9      	bcc.n	8007df6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007e02:	f7ff fea1 	bl	8007b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007e06:	f00a fc97 	bl	8012738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007e0a:	f7fb fa13 	bl	8003234 <main>
  bx  lr    
 8007e0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007e10:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007e14:	08018ed8 	.word	0x08018ed8
  ldr  r0, =_sdata
 8007e18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007e1c:	20001008 	.word	0x20001008
  ldr  r2, =_sbss
 8007e20:	20001008 	.word	0x20001008
  ldr  r3, = _ebss
 8007e24:	20006b94 	.word	0x20006b94

08007e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007e28:	e7fe      	b.n	8007e28 <ADC_IRQHandler>
	...

08007e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007e30:	4b0e      	ldr	r3, [pc, #56]	; (8007e6c <HAL_Init+0x40>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a0d      	ldr	r2, [pc, #52]	; (8007e6c <HAL_Init+0x40>)
 8007e36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007e3c:	4b0b      	ldr	r3, [pc, #44]	; (8007e6c <HAL_Init+0x40>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a0a      	ldr	r2, [pc, #40]	; (8007e6c <HAL_Init+0x40>)
 8007e42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007e48:	4b08      	ldr	r3, [pc, #32]	; (8007e6c <HAL_Init+0x40>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a07      	ldr	r2, [pc, #28]	; (8007e6c <HAL_Init+0x40>)
 8007e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007e54:	2003      	movs	r0, #3
 8007e56:	f000 f8fa 	bl	800804e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	f7ff fd84 	bl	8007968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007e60:	f7ff fd56 	bl	8007910 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	40023c00 	.word	0x40023c00

08007e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e70:	b480      	push	{r7}
 8007e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007e74:	4b06      	ldr	r3, [pc, #24]	; (8007e90 <HAL_IncTick+0x20>)
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	461a      	mov	r2, r3
 8007e7a:	4b06      	ldr	r3, [pc, #24]	; (8007e94 <HAL_IncTick+0x24>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4413      	add	r3, r2
 8007e80:	4a04      	ldr	r2, [pc, #16]	; (8007e94 <HAL_IncTick+0x24>)
 8007e82:	6013      	str	r3, [r2, #0]
}
 8007e84:	bf00      	nop
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	20000cbc 	.word	0x20000cbc
 8007e94:	20005ee0 	.word	0x20005ee0

08007e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8007e9c:	4b03      	ldr	r3, [pc, #12]	; (8007eac <HAL_GetTick+0x14>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	20005ee0 	.word	0x20005ee0

08007eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007eb8:	f7ff ffee 	bl	8007e98 <HAL_GetTick>
 8007ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec8:	d005      	beq.n	8007ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007eca:	4b09      	ldr	r3, [pc, #36]	; (8007ef0 <HAL_Delay+0x40>)
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007ed6:	bf00      	nop
 8007ed8:	f7ff ffde 	bl	8007e98 <HAL_GetTick>
 8007edc:	4602      	mov	r2, r0
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d8f7      	bhi.n	8007ed8 <HAL_Delay+0x28>
  {
  }
}
 8007ee8:	bf00      	nop
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	20000cbc 	.word	0x20000cbc

08007ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f003 0307 	and.w	r3, r3, #7
 8007f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007f04:	4b0c      	ldr	r3, [pc, #48]	; (8007f38 <__NVIC_SetPriorityGrouping+0x44>)
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007f10:	4013      	ands	r3, r2
 8007f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007f1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007f26:	4a04      	ldr	r2, [pc, #16]	; (8007f38 <__NVIC_SetPriorityGrouping+0x44>)
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	60d3      	str	r3, [r2, #12]
}
 8007f2c:	bf00      	nop
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	e000ed00 	.word	0xe000ed00

08007f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f40:	4b04      	ldr	r3, [pc, #16]	; (8007f54 <__NVIC_GetPriorityGrouping+0x18>)
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	0a1b      	lsrs	r3, r3, #8
 8007f46:	f003 0307 	and.w	r3, r3, #7
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr
 8007f54:	e000ed00 	.word	0xe000ed00

08007f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	4603      	mov	r3, r0
 8007f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	db0b      	blt.n	8007f82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f6a:	79fb      	ldrb	r3, [r7, #7]
 8007f6c:	f003 021f 	and.w	r2, r3, #31
 8007f70:	4907      	ldr	r1, [pc, #28]	; (8007f90 <__NVIC_EnableIRQ+0x38>)
 8007f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	2001      	movs	r0, #1
 8007f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8007f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007f82:	bf00      	nop
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	e000e100 	.word	0xe000e100

08007f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	6039      	str	r1, [r7, #0]
 8007f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	db0a      	blt.n	8007fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	b2da      	uxtb	r2, r3
 8007fac:	490c      	ldr	r1, [pc, #48]	; (8007fe0 <__NVIC_SetPriority+0x4c>)
 8007fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fb2:	0112      	lsls	r2, r2, #4
 8007fb4:	b2d2      	uxtb	r2, r2
 8007fb6:	440b      	add	r3, r1
 8007fb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007fbc:	e00a      	b.n	8007fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	b2da      	uxtb	r2, r3
 8007fc2:	4908      	ldr	r1, [pc, #32]	; (8007fe4 <__NVIC_SetPriority+0x50>)
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	f003 030f 	and.w	r3, r3, #15
 8007fca:	3b04      	subs	r3, #4
 8007fcc:	0112      	lsls	r2, r2, #4
 8007fce:	b2d2      	uxtb	r2, r2
 8007fd0:	440b      	add	r3, r1
 8007fd2:	761a      	strb	r2, [r3, #24]
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr
 8007fe0:	e000e100 	.word	0xe000e100
 8007fe4:	e000ed00 	.word	0xe000ed00

08007fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b089      	sub	sp, #36	; 0x24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f003 0307 	and.w	r3, r3, #7
 8007ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	f1c3 0307 	rsb	r3, r3, #7
 8008002:	2b04      	cmp	r3, #4
 8008004:	bf28      	it	cs
 8008006:	2304      	movcs	r3, #4
 8008008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	3304      	adds	r3, #4
 800800e:	2b06      	cmp	r3, #6
 8008010:	d902      	bls.n	8008018 <NVIC_EncodePriority+0x30>
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	3b03      	subs	r3, #3
 8008016:	e000      	b.n	800801a <NVIC_EncodePriority+0x32>
 8008018:	2300      	movs	r3, #0
 800801a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800801c:	f04f 32ff 	mov.w	r2, #4294967295
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	fa02 f303 	lsl.w	r3, r2, r3
 8008026:	43da      	mvns	r2, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	401a      	ands	r2, r3
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008030:	f04f 31ff 	mov.w	r1, #4294967295
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	fa01 f303 	lsl.w	r3, r1, r3
 800803a:	43d9      	mvns	r1, r3
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008040:	4313      	orrs	r3, r2
         );
}
 8008042:	4618      	mov	r0, r3
 8008044:	3724      	adds	r7, #36	; 0x24
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr

0800804e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b082      	sub	sp, #8
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f7ff ff4c 	bl	8007ef4 <__NVIC_SetPriorityGrouping>
}
 800805c:	bf00      	nop
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	4603      	mov	r3, r0
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
 8008070:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008072:	2300      	movs	r3, #0
 8008074:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008076:	f7ff ff61 	bl	8007f3c <__NVIC_GetPriorityGrouping>
 800807a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	68b9      	ldr	r1, [r7, #8]
 8008080:	6978      	ldr	r0, [r7, #20]
 8008082:	f7ff ffb1 	bl	8007fe8 <NVIC_EncodePriority>
 8008086:	4602      	mov	r2, r0
 8008088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800808c:	4611      	mov	r1, r2
 800808e:	4618      	mov	r0, r3
 8008090:	f7ff ff80 	bl	8007f94 <__NVIC_SetPriority>
}
 8008094:	bf00      	nop
 8008096:	3718      	adds	r7, #24
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	4603      	mov	r3, r0
 80080a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80080a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f7ff ff54 	bl	8007f58 <__NVIC_EnableIRQ>
}
 80080b0:	bf00      	nop
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80080c0:	2300      	movs	r3, #0
 80080c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80080c4:	f7ff fee8 	bl	8007e98 <HAL_GetTick>
 80080c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d101      	bne.n	80080d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	e099      	b.n	8008208 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2202      	movs	r2, #2
 80080e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f022 0201 	bic.w	r2, r2, #1
 80080f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80080f4:	e00f      	b.n	8008116 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80080f6:	f7ff fecf 	bl	8007e98 <HAL_GetTick>
 80080fa:	4602      	mov	r2, r0
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	2b05      	cmp	r3, #5
 8008102:	d908      	bls.n	8008116 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2220      	movs	r2, #32
 8008108:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2203      	movs	r2, #3
 800810e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e078      	b.n	8008208 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	2b00      	cmp	r3, #0
 8008122:	d1e8      	bne.n	80080f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	4b38      	ldr	r3, [pc, #224]	; (8008210 <HAL_DMA_Init+0x158>)
 8008130:	4013      	ands	r3, r2
 8008132:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008142:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800814e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800815a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a1b      	ldr	r3, [r3, #32]
 8008160:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	4313      	orrs	r3, r2
 8008166:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	2b04      	cmp	r3, #4
 800816e:	d107      	bne.n	8008180 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008178:	4313      	orrs	r3, r2
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	4313      	orrs	r3, r2
 800817e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	f023 0307 	bic.w	r3, r3, #7
 8008196:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	697a      	ldr	r2, [r7, #20]
 800819e:	4313      	orrs	r3, r2
 80081a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	d117      	bne.n	80081da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ae:	697a      	ldr	r2, [r7, #20]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00e      	beq.n	80081da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 fa9f 	bl	8008700 <DMA_CheckFifoParam>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d008      	beq.n	80081da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2240      	movs	r2, #64	; 0x40
 80081cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80081d6:	2301      	movs	r3, #1
 80081d8:	e016      	b.n	8008208 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 fa56 	bl	8008694 <DMA_CalcBaseAndBitshift>
 80081e8:	4603      	mov	r3, r0
 80081ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081f0:	223f      	movs	r2, #63	; 0x3f
 80081f2:	409a      	lsls	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3718      	adds	r7, #24
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	f010803f 	.word	0xf010803f

08008214 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800822a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008232:	2b01      	cmp	r3, #1
 8008234:	d101      	bne.n	800823a <HAL_DMA_Start_IT+0x26>
 8008236:	2302      	movs	r3, #2
 8008238:	e040      	b.n	80082bc <HAL_DMA_Start_IT+0xa8>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b01      	cmp	r3, #1
 800824c:	d12f      	bne.n	80082ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2202      	movs	r2, #2
 8008252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	68b9      	ldr	r1, [r7, #8]
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f000 f9e8 	bl	8008638 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800826c:	223f      	movs	r2, #63	; 0x3f
 800826e:	409a      	lsls	r2, r3
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0216 	orr.w	r2, r2, #22
 8008282:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008288:	2b00      	cmp	r3, #0
 800828a:	d007      	beq.n	800829c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f042 0208 	orr.w	r2, r2, #8
 800829a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0201 	orr.w	r2, r2, #1
 80082aa:	601a      	str	r2, [r3, #0]
 80082ac:	e005      	b.n	80082ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80082b6:	2302      	movs	r3, #2
 80082b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80082ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3718      	adds	r7, #24
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d004      	beq.n	80082e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2280      	movs	r2, #128	; 0x80
 80082dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e00c      	b.n	80082fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2205      	movs	r2, #5
 80082e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0201 	bic.w	r2, r2, #1
 80082f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008314:	4b92      	ldr	r3, [pc, #584]	; (8008560 <HAL_DMA_IRQHandler+0x258>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a92      	ldr	r2, [pc, #584]	; (8008564 <HAL_DMA_IRQHandler+0x25c>)
 800831a:	fba2 2303 	umull	r2, r3, r2, r3
 800831e:	0a9b      	lsrs	r3, r3, #10
 8008320:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008326:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008332:	2208      	movs	r2, #8
 8008334:	409a      	lsls	r2, r3
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	4013      	ands	r3, r2
 800833a:	2b00      	cmp	r3, #0
 800833c:	d01a      	beq.n	8008374 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0304 	and.w	r3, r3, #4
 8008348:	2b00      	cmp	r3, #0
 800834a:	d013      	beq.n	8008374 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f022 0204 	bic.w	r2, r2, #4
 800835a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008360:	2208      	movs	r2, #8
 8008362:	409a      	lsls	r2, r3
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800836c:	f043 0201 	orr.w	r2, r3, #1
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008378:	2201      	movs	r2, #1
 800837a:	409a      	lsls	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4013      	ands	r3, r2
 8008380:	2b00      	cmp	r3, #0
 8008382:	d012      	beq.n	80083aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00b      	beq.n	80083aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008396:	2201      	movs	r2, #1
 8008398:	409a      	lsls	r2, r3
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a2:	f043 0202 	orr.w	r2, r3, #2
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ae:	2204      	movs	r2, #4
 80083b0:	409a      	lsls	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4013      	ands	r3, r2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d012      	beq.n	80083e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f003 0302 	and.w	r3, r3, #2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083cc:	2204      	movs	r2, #4
 80083ce:	409a      	lsls	r2, r3
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d8:	f043 0204 	orr.w	r2, r3, #4
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e4:	2210      	movs	r2, #16
 80083e6:	409a      	lsls	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	4013      	ands	r3, r2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d043      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0308 	and.w	r3, r3, #8
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d03c      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008402:	2210      	movs	r2, #16
 8008404:	409a      	lsls	r2, r3
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008414:	2b00      	cmp	r3, #0
 8008416:	d018      	beq.n	800844a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d108      	bne.n	8008438 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842a:	2b00      	cmp	r3, #0
 800842c:	d024      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	4798      	blx	r3
 8008436:	e01f      	b.n	8008478 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800843c:	2b00      	cmp	r3, #0
 800843e:	d01b      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	4798      	blx	r3
 8008448:	e016      	b.n	8008478 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008454:	2b00      	cmp	r3, #0
 8008456:	d107      	bne.n	8008468 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0208 	bic.w	r2, r2, #8
 8008466:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800847c:	2220      	movs	r2, #32
 800847e:	409a      	lsls	r2, r3
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	4013      	ands	r3, r2
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 808e 	beq.w	80085a6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0310 	and.w	r3, r3, #16
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 8086 	beq.w	80085a6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800849e:	2220      	movs	r2, #32
 80084a0:	409a      	lsls	r2, r3
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b05      	cmp	r3, #5
 80084b0:	d136      	bne.n	8008520 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 0216 	bic.w	r2, r2, #22
 80084c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	695a      	ldr	r2, [r3, #20]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d103      	bne.n	80084e2 <HAL_DMA_IRQHandler+0x1da>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0208 	bic.w	r2, r2, #8
 80084f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084f6:	223f      	movs	r2, #63	; 0x3f
 80084f8:	409a      	lsls	r2, r3
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008512:	2b00      	cmp	r3, #0
 8008514:	d07d      	beq.n	8008612 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	4798      	blx	r3
        }
        return;
 800851e:	e078      	b.n	8008612 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d01c      	beq.n	8008568 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d108      	bne.n	800854e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008540:	2b00      	cmp	r3, #0
 8008542:	d030      	beq.n	80085a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	4798      	blx	r3
 800854c:	e02b      	b.n	80085a6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008552:	2b00      	cmp	r3, #0
 8008554:	d027      	beq.n	80085a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	4798      	blx	r3
 800855e:	e022      	b.n	80085a6 <HAL_DMA_IRQHandler+0x29e>
 8008560:	20000cb4 	.word	0x20000cb4
 8008564:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10f      	bne.n	8008596 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 0210 	bic.w	r2, r2, #16
 8008584:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2201      	movs	r2, #1
 8008592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859a:	2b00      	cmp	r3, #0
 800859c:	d003      	beq.n	80085a6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d032      	beq.n	8008614 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085b2:	f003 0301 	and.w	r3, r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d022      	beq.n	8008600 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2205      	movs	r2, #5
 80085be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f022 0201 	bic.w	r2, r2, #1
 80085d0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	3301      	adds	r3, #1
 80085d6:	60bb      	str	r3, [r7, #8]
 80085d8:	697a      	ldr	r2, [r7, #20]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d307      	bcc.n	80085ee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1f2      	bne.n	80085d2 <HAL_DMA_IRQHandler+0x2ca>
 80085ec:	e000      	b.n	80085f0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80085ee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008604:	2b00      	cmp	r3, #0
 8008606:	d005      	beq.n	8008614 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	4798      	blx	r3
 8008610:	e000      	b.n	8008614 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008612:	bf00      	nop
    }
  }
}
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
 800861a:	bf00      	nop

0800861c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800862a:	b2db      	uxtb	r3, r3
}
 800862c:	4618      	mov	r0, r3
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008638:	b480      	push	{r7}
 800863a:	b085      	sub	sp, #20
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
 8008644:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008654:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	683a      	ldr	r2, [r7, #0]
 800865c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	2b40      	cmp	r3, #64	; 0x40
 8008664:	d108      	bne.n	8008678 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008676:	e007      	b.n	8008688 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	60da      	str	r2, [r3, #12]
}
 8008688:	bf00      	nop
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	3b10      	subs	r3, #16
 80086a4:	4a14      	ldr	r2, [pc, #80]	; (80086f8 <DMA_CalcBaseAndBitshift+0x64>)
 80086a6:	fba2 2303 	umull	r2, r3, r2, r3
 80086aa:	091b      	lsrs	r3, r3, #4
 80086ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80086ae:	4a13      	ldr	r2, [pc, #76]	; (80086fc <DMA_CalcBaseAndBitshift+0x68>)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4413      	add	r3, r2
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2b03      	cmp	r3, #3
 80086c0:	d909      	bls.n	80086d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086ca:	f023 0303 	bic.w	r3, r3, #3
 80086ce:	1d1a      	adds	r2, r3, #4
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	659a      	str	r2, [r3, #88]	; 0x58
 80086d4:	e007      	b.n	80086e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086de:	f023 0303 	bic.w	r3, r3, #3
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3714      	adds	r7, #20
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	aaaaaaab 	.word	0xaaaaaaab
 80086fc:	0801896c 	.word	0x0801896c

08008700 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008708:	2300      	movs	r3, #0
 800870a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008710:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	699b      	ldr	r3, [r3, #24]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d11f      	bne.n	800875a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	2b03      	cmp	r3, #3
 800871e:	d855      	bhi.n	80087cc <DMA_CheckFifoParam+0xcc>
 8008720:	a201      	add	r2, pc, #4	; (adr r2, 8008728 <DMA_CheckFifoParam+0x28>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	08008739 	.word	0x08008739
 800872c:	0800874b 	.word	0x0800874b
 8008730:	08008739 	.word	0x08008739
 8008734:	080087cd 	.word	0x080087cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d045      	beq.n	80087d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008748:	e042      	b.n	80087d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008752:	d13f      	bne.n	80087d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008758:	e03c      	b.n	80087d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008762:	d121      	bne.n	80087a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	2b03      	cmp	r3, #3
 8008768:	d836      	bhi.n	80087d8 <DMA_CheckFifoParam+0xd8>
 800876a:	a201      	add	r2, pc, #4	; (adr r2, 8008770 <DMA_CheckFifoParam+0x70>)
 800876c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008770:	08008781 	.word	0x08008781
 8008774:	08008787 	.word	0x08008787
 8008778:	08008781 	.word	0x08008781
 800877c:	08008799 	.word	0x08008799
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
      break;
 8008784:	e02f      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d024      	beq.n	80087dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008796:	e021      	b.n	80087dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800879c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087a0:	d11e      	bne.n	80087e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087a6:	e01b      	b.n	80087e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2b02      	cmp	r3, #2
 80087ac:	d902      	bls.n	80087b4 <DMA_CheckFifoParam+0xb4>
 80087ae:	2b03      	cmp	r3, #3
 80087b0:	d003      	beq.n	80087ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80087b2:	e018      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	73fb      	strb	r3, [r7, #15]
      break;
 80087b8:	e015      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00e      	beq.n	80087e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	73fb      	strb	r3, [r7, #15]
      break;
 80087ca:	e00b      	b.n	80087e4 <DMA_CheckFifoParam+0xe4>
      break;
 80087cc:	bf00      	nop
 80087ce:	e00a      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;
 80087d0:	bf00      	nop
 80087d2:	e008      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;
 80087d4:	bf00      	nop
 80087d6:	e006      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;
 80087d8:	bf00      	nop
 80087da:	e004      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;
 80087dc:	bf00      	nop
 80087de:	e002      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80087e0:	bf00      	nop
 80087e2:	e000      	b.n	80087e6 <DMA_CheckFifoParam+0xe6>
      break;
 80087e4:	bf00      	nop
    }
  } 
  
  return status; 
 80087e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b089      	sub	sp, #36	; 0x24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80087fe:	2300      	movs	r3, #0
 8008800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008802:	2300      	movs	r3, #0
 8008804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008806:	2300      	movs	r3, #0
 8008808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800880a:	2300      	movs	r3, #0
 800880c:	61fb      	str	r3, [r7, #28]
 800880e:	e16b      	b.n	8008ae8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008810:	2201      	movs	r2, #1
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	fa02 f303 	lsl.w	r3, r2, r3
 8008818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	4013      	ands	r3, r2
 8008822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	429a      	cmp	r2, r3
 800882a:	f040 815a 	bne.w	8008ae2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d00b      	beq.n	800884e <HAL_GPIO_Init+0x5a>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2b02      	cmp	r3, #2
 800883c:	d007      	beq.n	800884e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008842:	2b11      	cmp	r3, #17
 8008844:	d003      	beq.n	800884e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	2b12      	cmp	r3, #18
 800884c:	d130      	bne.n	80088b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	2203      	movs	r2, #3
 800885a:	fa02 f303 	lsl.w	r3, r2, r3
 800885e:	43db      	mvns	r3, r3
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	4013      	ands	r3, r2
 8008864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68da      	ldr	r2, [r3, #12]
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	005b      	lsls	r3, r3, #1
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	4313      	orrs	r3, r2
 8008876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	69ba      	ldr	r2, [r7, #24]
 800887c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008884:	2201      	movs	r2, #1
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	fa02 f303 	lsl.w	r3, r2, r3
 800888c:	43db      	mvns	r3, r3
 800888e:	69ba      	ldr	r2, [r7, #24]
 8008890:	4013      	ands	r3, r2
 8008892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	091b      	lsrs	r3, r3, #4
 800889a:	f003 0201 	and.w	r2, r3, #1
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	fa02 f303 	lsl.w	r3, r2, r3
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	2203      	movs	r2, #3
 80088bc:	fa02 f303 	lsl.w	r3, r2, r3
 80088c0:	43db      	mvns	r3, r3
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	4013      	ands	r3, r2
 80088c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	689a      	ldr	r2, [r3, #8]
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	fa02 f303 	lsl.w	r3, r2, r3
 80088d4:	69ba      	ldr	r2, [r7, #24]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	69ba      	ldr	r2, [r7, #24]
 80088de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d003      	beq.n	80088f0 <HAL_GPIO_Init+0xfc>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	2b12      	cmp	r3, #18
 80088ee:	d123      	bne.n	8008938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	08da      	lsrs	r2, r3, #3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	3208      	adds	r2, #8
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	220f      	movs	r2, #15
 8008908:	fa02 f303 	lsl.w	r3, r2, r3
 800890c:	43db      	mvns	r3, r3
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	4013      	ands	r3, r2
 8008912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	691a      	ldr	r2, [r3, #16]
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	fa02 f303 	lsl.w	r3, r2, r3
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	4313      	orrs	r3, r2
 8008928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	08da      	lsrs	r2, r3, #3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3208      	adds	r2, #8
 8008932:	69b9      	ldr	r1, [r7, #24]
 8008934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800893e:	69fb      	ldr	r3, [r7, #28]
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	2203      	movs	r2, #3
 8008944:	fa02 f303 	lsl.w	r3, r2, r3
 8008948:	43db      	mvns	r3, r3
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	4013      	ands	r3, r2
 800894e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f003 0203 	and.w	r2, r3, #3
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	fa02 f303 	lsl.w	r3, r2, r3
 8008960:	69ba      	ldr	r2, [r7, #24]
 8008962:	4313      	orrs	r3, r2
 8008964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 80b4 	beq.w	8008ae2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800897a:	2300      	movs	r3, #0
 800897c:	60fb      	str	r3, [r7, #12]
 800897e:	4b5f      	ldr	r3, [pc, #380]	; (8008afc <HAL_GPIO_Init+0x308>)
 8008980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008982:	4a5e      	ldr	r2, [pc, #376]	; (8008afc <HAL_GPIO_Init+0x308>)
 8008984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008988:	6453      	str	r3, [r2, #68]	; 0x44
 800898a:	4b5c      	ldr	r3, [pc, #368]	; (8008afc <HAL_GPIO_Init+0x308>)
 800898c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800898e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008996:	4a5a      	ldr	r2, [pc, #360]	; (8008b00 <HAL_GPIO_Init+0x30c>)
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	089b      	lsrs	r3, r3, #2
 800899c:	3302      	adds	r3, #2
 800899e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	220f      	movs	r2, #15
 80089ae:	fa02 f303 	lsl.w	r3, r2, r3
 80089b2:	43db      	mvns	r3, r3
 80089b4:	69ba      	ldr	r2, [r7, #24]
 80089b6:	4013      	ands	r3, r2
 80089b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a51      	ldr	r2, [pc, #324]	; (8008b04 <HAL_GPIO_Init+0x310>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d02b      	beq.n	8008a1a <HAL_GPIO_Init+0x226>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a50      	ldr	r2, [pc, #320]	; (8008b08 <HAL_GPIO_Init+0x314>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d025      	beq.n	8008a16 <HAL_GPIO_Init+0x222>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a4f      	ldr	r2, [pc, #316]	; (8008b0c <HAL_GPIO_Init+0x318>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d01f      	beq.n	8008a12 <HAL_GPIO_Init+0x21e>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a4e      	ldr	r2, [pc, #312]	; (8008b10 <HAL_GPIO_Init+0x31c>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d019      	beq.n	8008a0e <HAL_GPIO_Init+0x21a>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a4d      	ldr	r2, [pc, #308]	; (8008b14 <HAL_GPIO_Init+0x320>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d013      	beq.n	8008a0a <HAL_GPIO_Init+0x216>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a4c      	ldr	r2, [pc, #304]	; (8008b18 <HAL_GPIO_Init+0x324>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d00d      	beq.n	8008a06 <HAL_GPIO_Init+0x212>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a4b      	ldr	r2, [pc, #300]	; (8008b1c <HAL_GPIO_Init+0x328>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d007      	beq.n	8008a02 <HAL_GPIO_Init+0x20e>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a4a      	ldr	r2, [pc, #296]	; (8008b20 <HAL_GPIO_Init+0x32c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d101      	bne.n	80089fe <HAL_GPIO_Init+0x20a>
 80089fa:	2307      	movs	r3, #7
 80089fc:	e00e      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 80089fe:	2308      	movs	r3, #8
 8008a00:	e00c      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a02:	2306      	movs	r3, #6
 8008a04:	e00a      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a06:	2305      	movs	r3, #5
 8008a08:	e008      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a0a:	2304      	movs	r3, #4
 8008a0c:	e006      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a0e:	2303      	movs	r3, #3
 8008a10:	e004      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a12:	2302      	movs	r3, #2
 8008a14:	e002      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a16:	2301      	movs	r3, #1
 8008a18:	e000      	b.n	8008a1c <HAL_GPIO_Init+0x228>
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	69fa      	ldr	r2, [r7, #28]
 8008a1e:	f002 0203 	and.w	r2, r2, #3
 8008a22:	0092      	lsls	r2, r2, #2
 8008a24:	4093      	lsls	r3, r2
 8008a26:	69ba      	ldr	r2, [r7, #24]
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a2c:	4934      	ldr	r1, [pc, #208]	; (8008b00 <HAL_GPIO_Init+0x30c>)
 8008a2e:	69fb      	ldr	r3, [r7, #28]
 8008a30:	089b      	lsrs	r3, r3, #2
 8008a32:	3302      	adds	r3, #2
 8008a34:	69ba      	ldr	r2, [r7, #24]
 8008a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008a3a:	4b3a      	ldr	r3, [pc, #232]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	43db      	mvns	r3, r3
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	4013      	ands	r3, r2
 8008a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008a56:	69ba      	ldr	r2, [r7, #24]
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008a5e:	4a31      	ldr	r2, [pc, #196]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008a64:	4b2f      	ldr	r3, [pc, #188]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	43db      	mvns	r3, r3
 8008a6e:	69ba      	ldr	r2, [r7, #24]
 8008a70:	4013      	ands	r3, r2
 8008a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008a80:	69ba      	ldr	r2, [r7, #24]
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008a88:	4a26      	ldr	r2, [pc, #152]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008a8e:	4b25      	ldr	r3, [pc, #148]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	43db      	mvns	r3, r3
 8008a98:	69ba      	ldr	r2, [r7, #24]
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d003      	beq.n	8008ab2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008ab2:	4a1c      	ldr	r2, [pc, #112]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008ab8:	4b1a      	ldr	r3, [pc, #104]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	43db      	mvns	r3, r3
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	4013      	ands	r3, r2
 8008ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d003      	beq.n	8008adc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008adc:	4a11      	ldr	r2, [pc, #68]	; (8008b24 <HAL_GPIO_Init+0x330>)
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	61fb      	str	r3, [r7, #28]
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	2b0f      	cmp	r3, #15
 8008aec:	f67f ae90 	bls.w	8008810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008af0:	bf00      	nop
 8008af2:	3724      	adds	r7, #36	; 0x24
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr
 8008afc:	40023800 	.word	0x40023800
 8008b00:	40013800 	.word	0x40013800
 8008b04:	40020000 	.word	0x40020000
 8008b08:	40020400 	.word	0x40020400
 8008b0c:	40020800 	.word	0x40020800
 8008b10:	40020c00 	.word	0x40020c00
 8008b14:	40021000 	.word	0x40021000
 8008b18:	40021400 	.word	0x40021400
 8008b1c:	40021800 	.word	0x40021800
 8008b20:	40021c00 	.word	0x40021c00
 8008b24:	40013c00 	.word	0x40013c00

08008b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	807b      	strh	r3, [r7, #2]
 8008b34:	4613      	mov	r3, r2
 8008b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008b38:	787b      	ldrb	r3, [r7, #1]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d003      	beq.n	8008b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008b3e:	887a      	ldrh	r2, [r7, #2]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008b44:	e003      	b.n	8008b4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008b46:	887b      	ldrh	r3, [r7, #2]
 8008b48:	041a      	lsls	r2, r3, #16
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	619a      	str	r2, [r3, #24]
}
 8008b4e:	bf00      	nop
 8008b50:	370c      	adds	r7, #12
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr
	...

08008b5c <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d101      	bne.n	8008b72 <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e043      	b.n	8008bfa <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d106      	bne.n	8008b8c <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f7f9 ff92 	bl	8002ab0 <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3308      	adds	r3, #8
 8008b94:	4619      	mov	r1, r3
 8008b96:	4610      	mov	r0, r2
 8008b98:	f003 f810 	bl	800bbbc <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6818      	ldr	r0, [r3, #0]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	68b9      	ldr	r1, [r7, #8]
 8008ba8:	f003 f85a 	bl	800bc60 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6858      	ldr	r0, [r3, #4]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb8:	6879      	ldr	r1, [r7, #4]
 8008bba:	f003 f88f 	bl	800bcdc <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	6892      	ldr	r2, [r2, #8]
 8008bc6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	6892      	ldr	r2, [r2, #8]
 8008bd2:	f041 0101 	orr.w	r1, r1, #1
 8008bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d103      	bne.n	8008bea <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 8008be2:	4b08      	ldr	r3, [pc, #32]	; (8008c04 <HAL_NOR_Init+0xa8>)
 8008be4:	2200      	movs	r2, #0
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	e002      	b.n	8008bf0 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8008bea:	4b06      	ldr	r3, [pc, #24]	; (8008c04 <HAL_NOR_Init+0xa8>)
 8008bec:	2201      	movs	r2, #1
 8008bee:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	20001480 	.word	0x20001480

08008c08 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c0a:	b08f      	sub	sp, #60	; 0x3c
 8008c0c:	af0a      	add	r7, sp, #40	; 0x28
 8008c0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d101      	bne.n	8008c1a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e10f      	b.n	8008e3a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d106      	bne.n	8008c3a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f009 fa79 	bl	801212c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2203      	movs	r2, #3
 8008c3e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d102      	bne.n	8008c54 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f003 f994 	bl	800bf86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	687e      	ldr	r6, [r7, #4]
 8008c66:	466d      	mov	r5, sp
 8008c68:	f106 0410 	add.w	r4, r6, #16
 8008c6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c74:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008c78:	e885 0003 	stmia.w	r5, {r0, r1}
 8008c7c:	1d33      	adds	r3, r6, #4
 8008c7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c80:	6838      	ldr	r0, [r7, #0]
 8008c82:	f003 f86b 	bl	800bd5c <USB_CoreInit>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d005      	beq.n	8008c98 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e0d0      	b.n	8008e3a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f003 f982 	bl	800bfa8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	73fb      	strb	r3, [r7, #15]
 8008ca8:	e04a      	b.n	8008d40 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008caa:	7bfa      	ldrb	r2, [r7, #15]
 8008cac:	6879      	ldr	r1, [r7, #4]
 8008cae:	4613      	mov	r3, r2
 8008cb0:	00db      	lsls	r3, r3, #3
 8008cb2:	1a9b      	subs	r3, r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	440b      	add	r3, r1
 8008cb8:	333d      	adds	r3, #61	; 0x3d
 8008cba:	2201      	movs	r2, #1
 8008cbc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008cbe:	7bfa      	ldrb	r2, [r7, #15]
 8008cc0:	6879      	ldr	r1, [r7, #4]
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	00db      	lsls	r3, r3, #3
 8008cc6:	1a9b      	subs	r3, r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	440b      	add	r3, r1
 8008ccc:	333c      	adds	r3, #60	; 0x3c
 8008cce:	7bfa      	ldrb	r2, [r7, #15]
 8008cd0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008cd2:	7bfa      	ldrb	r2, [r7, #15]
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	b298      	uxth	r0, r3
 8008cd8:	6879      	ldr	r1, [r7, #4]
 8008cda:	4613      	mov	r3, r2
 8008cdc:	00db      	lsls	r3, r3, #3
 8008cde:	1a9b      	subs	r3, r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	440b      	add	r3, r1
 8008ce4:	3342      	adds	r3, #66	; 0x42
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008cea:	7bfa      	ldrb	r2, [r7, #15]
 8008cec:	6879      	ldr	r1, [r7, #4]
 8008cee:	4613      	mov	r3, r2
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	1a9b      	subs	r3, r3, r2
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	440b      	add	r3, r1
 8008cf8:	333f      	adds	r3, #63	; 0x3f
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008cfe:	7bfa      	ldrb	r2, [r7, #15]
 8008d00:	6879      	ldr	r1, [r7, #4]
 8008d02:	4613      	mov	r3, r2
 8008d04:	00db      	lsls	r3, r3, #3
 8008d06:	1a9b      	subs	r3, r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	440b      	add	r3, r1
 8008d0c:	3344      	adds	r3, #68	; 0x44
 8008d0e:	2200      	movs	r2, #0
 8008d10:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008d12:	7bfa      	ldrb	r2, [r7, #15]
 8008d14:	6879      	ldr	r1, [r7, #4]
 8008d16:	4613      	mov	r3, r2
 8008d18:	00db      	lsls	r3, r3, #3
 8008d1a:	1a9b      	subs	r3, r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	440b      	add	r3, r1
 8008d20:	3348      	adds	r3, #72	; 0x48
 8008d22:	2200      	movs	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d26:	7bfa      	ldrb	r2, [r7, #15]
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	00db      	lsls	r3, r3, #3
 8008d2e:	1a9b      	subs	r3, r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	440b      	add	r3, r1
 8008d34:	3350      	adds	r3, #80	; 0x50
 8008d36:	2200      	movs	r2, #0
 8008d38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d3a:	7bfb      	ldrb	r3, [r7, #15]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	73fb      	strb	r3, [r7, #15]
 8008d40:	7bfa      	ldrb	r2, [r7, #15]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d3af      	bcc.n	8008caa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	73fb      	strb	r3, [r7, #15]
 8008d4e:	e044      	b.n	8008dda <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008d50:	7bfa      	ldrb	r2, [r7, #15]
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	00db      	lsls	r3, r3, #3
 8008d58:	1a9b      	subs	r3, r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008d62:	2200      	movs	r2, #0
 8008d64:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008d66:	7bfa      	ldrb	r2, [r7, #15]
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	00db      	lsls	r3, r3, #3
 8008d6e:	1a9b      	subs	r3, r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008d78:	7bfa      	ldrb	r2, [r7, #15]
 8008d7a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008d7c:	7bfa      	ldrb	r2, [r7, #15]
 8008d7e:	6879      	ldr	r1, [r7, #4]
 8008d80:	4613      	mov	r3, r2
 8008d82:	00db      	lsls	r3, r3, #3
 8008d84:	1a9b      	subs	r3, r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	440b      	add	r3, r1
 8008d8a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008d8e:	2200      	movs	r2, #0
 8008d90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008d92:	7bfa      	ldrb	r2, [r7, #15]
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	00db      	lsls	r3, r3, #3
 8008d9a:	1a9b      	subs	r3, r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008da4:	2200      	movs	r2, #0
 8008da6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008da8:	7bfa      	ldrb	r2, [r7, #15]
 8008daa:	6879      	ldr	r1, [r7, #4]
 8008dac:	4613      	mov	r3, r2
 8008dae:	00db      	lsls	r3, r3, #3
 8008db0:	1a9b      	subs	r3, r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	440b      	add	r3, r1
 8008db6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008dba:	2200      	movs	r2, #0
 8008dbc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008dbe:	7bfa      	ldrb	r2, [r7, #15]
 8008dc0:	6879      	ldr	r1, [r7, #4]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	00db      	lsls	r3, r3, #3
 8008dc6:	1a9b      	subs	r3, r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	440b      	add	r3, r1
 8008dcc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dd4:	7bfb      	ldrb	r3, [r7, #15]
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	73fb      	strb	r3, [r7, #15]
 8008dda:	7bfa      	ldrb	r2, [r7, #15]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d3b5      	bcc.n	8008d50 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	603b      	str	r3, [r7, #0]
 8008dea:	687e      	ldr	r6, [r7, #4]
 8008dec:	466d      	mov	r5, sp
 8008dee:	f106 0410 	add.w	r4, r6, #16
 8008df2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008df4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008df6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008df8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008dfa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008dfe:	e885 0003 	stmia.w	r5, {r0, r1}
 8008e02:	1d33      	adds	r3, r6, #4
 8008e04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e06:	6838      	ldr	r0, [r7, #0]
 8008e08:	f003 f8f8 	bl	800bffc <USB_DevInit>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d005      	beq.n	8008e1e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2202      	movs	r2, #2
 8008e16:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e00d      	b.n	8008e3a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f004 f8ed 	bl	800d012 <USB_DevDisconnect>

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3714      	adds	r7, #20
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e42 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b084      	sub	sp, #16
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d101      	bne.n	8008e5e <HAL_PCD_Start+0x1c>
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	e020      	b.n	8008ea0 <HAL_PCD_Start+0x5e>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2201      	movs	r2, #1
 8008e62:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d109      	bne.n	8008e82 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d005      	beq.n	8008e82 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4618      	mov	r0, r3
 8008e88:	f004 f8ab 	bl	800cfe2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4618      	mov	r0, r3
 8008e92:	f003 f867 	bl	800bf64 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3710      	adds	r7, #16
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008ea8:	b590      	push	{r4, r7, lr}
 8008eaa:	b08d      	sub	sp, #52	; 0x34
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f004 f952 	bl	800d168 <USB_GetMode>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f040 838e 	bne.w	80095e8 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	f004 f8b6 	bl	800d042 <USB_ReadInterrupts>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f000 8384 	beq.w	80095e6 <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f004 f8ad 	bl	800d042 <USB_ReadInterrupts>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	f003 0302 	and.w	r3, r3, #2
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	d107      	bne.n	8008f02 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	695a      	ldr	r2, [r3, #20]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f002 0202 	and.w	r2, r2, #2
 8008f00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4618      	mov	r0, r3
 8008f08:	f004 f89b 	bl	800d042 <USB_ReadInterrupts>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f12:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008f16:	d17b      	bne.n	8009010 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f004 f8a1 	bl	800d068 <USB_ReadDevAllOutEpInterrupt>
 8008f26:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008f28:	e06f      	b.n	800900a <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f2c:	f003 0301 	and.w	r3, r3, #1
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d064      	beq.n	8008ffe <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f3a:	b2d2      	uxtb	r2, r2
 8008f3c:	4611      	mov	r1, r2
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f004 f8c6 	bl	800d0d0 <USB_ReadDevOutEPInterrupt>
 8008f44:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00c      	beq.n	8008f6a <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f52:	015a      	lsls	r2, r3, #5
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	2301      	movs	r3, #1
 8008f60:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008f62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 fe0d 	bl	8009b84 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	f003 0308 	and.w	r3, r3, #8
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00c      	beq.n	8008f8e <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008f74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 ff0c 	bl	8009d94 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7e:	015a      	lsls	r2, r3, #5
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	4413      	add	r3, r2
 8008f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f88:	461a      	mov	r2, r3
 8008f8a:	2308      	movs	r3, #8
 8008f8c:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	f003 0310 	and.w	r3, r3, #16
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d008      	beq.n	8008faa <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	2310      	movs	r3, #16
 8008fa8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	f003 0320 	and.w	r3, r3, #32
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d015      	beq.n	8008fe0 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d108      	bne.n	8008fce <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6818      	ldr	r0, [r3, #0]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	2101      	movs	r1, #1
 8008fca:	f004 f911 	bl	800d1f0 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd0:	015a      	lsls	r2, r3, #5
 8008fd2:	69fb      	ldr	r3, [r7, #28]
 8008fd4:	4413      	add	r3, r2
 8008fd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fda:	461a      	mov	r2, r3
 8008fdc:	2320      	movs	r3, #32
 8008fde:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d009      	beq.n	8008ffe <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fec:	015a      	lsls	r2, r3, #5
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ffc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009000:	3301      	adds	r3, #1
 8009002:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009006:	085b      	lsrs	r3, r3, #1
 8009008:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800900a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900c:	2b00      	cmp	r3, #0
 800900e:	d18c      	bne.n	8008f2a <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4618      	mov	r0, r3
 8009016:	f004 f814 	bl	800d042 <USB_ReadInterrupts>
 800901a:	4603      	mov	r3, r0
 800901c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009020:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009024:	f040 80c4 	bne.w	80091b0 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4618      	mov	r0, r3
 800902e:	f004 f835 	bl	800d09c <USB_ReadDevAllInEpInterrupt>
 8009032:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009034:	2300      	movs	r3, #0
 8009036:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009038:	e0b6      	b.n	80091a8 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800903a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903c:	f003 0301 	and.w	r3, r3, #1
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 80ab 	beq.w	800919c <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800904c:	b2d2      	uxtb	r2, r2
 800904e:	4611      	mov	r1, r2
 8009050:	4618      	mov	r0, r3
 8009052:	f004 f85b 	bl	800d10c <USB_ReadDevInEPInterrupt>
 8009056:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	f003 0301 	and.w	r3, r3, #1
 800905e:	2b00      	cmp	r3, #0
 8009060:	d05b      	beq.n	800911a <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009064:	f003 030f 	and.w	r3, r3, #15
 8009068:	2201      	movs	r2, #1
 800906a:	fa02 f303 	lsl.w	r3, r2, r3
 800906e:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	43db      	mvns	r3, r3
 800907c:	69f9      	ldr	r1, [r7, #28]
 800907e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009082:	4013      	ands	r3, r2
 8009084:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009088:	015a      	lsls	r2, r3, #5
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	4413      	add	r3, r2
 800908e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009092:	461a      	mov	r2, r3
 8009094:	2301      	movs	r3, #1
 8009096:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	691b      	ldr	r3, [r3, #16]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d11b      	bne.n	80090d8 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090a4:	4613      	mov	r3, r2
 80090a6:	00db      	lsls	r3, r3, #3
 80090a8:	1a9b      	subs	r3, r3, r2
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	440b      	add	r3, r1
 80090ae:	3348      	adds	r3, #72	; 0x48
 80090b0:	6819      	ldr	r1, [r3, #0]
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090b6:	4613      	mov	r3, r2
 80090b8:	00db      	lsls	r3, r3, #3
 80090ba:	1a9b      	subs	r3, r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4403      	add	r3, r0
 80090c0:	3344      	adds	r3, #68	; 0x44
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4419      	add	r1, r3
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090ca:	4613      	mov	r3, r2
 80090cc:	00db      	lsls	r3, r3, #3
 80090ce:	1a9b      	subs	r3, r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4403      	add	r3, r0
 80090d4:	3348      	adds	r3, #72	; 0x48
 80090d6:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80090d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f009 f8a5 	bl	801222e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d116      	bne.n	800911a <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80090ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d113      	bne.n	800911a <HAL_PCD_IRQHandler+0x272>
 80090f2:	6879      	ldr	r1, [r7, #4]
 80090f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090f6:	4613      	mov	r3, r2
 80090f8:	00db      	lsls	r3, r3, #3
 80090fa:	1a9b      	subs	r3, r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	3350      	adds	r3, #80	; 0x50
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d108      	bne.n	800911a <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6818      	ldr	r0, [r3, #0]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009112:	461a      	mov	r2, r3
 8009114:	2101      	movs	r1, #1
 8009116:	f004 f86b 	bl	800d1f0 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	f003 0308 	and.w	r3, r3, #8
 8009120:	2b00      	cmp	r3, #0
 8009122:	d008      	beq.n	8009136 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009126:	015a      	lsls	r2, r3, #5
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	4413      	add	r3, r2
 800912c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009130:	461a      	mov	r2, r3
 8009132:	2308      	movs	r3, #8
 8009134:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	f003 0310 	and.w	r3, r3, #16
 800913c:	2b00      	cmp	r3, #0
 800913e:	d008      	beq.n	8009152 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009142:	015a      	lsls	r2, r3, #5
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4413      	add	r3, r2
 8009148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800914c:	461a      	mov	r2, r3
 800914e:	2310      	movs	r3, #16
 8009150:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009158:	2b00      	cmp	r3, #0
 800915a:	d008      	beq.n	800916e <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800915c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915e:	015a      	lsls	r2, r3, #5
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	4413      	add	r3, r2
 8009164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009168:	461a      	mov	r2, r3
 800916a:	2340      	movs	r3, #64	; 0x40
 800916c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	f003 0302 	and.w	r3, r3, #2
 8009174:	2b00      	cmp	r3, #0
 8009176:	d008      	beq.n	800918a <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	015a      	lsls	r2, r3, #5
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	4413      	add	r3, r2
 8009180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009184:	461a      	mov	r2, r3
 8009186:	2302      	movs	r3, #2
 8009188:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800918a:	69bb      	ldr	r3, [r7, #24]
 800918c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009190:	2b00      	cmp	r3, #0
 8009192:	d003      	beq.n	800919c <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009194:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fc67 	bl	8009a6a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800919c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919e:	3301      	adds	r3, #1
 80091a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80091a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a4:	085b      	lsrs	r3, r3, #1
 80091a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80091a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f47f af45 	bne.w	800903a <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4618      	mov	r0, r3
 80091b6:	f003 ff44 	bl	800d042 <USB_ReadInterrupts>
 80091ba:	4603      	mov	r3, r0
 80091bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091c4:	d122      	bne.n	800920c <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	69fa      	ldr	r2, [r7, #28]
 80091d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091d4:	f023 0301 	bic.w	r3, r3, #1
 80091d8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d108      	bne.n	80091f6 <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80091ec:	2100      	movs	r1, #0
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fe88 	bl	8009f04 <HAL_PCDEx_LPM_Callback>
 80091f4:	e002      	b.n	80091fc <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f009 f890 	bl	801231c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	695a      	ldr	r2, [r3, #20]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800920a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4618      	mov	r0, r3
 8009212:	f003 ff16 	bl	800d042 <USB_ReadInterrupts>
 8009216:	4603      	mov	r3, r0
 8009218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800921c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009220:	d112      	bne.n	8009248 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009222:	69fb      	ldr	r3, [r7, #28]
 8009224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	2b01      	cmp	r3, #1
 8009230:	d102      	bne.n	8009238 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f009 f84c 	bl	80122d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	695a      	ldr	r2, [r3, #20]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009246:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4618      	mov	r0, r3
 800924e:	f003 fef8 	bl	800d042 <USB_ReadInterrupts>
 8009252:	4603      	mov	r3, r0
 8009254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800925c:	f040 80a7 	bne.w	80093ae <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009260:	69fb      	ldr	r3, [r7, #28]
 8009262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	69fa      	ldr	r2, [r7, #28]
 800926a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800926e:	f023 0301 	bic.w	r3, r3, #1
 8009272:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2110      	movs	r1, #16
 800927a:	4618      	mov	r0, r3
 800927c:	f003 f830 	bl	800c2e0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009280:	2300      	movs	r3, #0
 8009282:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009284:	e036      	b.n	80092f4 <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009288:	015a      	lsls	r2, r3, #5
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	4413      	add	r3, r2
 800928e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009292:	461a      	mov	r2, r3
 8009294:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009298:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800929a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092aa:	0151      	lsls	r1, r2, #5
 80092ac:	69fa      	ldr	r2, [r7, #28]
 80092ae:	440a      	add	r2, r1
 80092b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80092b8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80092ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092bc:	015a      	lsls	r2, r3, #5
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	4413      	add	r3, r2
 80092c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092c6:	461a      	mov	r2, r3
 80092c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80092cc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80092ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d0:	015a      	lsls	r2, r3, #5
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	4413      	add	r3, r2
 80092d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092de:	0151      	lsls	r1, r2, #5
 80092e0:	69fa      	ldr	r2, [r7, #28]
 80092e2:	440a      	add	r2, r1
 80092e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80092ec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f0:	3301      	adds	r3, #1
 80092f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d3c3      	bcc.n	8009286 <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	69fa      	ldr	r2, [r7, #28]
 8009308:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800930c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009310:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009316:	2b00      	cmp	r3, #0
 8009318:	d016      	beq.n	8009348 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009320:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009324:	69fa      	ldr	r2, [r7, #28]
 8009326:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800932a:	f043 030b 	orr.w	r3, r3, #11
 800932e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009332:	69fb      	ldr	r3, [r7, #28]
 8009334:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800933a:	69fa      	ldr	r2, [r7, #28]
 800933c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009340:	f043 030b 	orr.w	r3, r3, #11
 8009344:	6453      	str	r3, [r2, #68]	; 0x44
 8009346:	e015      	b.n	8009374 <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800934e:	695b      	ldr	r3, [r3, #20]
 8009350:	69fa      	ldr	r2, [r7, #28]
 8009352:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009356:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800935a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800935e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	69fa      	ldr	r2, [r7, #28]
 800936a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800936e:	f043 030b 	orr.w	r3, r3, #11
 8009372:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	69fa      	ldr	r2, [r7, #28]
 800937e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009382:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009386:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6818      	ldr	r0, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009398:	461a      	mov	r2, r3
 800939a:	f003 ff29 	bl	800d1f0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	695a      	ldr	r2, [r3, #20]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80093ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4618      	mov	r0, r3
 80093b4:	f003 fe45 	bl	800d042 <USB_ReadInterrupts>
 80093b8:	4603      	mov	r3, r0
 80093ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80093be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093c2:	d124      	bne.n	800940e <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4618      	mov	r0, r3
 80093ca:	f003 fedb 	bl	800d184 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f002 ffe5 	bl	800c3a2 <USB_GetDevSpeed>
 80093d8:	4603      	mov	r3, r0
 80093da:	461a      	mov	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681c      	ldr	r4, [r3, #0]
 80093e4:	f001 f9c8 	bl	800a778 <HAL_RCC_GetHCLKFreq>
 80093e8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	461a      	mov	r2, r3
 80093f2:	4620      	mov	r0, r4
 80093f4:	f002 fd14 	bl	800be20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f008 ff40 	bl	801227e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	695a      	ldr	r2, [r3, #20]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800940c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4618      	mov	r0, r3
 8009414:	f003 fe15 	bl	800d042 <USB_ReadInterrupts>
 8009418:	4603      	mov	r3, r0
 800941a:	f003 0310 	and.w	r3, r3, #16
 800941e:	2b10      	cmp	r3, #16
 8009420:	d161      	bne.n	80094e6 <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	699a      	ldr	r2, [r3, #24]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f022 0210 	bic.w	r2, r2, #16
 8009430:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	f003 020f 	and.w	r2, r3, #15
 800943e:	4613      	mov	r3, r2
 8009440:	00db      	lsls	r3, r3, #3
 8009442:	1a9b      	subs	r3, r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	4413      	add	r3, r2
 800944e:	3304      	adds	r3, #4
 8009450:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	0c5b      	lsrs	r3, r3, #17
 8009456:	f003 030f 	and.w	r3, r3, #15
 800945a:	2b02      	cmp	r3, #2
 800945c:	d124      	bne.n	80094a8 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800945e:	693a      	ldr	r2, [r7, #16]
 8009460:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009464:	4013      	ands	r3, r2
 8009466:	2b00      	cmp	r3, #0
 8009468:	d035      	beq.n	80094d6 <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	091b      	lsrs	r3, r3, #4
 8009472:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009474:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009478:	b29b      	uxth	r3, r3
 800947a:	461a      	mov	r2, r3
 800947c:	6a38      	ldr	r0, [r7, #32]
 800947e:	f003 fc8d 	bl	800cd9c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	68da      	ldr	r2, [r3, #12]
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	091b      	lsrs	r3, r3, #4
 800948a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800948e:	441a      	add	r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	699a      	ldr	r2, [r3, #24]
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	091b      	lsrs	r3, r3, #4
 800949c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094a0:	441a      	add	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	619a      	str	r2, [r3, #24]
 80094a6:	e016      	b.n	80094d6 <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	0c5b      	lsrs	r3, r3, #17
 80094ac:	f003 030f 	and.w	r3, r3, #15
 80094b0:	2b06      	cmp	r3, #6
 80094b2:	d110      	bne.n	80094d6 <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80094ba:	2208      	movs	r2, #8
 80094bc:	4619      	mov	r1, r3
 80094be:	6a38      	ldr	r0, [r7, #32]
 80094c0:	f003 fc6c 	bl	800cd9c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	699a      	ldr	r2, [r3, #24]
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	091b      	lsrs	r3, r3, #4
 80094cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094d0:	441a      	add	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	699a      	ldr	r2, [r3, #24]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f042 0210 	orr.w	r2, r2, #16
 80094e4:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f003 fda9 	bl	800d042 <USB_ReadInterrupts>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f003 0308 	and.w	r3, r3, #8
 80094f6:	2b08      	cmp	r3, #8
 80094f8:	d10a      	bne.n	8009510 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f008 feb1 	bl	8012262 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	695a      	ldr	r2, [r3, #20]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f002 0208 	and.w	r2, r2, #8
 800950e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4618      	mov	r0, r3
 8009516:	f003 fd94 	bl	800d042 <USB_ReadInterrupts>
 800951a:	4603      	mov	r3, r0
 800951c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009520:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009524:	d10f      	bne.n	8009546 <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009526:	2300      	movs	r3, #0
 8009528:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800952a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800952c:	b2db      	uxtb	r3, r3
 800952e:	4619      	mov	r1, r3
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f008 ff13 	bl	801235c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	695a      	ldr	r2, [r3, #20]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009544:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4618      	mov	r0, r3
 800954c:	f003 fd79 	bl	800d042 <USB_ReadInterrupts>
 8009550:	4603      	mov	r3, r0
 8009552:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009556:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800955a:	d10f      	bne.n	800957c <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800955c:	2300      	movs	r3, #0
 800955e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009562:	b2db      	uxtb	r3, r3
 8009564:	4619      	mov	r1, r3
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f008 fee6 	bl	8012338 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	695a      	ldr	r2, [r3, #20]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800957a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4618      	mov	r0, r3
 8009582:	f003 fd5e 	bl	800d042 <USB_ReadInterrupts>
 8009586:	4603      	mov	r3, r0
 8009588:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800958c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009590:	d10a      	bne.n	80095a8 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f008 fef4 	bl	8012380 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	695a      	ldr	r2, [r3, #20]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80095a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4618      	mov	r0, r3
 80095ae:	f003 fd48 	bl	800d042 <USB_ReadInterrupts>
 80095b2:	4603      	mov	r3, r0
 80095b4:	f003 0304 	and.w	r3, r3, #4
 80095b8:	2b04      	cmp	r3, #4
 80095ba:	d115      	bne.n	80095e8 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	f003 0304 	and.w	r3, r3, #4
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d002      	beq.n	80095d4 <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f008 fee4 	bl	801239c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	6859      	ldr	r1, [r3, #4]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	430a      	orrs	r2, r1
 80095e2:	605a      	str	r2, [r3, #4]
 80095e4:	e000      	b.n	80095e8 <HAL_PCD_IRQHandler+0x740>
      return;
 80095e6:	bf00      	nop
    }
  }
}
 80095e8:	3734      	adds	r7, #52	; 0x34
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd90      	pop	{r4, r7, pc}

080095ee <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	b082      	sub	sp, #8
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	6078      	str	r0, [r7, #4]
 80095f6:	460b      	mov	r3, r1
 80095f8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009600:	2b01      	cmp	r3, #1
 8009602:	d101      	bne.n	8009608 <HAL_PCD_SetAddress+0x1a>
 8009604:	2302      	movs	r3, #2
 8009606:	e013      	b.n	8009630 <HAL_PCD_SetAddress+0x42>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	78fa      	ldrb	r2, [r7, #3]
 8009614:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	78fa      	ldrb	r2, [r7, #3]
 800961e:	4611      	mov	r1, r2
 8009620:	4618      	mov	r0, r3
 8009622:	f003 fcb8 	bl	800cf96 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2200      	movs	r2, #0
 800962a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b084      	sub	sp, #16
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	4608      	mov	r0, r1
 8009642:	4611      	mov	r1, r2
 8009644:	461a      	mov	r2, r3
 8009646:	4603      	mov	r3, r0
 8009648:	70fb      	strb	r3, [r7, #3]
 800964a:	460b      	mov	r3, r1
 800964c:	803b      	strh	r3, [r7, #0]
 800964e:	4613      	mov	r3, r2
 8009650:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009652:	2300      	movs	r3, #0
 8009654:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009656:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800965a:	2b00      	cmp	r3, #0
 800965c:	da0f      	bge.n	800967e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800965e:	78fb      	ldrb	r3, [r7, #3]
 8009660:	f003 020f 	and.w	r2, r3, #15
 8009664:	4613      	mov	r3, r2
 8009666:	00db      	lsls	r3, r3, #3
 8009668:	1a9b      	subs	r3, r3, r2
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	3338      	adds	r3, #56	; 0x38
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	4413      	add	r3, r2
 8009672:	3304      	adds	r3, #4
 8009674:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2201      	movs	r2, #1
 800967a:	705a      	strb	r2, [r3, #1]
 800967c:	e00f      	b.n	800969e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800967e:	78fb      	ldrb	r3, [r7, #3]
 8009680:	f003 020f 	and.w	r2, r3, #15
 8009684:	4613      	mov	r3, r2
 8009686:	00db      	lsls	r3, r3, #3
 8009688:	1a9b      	subs	r3, r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	4413      	add	r3, r2
 8009694:	3304      	adds	r3, #4
 8009696:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800969e:	78fb      	ldrb	r3, [r7, #3]
 80096a0:	f003 030f 	and.w	r3, r3, #15
 80096a4:	b2da      	uxtb	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80096aa:	883a      	ldrh	r2, [r7, #0]
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	78ba      	ldrb	r2, [r7, #2]
 80096b4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	785b      	ldrb	r3, [r3, #1]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d004      	beq.n	80096c8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	b29a      	uxth	r2, r3
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80096c8:	78bb      	ldrb	r3, [r7, #2]
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d102      	bne.n	80096d4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d101      	bne.n	80096e2 <HAL_PCD_EP_Open+0xaa>
 80096de:	2302      	movs	r3, #2
 80096e0:	e00e      	b.n	8009700 <HAL_PCD_EP_Open+0xc8>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68f9      	ldr	r1, [r7, #12]
 80096f0:	4618      	mov	r0, r3
 80096f2:	f002 fe7b 	bl	800c3ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80096fe:	7afb      	ldrb	r3, [r7, #11]
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	460b      	mov	r3, r1
 8009712:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009714:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009718:	2b00      	cmp	r3, #0
 800971a:	da0f      	bge.n	800973c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800971c:	78fb      	ldrb	r3, [r7, #3]
 800971e:	f003 020f 	and.w	r2, r3, #15
 8009722:	4613      	mov	r3, r2
 8009724:	00db      	lsls	r3, r3, #3
 8009726:	1a9b      	subs	r3, r3, r2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	3338      	adds	r3, #56	; 0x38
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	4413      	add	r3, r2
 8009730:	3304      	adds	r3, #4
 8009732:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2201      	movs	r2, #1
 8009738:	705a      	strb	r2, [r3, #1]
 800973a:	e00f      	b.n	800975c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800973c:	78fb      	ldrb	r3, [r7, #3]
 800973e:	f003 020f 	and.w	r2, r3, #15
 8009742:	4613      	mov	r3, r2
 8009744:	00db      	lsls	r3, r3, #3
 8009746:	1a9b      	subs	r3, r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	4413      	add	r3, r2
 8009752:	3304      	adds	r3, #4
 8009754:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800975c:	78fb      	ldrb	r3, [r7, #3]
 800975e:	f003 030f 	and.w	r3, r3, #15
 8009762:	b2da      	uxtb	r2, r3
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800976e:	2b01      	cmp	r3, #1
 8009770:	d101      	bne.n	8009776 <HAL_PCD_EP_Close+0x6e>
 8009772:	2302      	movs	r3, #2
 8009774:	e00e      	b.n	8009794 <HAL_PCD_EP_Close+0x8c>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68f9      	ldr	r1, [r7, #12]
 8009784:	4618      	mov	r0, r3
 8009786:	f002 feb9 	bl	800c4fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	607a      	str	r2, [r7, #4]
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	460b      	mov	r3, r1
 80097aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80097ac:	7afb      	ldrb	r3, [r7, #11]
 80097ae:	f003 020f 	and.w	r2, r3, #15
 80097b2:	4613      	mov	r3, r2
 80097b4:	00db      	lsls	r3, r3, #3
 80097b6:	1a9b      	subs	r3, r3, r2
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	4413      	add	r3, r2
 80097c2:	3304      	adds	r3, #4
 80097c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2200      	movs	r2, #0
 80097d6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	2200      	movs	r2, #0
 80097dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80097de:	7afb      	ldrb	r3, [r7, #11]
 80097e0:	f003 030f 	and.w	r3, r3, #15
 80097e4:	b2da      	uxtb	r2, r3
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d102      	bne.n	80097f8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80097f8:	7afb      	ldrb	r3, [r7, #11]
 80097fa:	f003 030f 	and.w	r3, r3, #15
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d109      	bne.n	8009816 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6818      	ldr	r0, [r3, #0]
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	b2db      	uxtb	r3, r3
 800980c:	461a      	mov	r2, r3
 800980e:	6979      	ldr	r1, [r7, #20]
 8009810:	f003 f93c 	bl	800ca8c <USB_EP0StartXfer>
 8009814:	e008      	b.n	8009828 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6818      	ldr	r0, [r3, #0]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	b2db      	uxtb	r3, r3
 8009820:	461a      	mov	r2, r3
 8009822:	6979      	ldr	r1, [r7, #20]
 8009824:	f002 feee 	bl	800c604 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009828:	2300      	movs	r3, #0
}
 800982a:	4618      	mov	r0, r3
 800982c:	3718      	adds	r7, #24
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009832:	b480      	push	{r7}
 8009834:	b083      	sub	sp, #12
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	460b      	mov	r3, r1
 800983c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800983e:	78fb      	ldrb	r3, [r7, #3]
 8009840:	f003 020f 	and.w	r2, r3, #15
 8009844:	6879      	ldr	r1, [r7, #4]
 8009846:	4613      	mov	r3, r2
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	1a9b      	subs	r3, r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	440b      	add	r3, r1
 8009850:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009854:	681b      	ldr	r3, [r3, #0]
}
 8009856:	4618      	mov	r0, r3
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b086      	sub	sp, #24
 8009866:	af00      	add	r7, sp, #0
 8009868:	60f8      	str	r0, [r7, #12]
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	603b      	str	r3, [r7, #0]
 800986e:	460b      	mov	r3, r1
 8009870:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009872:	7afb      	ldrb	r3, [r7, #11]
 8009874:	f003 020f 	and.w	r2, r3, #15
 8009878:	4613      	mov	r3, r2
 800987a:	00db      	lsls	r3, r3, #3
 800987c:	1a9b      	subs	r3, r3, r2
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	3338      	adds	r3, #56	; 0x38
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	4413      	add	r3, r2
 8009886:	3304      	adds	r3, #4
 8009888:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	683a      	ldr	r2, [r7, #0]
 8009894:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	2200      	movs	r2, #0
 800989a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	2201      	movs	r2, #1
 80098a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80098a2:	7afb      	ldrb	r3, [r7, #11]
 80098a4:	f003 030f 	and.w	r3, r3, #15
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d102      	bne.n	80098bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80098bc:	7afb      	ldrb	r3, [r7, #11]
 80098be:	f003 030f 	and.w	r3, r3, #15
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d109      	bne.n	80098da <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6818      	ldr	r0, [r3, #0]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	461a      	mov	r2, r3
 80098d2:	6979      	ldr	r1, [r7, #20]
 80098d4:	f003 f8da 	bl	800ca8c <USB_EP0StartXfer>
 80098d8:	e008      	b.n	80098ec <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6818      	ldr	r0, [r3, #0]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	691b      	ldr	r3, [r3, #16]
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	461a      	mov	r2, r3
 80098e6:	6979      	ldr	r1, [r7, #20]
 80098e8:	f002 fe8c 	bl	800c604 <USB_EPStartXfer>
  }

  return HAL_OK;
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3718      	adds	r7, #24
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	460b      	mov	r3, r1
 8009900:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009902:	78fb      	ldrb	r3, [r7, #3]
 8009904:	f003 020f 	and.w	r2, r3, #15
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	429a      	cmp	r2, r3
 800990e:	d901      	bls.n	8009914 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e050      	b.n	80099b6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009914:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009918:	2b00      	cmp	r3, #0
 800991a:	da0f      	bge.n	800993c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800991c:	78fb      	ldrb	r3, [r7, #3]
 800991e:	f003 020f 	and.w	r2, r3, #15
 8009922:	4613      	mov	r3, r2
 8009924:	00db      	lsls	r3, r3, #3
 8009926:	1a9b      	subs	r3, r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	3338      	adds	r3, #56	; 0x38
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	4413      	add	r3, r2
 8009930:	3304      	adds	r3, #4
 8009932:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2201      	movs	r2, #1
 8009938:	705a      	strb	r2, [r3, #1]
 800993a:	e00d      	b.n	8009958 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800993c:	78fa      	ldrb	r2, [r7, #3]
 800993e:	4613      	mov	r3, r2
 8009940:	00db      	lsls	r3, r3, #3
 8009942:	1a9b      	subs	r3, r3, r2
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	4413      	add	r3, r2
 800994e:	3304      	adds	r3, #4
 8009950:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2200      	movs	r2, #0
 8009956:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2201      	movs	r2, #1
 800995c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800995e:	78fb      	ldrb	r3, [r7, #3]
 8009960:	f003 030f 	and.w	r3, r3, #15
 8009964:	b2da      	uxtb	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009970:	2b01      	cmp	r3, #1
 8009972:	d101      	bne.n	8009978 <HAL_PCD_EP_SetStall+0x82>
 8009974:	2302      	movs	r3, #2
 8009976:	e01e      	b.n	80099b6 <HAL_PCD_EP_SetStall+0xc0>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	68f9      	ldr	r1, [r7, #12]
 8009986:	4618      	mov	r0, r3
 8009988:	f003 fa31 	bl	800cdee <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800998c:	78fb      	ldrb	r3, [r7, #3]
 800998e:	f003 030f 	and.w	r3, r3, #15
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10a      	bne.n	80099ac <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	b2d9      	uxtb	r1, r3
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80099a6:	461a      	mov	r2, r3
 80099a8:	f003 fc22 	bl	800d1f0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80099b4:	2300      	movs	r3, #0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}

080099be <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80099be:	b580      	push	{r7, lr}
 80099c0:	b084      	sub	sp, #16
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]
 80099c6:	460b      	mov	r3, r1
 80099c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80099ca:	78fb      	ldrb	r3, [r7, #3]
 80099cc:	f003 020f 	and.w	r2, r3, #15
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d901      	bls.n	80099dc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80099d8:	2301      	movs	r3, #1
 80099da:	e042      	b.n	8009a62 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80099dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	da0f      	bge.n	8009a04 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80099e4:	78fb      	ldrb	r3, [r7, #3]
 80099e6:	f003 020f 	and.w	r2, r3, #15
 80099ea:	4613      	mov	r3, r2
 80099ec:	00db      	lsls	r3, r3, #3
 80099ee:	1a9b      	subs	r3, r3, r2
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	3338      	adds	r3, #56	; 0x38
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	4413      	add	r3, r2
 80099f8:	3304      	adds	r3, #4
 80099fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2201      	movs	r2, #1
 8009a00:	705a      	strb	r2, [r3, #1]
 8009a02:	e00f      	b.n	8009a24 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a04:	78fb      	ldrb	r3, [r7, #3]
 8009a06:	f003 020f 	and.w	r2, r3, #15
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	00db      	lsls	r3, r3, #3
 8009a0e:	1a9b      	subs	r3, r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	4413      	add	r3, r2
 8009a1a:	3304      	adds	r3, #4
 8009a1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2200      	movs	r2, #0
 8009a28:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a2a:	78fb      	ldrb	r3, [r7, #3]
 8009a2c:	f003 030f 	and.w	r3, r3, #15
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d101      	bne.n	8009a44 <HAL_PCD_EP_ClrStall+0x86>
 8009a40:	2302      	movs	r3, #2
 8009a42:	e00e      	b.n	8009a62 <HAL_PCD_EP_ClrStall+0xa4>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68f9      	ldr	r1, [r7, #12]
 8009a52:	4618      	mov	r0, r3
 8009a54:	f003 fa39 	bl	800ceca <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009a60:	2300      	movs	r3, #0
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3710      	adds	r7, #16
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}

08009a6a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009a6a:	b580      	push	{r7, lr}
 8009a6c:	b08a      	sub	sp, #40	; 0x28
 8009a6e:	af02      	add	r7, sp, #8
 8009a70:	6078      	str	r0, [r7, #4]
 8009a72:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009a7e:	683a      	ldr	r2, [r7, #0]
 8009a80:	4613      	mov	r3, r2
 8009a82:	00db      	lsls	r3, r3, #3
 8009a84:	1a9b      	subs	r3, r3, r2
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	3338      	adds	r3, #56	; 0x38
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	3304      	adds	r3, #4
 8009a90:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	699a      	ldr	r2, [r3, #24]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	695b      	ldr	r3, [r3, #20]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d901      	bls.n	8009aa2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e06c      	b.n	8009b7c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	695a      	ldr	r2, [r3, #20]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	699b      	ldr	r3, [r3, #24]
 8009aaa:	1ad3      	subs	r3, r2, r3
 8009aac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	69fa      	ldr	r2, [r7, #28]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d902      	bls.n	8009abe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	3303      	adds	r3, #3
 8009ac2:	089b      	lsrs	r3, r3, #2
 8009ac4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009ac6:	e02b      	b.n	8009b20 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	695a      	ldr	r2, [r3, #20]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	69fa      	ldr	r2, [r7, #28]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d902      	bls.n	8009ae4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	3303      	adds	r3, #3
 8009ae8:	089b      	lsrs	r3, r3, #2
 8009aea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	68d9      	ldr	r1, [r3, #12]
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	9300      	str	r3, [sp, #0]
 8009b00:	4603      	mov	r3, r0
 8009b02:	6978      	ldr	r0, [r7, #20]
 8009b04:	f003 f915 	bl	800cd32 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	68da      	ldr	r2, [r3, #12]
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	441a      	add	r2, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	699a      	ldr	r2, [r3, #24]
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	441a      	add	r2, r3
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	015a      	lsls	r2, r3, #5
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	4413      	add	r3, r2
 8009b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b2c:	699b      	ldr	r3, [r3, #24]
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	69ba      	ldr	r2, [r7, #24]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d809      	bhi.n	8009b4a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	699a      	ldr	r2, [r3, #24]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d203      	bcs.n	8009b4a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	695b      	ldr	r3, [r3, #20]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1be      	bne.n	8009ac8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	695a      	ldr	r2, [r3, #20]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	699b      	ldr	r3, [r3, #24]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d811      	bhi.n	8009b7a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	f003 030f 	and.w	r3, r3, #15
 8009b5c:	2201      	movs	r2, #1
 8009b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b62:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	43db      	mvns	r3, r3
 8009b70:	6939      	ldr	r1, [r7, #16]
 8009b72:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b76:	4013      	ands	r3, r2
 8009b78:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009b7a:	2300      	movs	r3, #0
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3720      	adds	r7, #32
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	333c      	adds	r3, #60	; 0x3c
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	015a      	lsls	r2, r3, #5
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	4413      	add	r3, r2
 8009baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	f040 80b3 	bne.w	8009d22 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	f003 0308 	and.w	r3, r3, #8
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d028      	beq.n	8009c18 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	4a70      	ldr	r2, [pc, #448]	; (8009d8c <PCD_EP_OutXfrComplete_int+0x208>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d90e      	bls.n	8009bec <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d009      	beq.n	8009bec <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	015a      	lsls	r2, r3, #5
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	4413      	add	r3, r2
 8009be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009be4:	461a      	mov	r2, r3
 8009be6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009bea:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f008 faf1 	bl	80121d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6818      	ldr	r0, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	2101      	movs	r1, #1
 8009c00:	f003 faf6 	bl	800d1f0 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c10:	461a      	mov	r2, r3
 8009c12:	2308      	movs	r3, #8
 8009c14:	6093      	str	r3, [r2, #8]
 8009c16:	e0b3      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	f003 0320 	and.w	r3, r3, #32
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d009      	beq.n	8009c36 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	015a      	lsls	r2, r3, #5
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	4413      	add	r3, r2
 8009c2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c2e:	461a      	mov	r2, r3
 8009c30:	2320      	movs	r3, #32
 8009c32:	6093      	str	r3, [r2, #8]
 8009c34:	e0a4      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	f040 809f 	bne.w	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	4a51      	ldr	r2, [pc, #324]	; (8009d8c <PCD_EP_OutXfrComplete_int+0x208>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d90f      	bls.n	8009c6a <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00a      	beq.n	8009c6a <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c60:	461a      	mov	r2, r3
 8009c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c66:	6093      	str	r3, [r2, #8]
 8009c68:	e08a      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	00db      	lsls	r3, r3, #3
 8009c72:	1a9b      	subs	r3, r3, r2
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	440b      	add	r3, r1
 8009c78:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009c7c:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	0159      	lsls	r1, r3, #5
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	440b      	add	r3, r1
 8009c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c8a:	691b      	ldr	r3, [r3, #16]
 8009c8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009c90:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	683a      	ldr	r2, [r7, #0]
 8009c96:	4613      	mov	r3, r2
 8009c98:	00db      	lsls	r3, r3, #3
 8009c9a:	1a9b      	subs	r3, r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4403      	add	r3, r0
 8009ca0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009ca4:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009ca6:	6879      	ldr	r1, [r7, #4]
 8009ca8:	683a      	ldr	r2, [r7, #0]
 8009caa:	4613      	mov	r3, r2
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	1a9b      	subs	r3, r3, r2
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	440b      	add	r3, r1
 8009cb4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009cb8:	6819      	ldr	r1, [r3, #0]
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	683a      	ldr	r2, [r7, #0]
 8009cbe:	4613      	mov	r3, r2
 8009cc0:	00db      	lsls	r3, r3, #3
 8009cc2:	1a9b      	subs	r3, r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	4403      	add	r3, r0
 8009cc8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4419      	add	r1, r3
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	683a      	ldr	r2, [r7, #0]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	00db      	lsls	r3, r3, #3
 8009cd8:	1a9b      	subs	r3, r3, r2
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4403      	add	r3, r0
 8009cde:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009ce2:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	4619      	mov	r1, r3
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f008 fa84 	bl	80121f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d144      	bne.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
 8009cf6:	6879      	ldr	r1, [r7, #4]
 8009cf8:	683a      	ldr	r2, [r7, #0]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	00db      	lsls	r3, r3, #3
 8009cfe:	1a9b      	subs	r3, r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	440b      	add	r3, r1
 8009d04:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d138      	bne.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6818      	ldr	r0, [r3, #0]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009d18:	461a      	mov	r2, r3
 8009d1a:	2101      	movs	r1, #1
 8009d1c:	f003 fa68 	bl	800d1f0 <USB_EP0_OutStart>
 8009d20:	e02e      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	4a1a      	ldr	r2, [pc, #104]	; (8009d90 <PCD_EP_OutXfrComplete_int+0x20c>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d124      	bne.n	8009d74 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d00a      	beq.n	8009d4a <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	015a      	lsls	r2, r3, #5
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	4413      	add	r3, r2
 8009d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d40:	461a      	mov	r2, r3
 8009d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d46:	6093      	str	r3, [r2, #8]
 8009d48:	e01a      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	f003 0320 	and.w	r3, r3, #32
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d008      	beq.n	8009d66 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	015a      	lsls	r2, r3, #5
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	4413      	add	r3, r2
 8009d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d60:	461a      	mov	r2, r3
 8009d62:	2320      	movs	r3, #32
 8009d64:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f008 fa43 	bl	80121f8 <HAL_PCD_DataOutStageCallback>
 8009d72:	e005      	b.n	8009d80 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	4619      	mov	r1, r3
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f008 fa3c 	bl	80121f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009d80:	2300      	movs	r3, #0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3718      	adds	r7, #24
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	4f54300a 	.word	0x4f54300a
 8009d90:	4f54310a 	.word	0x4f54310a

08009d94 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b086      	sub	sp, #24
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	333c      	adds	r3, #60	; 0x3c
 8009dac:	3304      	adds	r3, #4
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	015a      	lsls	r2, r3, #5
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	4413      	add	r3, r2
 8009dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d113      	bne.n	8009df2 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	4a1f      	ldr	r2, [pc, #124]	; (8009e4c <PCD_EP_OutSetupPacket_int+0xb8>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d922      	bls.n	8009e18 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d01d      	beq.n	8009e18 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	015a      	lsls	r2, r3, #5
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	4413      	add	r3, r2
 8009de4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de8:	461a      	mov	r2, r3
 8009dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009dee:	6093      	str	r3, [r2, #8]
 8009df0:	e012      	b.n	8009e18 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	4a16      	ldr	r2, [pc, #88]	; (8009e50 <PCD_EP_OutSetupPacket_int+0xbc>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d10e      	bne.n	8009e18 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d009      	beq.n	8009e18 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	015a      	lsls	r2, r3, #5
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e10:	461a      	mov	r2, r3
 8009e12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e16:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f008 f9db 	bl	80121d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4a0a      	ldr	r2, [pc, #40]	; (8009e4c <PCD_EP_OutSetupPacket_int+0xb8>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d90c      	bls.n	8009e40 <PCD_EP_OutSetupPacket_int+0xac>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	691b      	ldr	r3, [r3, #16]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d108      	bne.n	8009e40 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6818      	ldr	r0, [r3, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009e38:	461a      	mov	r2, r3
 8009e3a:	2101      	movs	r1, #1
 8009e3c:	f003 f9d8 	bl	800d1f0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3718      	adds	r7, #24
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	4f54300a 	.word	0x4f54300a
 8009e50:	4f54310a 	.word	0x4f54310a

08009e54 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	70fb      	strb	r3, [r7, #3]
 8009e60:	4613      	mov	r3, r2
 8009e62:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009e6c:	78fb      	ldrb	r3, [r7, #3]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d107      	bne.n	8009e82 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009e72:	883b      	ldrh	r3, [r7, #0]
 8009e74:	0419      	lsls	r1, r3, #16
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	430a      	orrs	r2, r1
 8009e7e:	629a      	str	r2, [r3, #40]	; 0x28
 8009e80:	e028      	b.n	8009ed4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e88:	0c1b      	lsrs	r3, r3, #16
 8009e8a:	68ba      	ldr	r2, [r7, #8]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009e90:	2300      	movs	r3, #0
 8009e92:	73fb      	strb	r3, [r7, #15]
 8009e94:	e00d      	b.n	8009eb2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	7bfb      	ldrb	r3, [r7, #15]
 8009e9c:	3340      	adds	r3, #64	; 0x40
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	4413      	add	r3, r2
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	0c1b      	lsrs	r3, r3, #16
 8009ea6:	68ba      	ldr	r2, [r7, #8]
 8009ea8:	4413      	add	r3, r2
 8009eaa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009eac:	7bfb      	ldrb	r3, [r7, #15]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	73fb      	strb	r3, [r7, #15]
 8009eb2:	7bfa      	ldrb	r2, [r7, #15]
 8009eb4:	78fb      	ldrb	r3, [r7, #3]
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d3ec      	bcc.n	8009e96 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009ebc:	883b      	ldrh	r3, [r7, #0]
 8009ebe:	0418      	lsls	r0, r3, #16
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6819      	ldr	r1, [r3, #0]
 8009ec4:	78fb      	ldrb	r3, [r7, #3]
 8009ec6:	3b01      	subs	r3, #1
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	4302      	orrs	r2, r0
 8009ecc:	3340      	adds	r3, #64	; 0x40
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	440b      	add	r3, r1
 8009ed2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009ed4:	2300      	movs	r3, #0
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr

08009ee2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b083      	sub	sp, #12
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	460b      	mov	r3, r1
 8009eec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	887a      	ldrh	r2, [r7, #2]
 8009ef4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009f10:	bf00      	nop
 8009f12:	370c      	adds	r7, #12
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr

08009f1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b086      	sub	sp, #24
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d101      	bne.n	8009f2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e25b      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f003 0301 	and.w	r3, r3, #1
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d075      	beq.n	800a026 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009f3a:	4ba3      	ldr	r3, [pc, #652]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	f003 030c 	and.w	r3, r3, #12
 8009f42:	2b04      	cmp	r3, #4
 8009f44:	d00c      	beq.n	8009f60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009f46:	4ba0      	ldr	r3, [pc, #640]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f48:	689b      	ldr	r3, [r3, #8]
 8009f4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009f4e:	2b08      	cmp	r3, #8
 8009f50:	d112      	bne.n	8009f78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009f52:	4b9d      	ldr	r3, [pc, #628]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009f5e:	d10b      	bne.n	8009f78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f60:	4b99      	ldr	r3, [pc, #612]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d05b      	beq.n	800a024 <HAL_RCC_OscConfig+0x108>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d157      	bne.n	800a024 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e236      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f80:	d106      	bne.n	8009f90 <HAL_RCC_OscConfig+0x74>
 8009f82:	4b91      	ldr	r3, [pc, #580]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a90      	ldr	r2, [pc, #576]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f8c:	6013      	str	r3, [r2, #0]
 8009f8e:	e01d      	b.n	8009fcc <HAL_RCC_OscConfig+0xb0>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009f98:	d10c      	bne.n	8009fb4 <HAL_RCC_OscConfig+0x98>
 8009f9a:	4b8b      	ldr	r3, [pc, #556]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a8a      	ldr	r2, [pc, #552]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009fa4:	6013      	str	r3, [r2, #0]
 8009fa6:	4b88      	ldr	r3, [pc, #544]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a87      	ldr	r2, [pc, #540]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fb0:	6013      	str	r3, [r2, #0]
 8009fb2:	e00b      	b.n	8009fcc <HAL_RCC_OscConfig+0xb0>
 8009fb4:	4b84      	ldr	r3, [pc, #528]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a83      	ldr	r2, [pc, #524]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009fbe:	6013      	str	r3, [r2, #0]
 8009fc0:	4b81      	ldr	r3, [pc, #516]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a80      	ldr	r2, [pc, #512]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009fc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009fca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d013      	beq.n	8009ffc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fd4:	f7fd ff60 	bl	8007e98 <HAL_GetTick>
 8009fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009fda:	e008      	b.n	8009fee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009fdc:	f7fd ff5c 	bl	8007e98 <HAL_GetTick>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	2b64      	cmp	r3, #100	; 0x64
 8009fe8:	d901      	bls.n	8009fee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e1fb      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009fee:	4b76      	ldr	r3, [pc, #472]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d0f0      	beq.n	8009fdc <HAL_RCC_OscConfig+0xc0>
 8009ffa:	e014      	b.n	800a026 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ffc:	f7fd ff4c 	bl	8007e98 <HAL_GetTick>
 800a000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a002:	e008      	b.n	800a016 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a004:	f7fd ff48 	bl	8007e98 <HAL_GetTick>
 800a008:	4602      	mov	r2, r0
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	1ad3      	subs	r3, r2, r3
 800a00e:	2b64      	cmp	r3, #100	; 0x64
 800a010:	d901      	bls.n	800a016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a012:	2303      	movs	r3, #3
 800a014:	e1e7      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a016:	4b6c      	ldr	r3, [pc, #432]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1f0      	bne.n	800a004 <HAL_RCC_OscConfig+0xe8>
 800a022:	e000      	b.n	800a026 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f003 0302 	and.w	r3, r3, #2
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d063      	beq.n	800a0fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a032:	4b65      	ldr	r3, [pc, #404]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f003 030c 	and.w	r3, r3, #12
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d00b      	beq.n	800a056 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a03e:	4b62      	ldr	r3, [pc, #392]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a046:	2b08      	cmp	r3, #8
 800a048:	d11c      	bne.n	800a084 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a04a:	4b5f      	ldr	r3, [pc, #380]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a052:	2b00      	cmp	r3, #0
 800a054:	d116      	bne.n	800a084 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a056:	4b5c      	ldr	r3, [pc, #368]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f003 0302 	and.w	r3, r3, #2
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d005      	beq.n	800a06e <HAL_RCC_OscConfig+0x152>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	2b01      	cmp	r3, #1
 800a068:	d001      	beq.n	800a06e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e1bb      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a06e:	4b56      	ldr	r3, [pc, #344]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	00db      	lsls	r3, r3, #3
 800a07c:	4952      	ldr	r1, [pc, #328]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a07e:	4313      	orrs	r3, r2
 800a080:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a082:	e03a      	b.n	800a0fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d020      	beq.n	800a0ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a08c:	4b4f      	ldr	r3, [pc, #316]	; (800a1cc <HAL_RCC_OscConfig+0x2b0>)
 800a08e:	2201      	movs	r2, #1
 800a090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a092:	f7fd ff01 	bl	8007e98 <HAL_GetTick>
 800a096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a098:	e008      	b.n	800a0ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a09a:	f7fd fefd 	bl	8007e98 <HAL_GetTick>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	1ad3      	subs	r3, r2, r3
 800a0a4:	2b02      	cmp	r3, #2
 800a0a6:	d901      	bls.n	800a0ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	e19c      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a0ac:	4b46      	ldr	r3, [pc, #280]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0302 	and.w	r3, r3, #2
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d0f0      	beq.n	800a09a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0b8:	4b43      	ldr	r3, [pc, #268]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	691b      	ldr	r3, [r3, #16]
 800a0c4:	00db      	lsls	r3, r3, #3
 800a0c6:	4940      	ldr	r1, [pc, #256]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	600b      	str	r3, [r1, #0]
 800a0cc:	e015      	b.n	800a0fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a0ce:	4b3f      	ldr	r3, [pc, #252]	; (800a1cc <HAL_RCC_OscConfig+0x2b0>)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0d4:	f7fd fee0 	bl	8007e98 <HAL_GetTick>
 800a0d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a0da:	e008      	b.n	800a0ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a0dc:	f7fd fedc 	bl	8007e98 <HAL_GetTick>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	1ad3      	subs	r3, r2, r3
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	d901      	bls.n	800a0ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	e17b      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a0ee:	4b36      	ldr	r3, [pc, #216]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0302 	and.w	r3, r3, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1f0      	bne.n	800a0dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0308 	and.w	r3, r3, #8
 800a102:	2b00      	cmp	r3, #0
 800a104:	d030      	beq.n	800a168 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	695b      	ldr	r3, [r3, #20]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d016      	beq.n	800a13c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a10e:	4b30      	ldr	r3, [pc, #192]	; (800a1d0 <HAL_RCC_OscConfig+0x2b4>)
 800a110:	2201      	movs	r2, #1
 800a112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a114:	f7fd fec0 	bl	8007e98 <HAL_GetTick>
 800a118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a11a:	e008      	b.n	800a12e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a11c:	f7fd febc 	bl	8007e98 <HAL_GetTick>
 800a120:	4602      	mov	r2, r0
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	1ad3      	subs	r3, r2, r3
 800a126:	2b02      	cmp	r3, #2
 800a128:	d901      	bls.n	800a12e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a12a:	2303      	movs	r3, #3
 800a12c:	e15b      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a12e:	4b26      	ldr	r3, [pc, #152]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a132:	f003 0302 	and.w	r3, r3, #2
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0f0      	beq.n	800a11c <HAL_RCC_OscConfig+0x200>
 800a13a:	e015      	b.n	800a168 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a13c:	4b24      	ldr	r3, [pc, #144]	; (800a1d0 <HAL_RCC_OscConfig+0x2b4>)
 800a13e:	2200      	movs	r2, #0
 800a140:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a142:	f7fd fea9 	bl	8007e98 <HAL_GetTick>
 800a146:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a148:	e008      	b.n	800a15c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a14a:	f7fd fea5 	bl	8007e98 <HAL_GetTick>
 800a14e:	4602      	mov	r2, r0
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	2b02      	cmp	r3, #2
 800a156:	d901      	bls.n	800a15c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a158:	2303      	movs	r3, #3
 800a15a:	e144      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a15c:	4b1a      	ldr	r3, [pc, #104]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a15e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a160:	f003 0302 	and.w	r3, r3, #2
 800a164:	2b00      	cmp	r3, #0
 800a166:	d1f0      	bne.n	800a14a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f003 0304 	and.w	r3, r3, #4
 800a170:	2b00      	cmp	r3, #0
 800a172:	f000 80a0 	beq.w	800a2b6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a176:	2300      	movs	r3, #0
 800a178:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a17a:	4b13      	ldr	r3, [pc, #76]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a182:	2b00      	cmp	r3, #0
 800a184:	d10f      	bne.n	800a1a6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a186:	2300      	movs	r3, #0
 800a188:	60bb      	str	r3, [r7, #8]
 800a18a:	4b0f      	ldr	r3, [pc, #60]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a18e:	4a0e      	ldr	r2, [pc, #56]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a194:	6413      	str	r3, [r2, #64]	; 0x40
 800a196:	4b0c      	ldr	r3, [pc, #48]	; (800a1c8 <HAL_RCC_OscConfig+0x2ac>)
 800a198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a19e:	60bb      	str	r3, [r7, #8]
 800a1a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a1a6:	4b0b      	ldr	r3, [pc, #44]	; (800a1d4 <HAL_RCC_OscConfig+0x2b8>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d121      	bne.n	800a1f6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a1b2:	4b08      	ldr	r3, [pc, #32]	; (800a1d4 <HAL_RCC_OscConfig+0x2b8>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a07      	ldr	r2, [pc, #28]	; (800a1d4 <HAL_RCC_OscConfig+0x2b8>)
 800a1b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a1be:	f7fd fe6b 	bl	8007e98 <HAL_GetTick>
 800a1c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a1c4:	e011      	b.n	800a1ea <HAL_RCC_OscConfig+0x2ce>
 800a1c6:	bf00      	nop
 800a1c8:	40023800 	.word	0x40023800
 800a1cc:	42470000 	.word	0x42470000
 800a1d0:	42470e80 	.word	0x42470e80
 800a1d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a1d8:	f7fd fe5e 	bl	8007e98 <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d901      	bls.n	800a1ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a1e6:	2303      	movs	r3, #3
 800a1e8:	e0fd      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a1ea:	4b81      	ldr	r3, [pc, #516]	; (800a3f0 <HAL_RCC_OscConfig+0x4d4>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d0f0      	beq.n	800a1d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d106      	bne.n	800a20c <HAL_RCC_OscConfig+0x2f0>
 800a1fe:	4b7d      	ldr	r3, [pc, #500]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a202:	4a7c      	ldr	r2, [pc, #496]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a204:	f043 0301 	orr.w	r3, r3, #1
 800a208:	6713      	str	r3, [r2, #112]	; 0x70
 800a20a:	e01c      	b.n	800a246 <HAL_RCC_OscConfig+0x32a>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	689b      	ldr	r3, [r3, #8]
 800a210:	2b05      	cmp	r3, #5
 800a212:	d10c      	bne.n	800a22e <HAL_RCC_OscConfig+0x312>
 800a214:	4b77      	ldr	r3, [pc, #476]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a218:	4a76      	ldr	r2, [pc, #472]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a21a:	f043 0304 	orr.w	r3, r3, #4
 800a21e:	6713      	str	r3, [r2, #112]	; 0x70
 800a220:	4b74      	ldr	r3, [pc, #464]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a224:	4a73      	ldr	r2, [pc, #460]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a226:	f043 0301 	orr.w	r3, r3, #1
 800a22a:	6713      	str	r3, [r2, #112]	; 0x70
 800a22c:	e00b      	b.n	800a246 <HAL_RCC_OscConfig+0x32a>
 800a22e:	4b71      	ldr	r3, [pc, #452]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a232:	4a70      	ldr	r2, [pc, #448]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a234:	f023 0301 	bic.w	r3, r3, #1
 800a238:	6713      	str	r3, [r2, #112]	; 0x70
 800a23a:	4b6e      	ldr	r3, [pc, #440]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a23c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a23e:	4a6d      	ldr	r2, [pc, #436]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a240:	f023 0304 	bic.w	r3, r3, #4
 800a244:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d015      	beq.n	800a27a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a24e:	f7fd fe23 	bl	8007e98 <HAL_GetTick>
 800a252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a254:	e00a      	b.n	800a26c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a256:	f7fd fe1f 	bl	8007e98 <HAL_GetTick>
 800a25a:	4602      	mov	r2, r0
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	1ad3      	subs	r3, r2, r3
 800a260:	f241 3288 	movw	r2, #5000	; 0x1388
 800a264:	4293      	cmp	r3, r2
 800a266:	d901      	bls.n	800a26c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a268:	2303      	movs	r3, #3
 800a26a:	e0bc      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a26c:	4b61      	ldr	r3, [pc, #388]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a26e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a270:	f003 0302 	and.w	r3, r3, #2
 800a274:	2b00      	cmp	r3, #0
 800a276:	d0ee      	beq.n	800a256 <HAL_RCC_OscConfig+0x33a>
 800a278:	e014      	b.n	800a2a4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a27a:	f7fd fe0d 	bl	8007e98 <HAL_GetTick>
 800a27e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a280:	e00a      	b.n	800a298 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a282:	f7fd fe09 	bl	8007e98 <HAL_GetTick>
 800a286:	4602      	mov	r2, r0
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	1ad3      	subs	r3, r2, r3
 800a28c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a290:	4293      	cmp	r3, r2
 800a292:	d901      	bls.n	800a298 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a294:	2303      	movs	r3, #3
 800a296:	e0a6      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a298:	4b56      	ldr	r3, [pc, #344]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a29a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a29c:	f003 0302 	and.w	r3, r3, #2
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1ee      	bne.n	800a282 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a2a4:	7dfb      	ldrb	r3, [r7, #23]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d105      	bne.n	800a2b6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2aa:	4b52      	ldr	r3, [pc, #328]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a2ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ae:	4a51      	ldr	r2, [pc, #324]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a2b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a2b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	699b      	ldr	r3, [r3, #24]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f000 8092 	beq.w	800a3e4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a2c0:	4b4c      	ldr	r3, [pc, #304]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a2c2:	689b      	ldr	r3, [r3, #8]
 800a2c4:	f003 030c 	and.w	r3, r3, #12
 800a2c8:	2b08      	cmp	r3, #8
 800a2ca:	d05c      	beq.n	800a386 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d141      	bne.n	800a358 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a2d4:	4b48      	ldr	r3, [pc, #288]	; (800a3f8 <HAL_RCC_OscConfig+0x4dc>)
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a2da:	f7fd fddd 	bl	8007e98 <HAL_GetTick>
 800a2de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a2e0:	e008      	b.n	800a2f4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a2e2:	f7fd fdd9 	bl	8007e98 <HAL_GetTick>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	2b02      	cmp	r3, #2
 800a2ee:	d901      	bls.n	800a2f4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a2f0:	2303      	movs	r3, #3
 800a2f2:	e078      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a2f4:	4b3f      	ldr	r3, [pc, #252]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1f0      	bne.n	800a2e2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	69da      	ldr	r2, [r3, #28]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6a1b      	ldr	r3, [r3, #32]
 800a308:	431a      	orrs	r2, r3
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30e:	019b      	lsls	r3, r3, #6
 800a310:	431a      	orrs	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a316:	085b      	lsrs	r3, r3, #1
 800a318:	3b01      	subs	r3, #1
 800a31a:	041b      	lsls	r3, r3, #16
 800a31c:	431a      	orrs	r2, r3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a322:	061b      	lsls	r3, r3, #24
 800a324:	4933      	ldr	r1, [pc, #204]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a326:	4313      	orrs	r3, r2
 800a328:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a32a:	4b33      	ldr	r3, [pc, #204]	; (800a3f8 <HAL_RCC_OscConfig+0x4dc>)
 800a32c:	2201      	movs	r2, #1
 800a32e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a330:	f7fd fdb2 	bl	8007e98 <HAL_GetTick>
 800a334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a336:	e008      	b.n	800a34a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a338:	f7fd fdae 	bl	8007e98 <HAL_GetTick>
 800a33c:	4602      	mov	r2, r0
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	1ad3      	subs	r3, r2, r3
 800a342:	2b02      	cmp	r3, #2
 800a344:	d901      	bls.n	800a34a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a346:	2303      	movs	r3, #3
 800a348:	e04d      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a34a:	4b2a      	ldr	r3, [pc, #168]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a352:	2b00      	cmp	r3, #0
 800a354:	d0f0      	beq.n	800a338 <HAL_RCC_OscConfig+0x41c>
 800a356:	e045      	b.n	800a3e4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a358:	4b27      	ldr	r3, [pc, #156]	; (800a3f8 <HAL_RCC_OscConfig+0x4dc>)
 800a35a:	2200      	movs	r2, #0
 800a35c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a35e:	f7fd fd9b 	bl	8007e98 <HAL_GetTick>
 800a362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a364:	e008      	b.n	800a378 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a366:	f7fd fd97 	bl	8007e98 <HAL_GetTick>
 800a36a:	4602      	mov	r2, r0
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b02      	cmp	r3, #2
 800a372:	d901      	bls.n	800a378 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e036      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a378:	4b1e      	ldr	r3, [pc, #120]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1f0      	bne.n	800a366 <HAL_RCC_OscConfig+0x44a>
 800a384:	e02e      	b.n	800a3e4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	699b      	ldr	r3, [r3, #24]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d101      	bne.n	800a392 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e029      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800a392:	4b18      	ldr	r3, [pc, #96]	; (800a3f4 <HAL_RCC_OscConfig+0x4d8>)
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	69db      	ldr	r3, [r3, #28]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d11c      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d115      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a3ba:	4013      	ands	r3, r2
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d10d      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d106      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d001      	beq.n	800a3e4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e000      	b.n	800a3e6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a3e4:	2300      	movs	r3, #0
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3718      	adds	r7, #24
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	40007000 	.word	0x40007000
 800a3f4:	40023800 	.word	0x40023800
 800a3f8:	42470060 	.word	0x42470060

0800a3fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d101      	bne.n	800a410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a40c:	2301      	movs	r3, #1
 800a40e:	e0cc      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a410:	4b68      	ldr	r3, [pc, #416]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f003 030f 	and.w	r3, r3, #15
 800a418:	683a      	ldr	r2, [r7, #0]
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d90c      	bls.n	800a438 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a41e:	4b65      	ldr	r3, [pc, #404]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a420:	683a      	ldr	r2, [r7, #0]
 800a422:	b2d2      	uxtb	r2, r2
 800a424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a426:	4b63      	ldr	r3, [pc, #396]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f003 030f 	and.w	r3, r3, #15
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	429a      	cmp	r2, r3
 800a432:	d001      	beq.n	800a438 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	e0b8      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0302 	and.w	r3, r3, #2
 800a440:	2b00      	cmp	r3, #0
 800a442:	d020      	beq.n	800a486 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 0304 	and.w	r3, r3, #4
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d005      	beq.n	800a45c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a450:	4b59      	ldr	r3, [pc, #356]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	4a58      	ldr	r2, [pc, #352]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a456:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a45a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f003 0308 	and.w	r3, r3, #8
 800a464:	2b00      	cmp	r3, #0
 800a466:	d005      	beq.n	800a474 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a468:	4b53      	ldr	r3, [pc, #332]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	4a52      	ldr	r2, [pc, #328]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a46e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a472:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a474:	4b50      	ldr	r3, [pc, #320]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	494d      	ldr	r1, [pc, #308]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a482:	4313      	orrs	r3, r2
 800a484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f003 0301 	and.w	r3, r3, #1
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d044      	beq.n	800a51c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	2b01      	cmp	r3, #1
 800a498:	d107      	bne.n	800a4aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a49a:	4b47      	ldr	r3, [pc, #284]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d119      	bne.n	800a4da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e07f      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	2b02      	cmp	r3, #2
 800a4b0:	d003      	beq.n	800a4ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a4b6:	2b03      	cmp	r3, #3
 800a4b8:	d107      	bne.n	800a4ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a4ba:	4b3f      	ldr	r3, [pc, #252]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d109      	bne.n	800a4da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e06f      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4ca:	4b3b      	ldr	r3, [pc, #236]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f003 0302 	and.w	r3, r3, #2
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d101      	bne.n	800a4da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e067      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a4da:	4b37      	ldr	r3, [pc, #220]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a4dc:	689b      	ldr	r3, [r3, #8]
 800a4de:	f023 0203 	bic.w	r2, r3, #3
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	4934      	ldr	r1, [pc, #208]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a4ec:	f7fd fcd4 	bl	8007e98 <HAL_GetTick>
 800a4f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4f2:	e00a      	b.n	800a50a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4f4:	f7fd fcd0 	bl	8007e98 <HAL_GetTick>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800a502:	4293      	cmp	r3, r2
 800a504:	d901      	bls.n	800a50a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a506:	2303      	movs	r3, #3
 800a508:	e04f      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a50a:	4b2b      	ldr	r3, [pc, #172]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f003 020c 	and.w	r2, r3, #12
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	429a      	cmp	r2, r3
 800a51a:	d1eb      	bne.n	800a4f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a51c:	4b25      	ldr	r3, [pc, #148]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 030f 	and.w	r3, r3, #15
 800a524:	683a      	ldr	r2, [r7, #0]
 800a526:	429a      	cmp	r2, r3
 800a528:	d20c      	bcs.n	800a544 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a52a:	4b22      	ldr	r3, [pc, #136]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a52c:	683a      	ldr	r2, [r7, #0]
 800a52e:	b2d2      	uxtb	r2, r2
 800a530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a532:	4b20      	ldr	r3, [pc, #128]	; (800a5b4 <HAL_RCC_ClockConfig+0x1b8>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f003 030f 	and.w	r3, r3, #15
 800a53a:	683a      	ldr	r2, [r7, #0]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d001      	beq.n	800a544 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	e032      	b.n	800a5aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 0304 	and.w	r3, r3, #4
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d008      	beq.n	800a562 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a550:	4b19      	ldr	r3, [pc, #100]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	4916      	ldr	r1, [pc, #88]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a55e:	4313      	orrs	r3, r2
 800a560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 0308 	and.w	r3, r3, #8
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d009      	beq.n	800a582 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a56e:	4b12      	ldr	r3, [pc, #72]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	691b      	ldr	r3, [r3, #16]
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	490e      	ldr	r1, [pc, #56]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a57e:	4313      	orrs	r3, r2
 800a580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a582:	f000 f821 	bl	800a5c8 <HAL_RCC_GetSysClockFreq>
 800a586:	4601      	mov	r1, r0
 800a588:	4b0b      	ldr	r3, [pc, #44]	; (800a5b8 <HAL_RCC_ClockConfig+0x1bc>)
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	091b      	lsrs	r3, r3, #4
 800a58e:	f003 030f 	and.w	r3, r3, #15
 800a592:	4a0a      	ldr	r2, [pc, #40]	; (800a5bc <HAL_RCC_ClockConfig+0x1c0>)
 800a594:	5cd3      	ldrb	r3, [r2, r3]
 800a596:	fa21 f303 	lsr.w	r3, r1, r3
 800a59a:	4a09      	ldr	r2, [pc, #36]	; (800a5c0 <HAL_RCC_ClockConfig+0x1c4>)
 800a59c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a59e:	4b09      	ldr	r3, [pc, #36]	; (800a5c4 <HAL_RCC_ClockConfig+0x1c8>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fd f9e0 	bl	8007968 <HAL_InitTick>

  return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3710      	adds	r7, #16
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	40023c00 	.word	0x40023c00
 800a5b8:	40023800 	.word	0x40023800
 800a5bc:	08018954 	.word	0x08018954
 800a5c0:	20000cb4 	.word	0x20000cb4
 800a5c4:	20000cb8 	.word	0x20000cb8

0800a5c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a5c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	607b      	str	r3, [r7, #4]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	60fb      	str	r3, [r7, #12]
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a5de:	4b63      	ldr	r3, [pc, #396]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	f003 030c 	and.w	r3, r3, #12
 800a5e6:	2b04      	cmp	r3, #4
 800a5e8:	d007      	beq.n	800a5fa <HAL_RCC_GetSysClockFreq+0x32>
 800a5ea:	2b08      	cmp	r3, #8
 800a5ec:	d008      	beq.n	800a600 <HAL_RCC_GetSysClockFreq+0x38>
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f040 80b4 	bne.w	800a75c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a5f4:	4b5e      	ldr	r3, [pc, #376]	; (800a770 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a5f6:	60bb      	str	r3, [r7, #8]
       break;
 800a5f8:	e0b3      	b.n	800a762 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a5fa:	4b5e      	ldr	r3, [pc, #376]	; (800a774 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800a5fc:	60bb      	str	r3, [r7, #8]
      break;
 800a5fe:	e0b0      	b.n	800a762 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a600:	4b5a      	ldr	r3, [pc, #360]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a608:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a60a:	4b58      	ldr	r3, [pc, #352]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a612:	2b00      	cmp	r3, #0
 800a614:	d04a      	beq.n	800a6ac <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a616:	4b55      	ldr	r3, [pc, #340]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	099b      	lsrs	r3, r3, #6
 800a61c:	f04f 0400 	mov.w	r4, #0
 800a620:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a624:	f04f 0200 	mov.w	r2, #0
 800a628:	ea03 0501 	and.w	r5, r3, r1
 800a62c:	ea04 0602 	and.w	r6, r4, r2
 800a630:	4629      	mov	r1, r5
 800a632:	4632      	mov	r2, r6
 800a634:	f04f 0300 	mov.w	r3, #0
 800a638:	f04f 0400 	mov.w	r4, #0
 800a63c:	0154      	lsls	r4, r2, #5
 800a63e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a642:	014b      	lsls	r3, r1, #5
 800a644:	4619      	mov	r1, r3
 800a646:	4622      	mov	r2, r4
 800a648:	1b49      	subs	r1, r1, r5
 800a64a:	eb62 0206 	sbc.w	r2, r2, r6
 800a64e:	f04f 0300 	mov.w	r3, #0
 800a652:	f04f 0400 	mov.w	r4, #0
 800a656:	0194      	lsls	r4, r2, #6
 800a658:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a65c:	018b      	lsls	r3, r1, #6
 800a65e:	1a5b      	subs	r3, r3, r1
 800a660:	eb64 0402 	sbc.w	r4, r4, r2
 800a664:	f04f 0100 	mov.w	r1, #0
 800a668:	f04f 0200 	mov.w	r2, #0
 800a66c:	00e2      	lsls	r2, r4, #3
 800a66e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a672:	00d9      	lsls	r1, r3, #3
 800a674:	460b      	mov	r3, r1
 800a676:	4614      	mov	r4, r2
 800a678:	195b      	adds	r3, r3, r5
 800a67a:	eb44 0406 	adc.w	r4, r4, r6
 800a67e:	f04f 0100 	mov.w	r1, #0
 800a682:	f04f 0200 	mov.w	r2, #0
 800a686:	0262      	lsls	r2, r4, #9
 800a688:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800a68c:	0259      	lsls	r1, r3, #9
 800a68e:	460b      	mov	r3, r1
 800a690:	4614      	mov	r4, r2
 800a692:	4618      	mov	r0, r3
 800a694:	4621      	mov	r1, r4
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f04f 0400 	mov.w	r4, #0
 800a69c:	461a      	mov	r2, r3
 800a69e:	4623      	mov	r3, r4
 800a6a0:	f7f6 fb02 	bl	8000ca8 <__aeabi_uldivmod>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	60fb      	str	r3, [r7, #12]
 800a6aa:	e049      	b.n	800a740 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a6ac:	4b2f      	ldr	r3, [pc, #188]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	099b      	lsrs	r3, r3, #6
 800a6b2:	f04f 0400 	mov.w	r4, #0
 800a6b6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a6ba:	f04f 0200 	mov.w	r2, #0
 800a6be:	ea03 0501 	and.w	r5, r3, r1
 800a6c2:	ea04 0602 	and.w	r6, r4, r2
 800a6c6:	4629      	mov	r1, r5
 800a6c8:	4632      	mov	r2, r6
 800a6ca:	f04f 0300 	mov.w	r3, #0
 800a6ce:	f04f 0400 	mov.w	r4, #0
 800a6d2:	0154      	lsls	r4, r2, #5
 800a6d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a6d8:	014b      	lsls	r3, r1, #5
 800a6da:	4619      	mov	r1, r3
 800a6dc:	4622      	mov	r2, r4
 800a6de:	1b49      	subs	r1, r1, r5
 800a6e0:	eb62 0206 	sbc.w	r2, r2, r6
 800a6e4:	f04f 0300 	mov.w	r3, #0
 800a6e8:	f04f 0400 	mov.w	r4, #0
 800a6ec:	0194      	lsls	r4, r2, #6
 800a6ee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a6f2:	018b      	lsls	r3, r1, #6
 800a6f4:	1a5b      	subs	r3, r3, r1
 800a6f6:	eb64 0402 	sbc.w	r4, r4, r2
 800a6fa:	f04f 0100 	mov.w	r1, #0
 800a6fe:	f04f 0200 	mov.w	r2, #0
 800a702:	00e2      	lsls	r2, r4, #3
 800a704:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a708:	00d9      	lsls	r1, r3, #3
 800a70a:	460b      	mov	r3, r1
 800a70c:	4614      	mov	r4, r2
 800a70e:	195b      	adds	r3, r3, r5
 800a710:	eb44 0406 	adc.w	r4, r4, r6
 800a714:	f04f 0100 	mov.w	r1, #0
 800a718:	f04f 0200 	mov.w	r2, #0
 800a71c:	02a2      	lsls	r2, r4, #10
 800a71e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a722:	0299      	lsls	r1, r3, #10
 800a724:	460b      	mov	r3, r1
 800a726:	4614      	mov	r4, r2
 800a728:	4618      	mov	r0, r3
 800a72a:	4621      	mov	r1, r4
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f04f 0400 	mov.w	r4, #0
 800a732:	461a      	mov	r2, r3
 800a734:	4623      	mov	r3, r4
 800a736:	f7f6 fab7 	bl	8000ca8 <__aeabi_uldivmod>
 800a73a:	4603      	mov	r3, r0
 800a73c:	460c      	mov	r4, r1
 800a73e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a740:	4b0a      	ldr	r3, [pc, #40]	; (800a76c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	0c1b      	lsrs	r3, r3, #16
 800a746:	f003 0303 	and.w	r3, r3, #3
 800a74a:	3301      	adds	r3, #1
 800a74c:	005b      	lsls	r3, r3, #1
 800a74e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	fbb2 f3f3 	udiv	r3, r2, r3
 800a758:	60bb      	str	r3, [r7, #8]
      break;
 800a75a:	e002      	b.n	800a762 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a75c:	4b04      	ldr	r3, [pc, #16]	; (800a770 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a75e:	60bb      	str	r3, [r7, #8]
      break;
 800a760:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a762:	68bb      	ldr	r3, [r7, #8]
}
 800a764:	4618      	mov	r0, r3
 800a766:	3714      	adds	r7, #20
 800a768:	46bd      	mov	sp, r7
 800a76a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a76c:	40023800 	.word	0x40023800
 800a770:	00f42400 	.word	0x00f42400
 800a774:	007a1200 	.word	0x007a1200

0800a778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a778:	b480      	push	{r7}
 800a77a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a77c:	4b03      	ldr	r3, [pc, #12]	; (800a78c <HAL_RCC_GetHCLKFreq+0x14>)
 800a77e:	681b      	ldr	r3, [r3, #0]
}
 800a780:	4618      	mov	r0, r3
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr
 800a78a:	bf00      	nop
 800a78c:	20000cb4 	.word	0x20000cb4

0800a790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a794:	f7ff fff0 	bl	800a778 <HAL_RCC_GetHCLKFreq>
 800a798:	4601      	mov	r1, r0
 800a79a:	4b05      	ldr	r3, [pc, #20]	; (800a7b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	0a9b      	lsrs	r3, r3, #10
 800a7a0:	f003 0307 	and.w	r3, r3, #7
 800a7a4:	4a03      	ldr	r2, [pc, #12]	; (800a7b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a7a6:	5cd3      	ldrb	r3, [r2, r3]
 800a7a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	bd80      	pop	{r7, pc}
 800a7b0:	40023800 	.word	0x40023800
 800a7b4:	08018964 	.word	0x08018964

0800a7b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a7bc:	f7ff ffdc 	bl	800a778 <HAL_RCC_GetHCLKFreq>
 800a7c0:	4601      	mov	r1, r0
 800a7c2:	4b05      	ldr	r3, [pc, #20]	; (800a7d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a7c4:	689b      	ldr	r3, [r3, #8]
 800a7c6:	0b5b      	lsrs	r3, r3, #13
 800a7c8:	f003 0307 	and.w	r3, r3, #7
 800a7cc:	4a03      	ldr	r2, [pc, #12]	; (800a7dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800a7ce:	5cd3      	ldrb	r3, [r2, r3]
 800a7d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	40023800 	.word	0x40023800
 800a7dc:	08018964 	.word	0x08018964

0800a7e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	220f      	movs	r2, #15
 800a7ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a7f0:	4b12      	ldr	r3, [pc, #72]	; (800a83c <HAL_RCC_GetClockConfig+0x5c>)
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	f003 0203 	and.w	r2, r3, #3
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a7fc:	4b0f      	ldr	r3, [pc, #60]	; (800a83c <HAL_RCC_GetClockConfig+0x5c>)
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a808:	4b0c      	ldr	r3, [pc, #48]	; (800a83c <HAL_RCC_GetClockConfig+0x5c>)
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a814:	4b09      	ldr	r3, [pc, #36]	; (800a83c <HAL_RCC_GetClockConfig+0x5c>)
 800a816:	689b      	ldr	r3, [r3, #8]
 800a818:	08db      	lsrs	r3, r3, #3
 800a81a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a822:	4b07      	ldr	r3, [pc, #28]	; (800a840 <HAL_RCC_GetClockConfig+0x60>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f003 020f 	and.w	r2, r3, #15
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	601a      	str	r2, [r3, #0]
}
 800a82e:	bf00      	nop
 800a830:	370c      	adds	r7, #12
 800a832:	46bd      	mov	sp, r7
 800a834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a838:	4770      	bx	lr
 800a83a:	bf00      	nop
 800a83c:	40023800 	.word	0x40023800
 800a840:	40023c00 	.word	0x40023c00

0800a844 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b082      	sub	sp, #8
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d101      	bne.n	800a856 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	e01d      	b.n	800a892 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d106      	bne.n	800a870 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f7fd f9b8 	bl	8007be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2202      	movs	r2, #2
 800a874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681a      	ldr	r2, [r3, #0]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	3304      	adds	r3, #4
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f000 f95e 	bl	800ab44 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2201      	movs	r2, #1
 800a88c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3708      	adds	r7, #8
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b085      	sub	sp, #20
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68da      	ldr	r2, [r3, #12]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f042 0201 	orr.w	r2, r2, #1
 800a8b0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f003 0307 	and.w	r3, r3, #7
 800a8bc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2b06      	cmp	r3, #6
 800a8c2:	d007      	beq.n	800a8d4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f042 0201 	orr.w	r2, r2, #1
 800a8d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a8d4:	2300      	movs	r3, #0
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3714      	adds	r7, #20
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr

0800a8e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b082      	sub	sp, #8
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	f003 0302 	and.w	r3, r3, #2
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d122      	bne.n	800a93e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	68db      	ldr	r3, [r3, #12]
 800a8fe:	f003 0302 	and.w	r3, r3, #2
 800a902:	2b02      	cmp	r3, #2
 800a904:	d11b      	bne.n	800a93e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f06f 0202 	mvn.w	r2, #2
 800a90e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	699b      	ldr	r3, [r3, #24]
 800a91c:	f003 0303 	and.w	r3, r3, #3
 800a920:	2b00      	cmp	r3, #0
 800a922:	d003      	beq.n	800a92c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f000 f8ee 	bl	800ab06 <HAL_TIM_IC_CaptureCallback>
 800a92a:	e005      	b.n	800a938 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f000 f8e0 	bl	800aaf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a932:	6878      	ldr	r0, [r7, #4]
 800a934:	f000 f8f1 	bl	800ab1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	691b      	ldr	r3, [r3, #16]
 800a944:	f003 0304 	and.w	r3, r3, #4
 800a948:	2b04      	cmp	r3, #4
 800a94a:	d122      	bne.n	800a992 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	f003 0304 	and.w	r3, r3, #4
 800a956:	2b04      	cmp	r3, #4
 800a958:	d11b      	bne.n	800a992 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f06f 0204 	mvn.w	r2, #4
 800a962:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2202      	movs	r2, #2
 800a968:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	699b      	ldr	r3, [r3, #24]
 800a970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a974:	2b00      	cmp	r3, #0
 800a976:	d003      	beq.n	800a980 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f000 f8c4 	bl	800ab06 <HAL_TIM_IC_CaptureCallback>
 800a97e:	e005      	b.n	800a98c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 f8b6 	bl	800aaf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f000 f8c7 	bl	800ab1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	691b      	ldr	r3, [r3, #16]
 800a998:	f003 0308 	and.w	r3, r3, #8
 800a99c:	2b08      	cmp	r3, #8
 800a99e:	d122      	bne.n	800a9e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	f003 0308 	and.w	r3, r3, #8
 800a9aa:	2b08      	cmp	r3, #8
 800a9ac:	d11b      	bne.n	800a9e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f06f 0208 	mvn.w	r2, #8
 800a9b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2204      	movs	r2, #4
 800a9bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	69db      	ldr	r3, [r3, #28]
 800a9c4:	f003 0303 	and.w	r3, r3, #3
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d003      	beq.n	800a9d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f000 f89a 	bl	800ab06 <HAL_TIM_IC_CaptureCallback>
 800a9d2:	e005      	b.n	800a9e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 f88c 	bl	800aaf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f000 f89d 	bl	800ab1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	691b      	ldr	r3, [r3, #16]
 800a9ec:	f003 0310 	and.w	r3, r3, #16
 800a9f0:	2b10      	cmp	r3, #16
 800a9f2:	d122      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	68db      	ldr	r3, [r3, #12]
 800a9fa:	f003 0310 	and.w	r3, r3, #16
 800a9fe:	2b10      	cmp	r3, #16
 800aa00:	d11b      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f06f 0210 	mvn.w	r2, #16
 800aa0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2208      	movs	r2, #8
 800aa10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	69db      	ldr	r3, [r3, #28]
 800aa18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d003      	beq.n	800aa28 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 f870 	bl	800ab06 <HAL_TIM_IC_CaptureCallback>
 800aa26:	e005      	b.n	800aa34 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f000 f862 	bl	800aaf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 f873 	bl	800ab1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	f003 0301 	and.w	r3, r3, #1
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d10e      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	f003 0301 	and.w	r3, r3, #1
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d107      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f06f 0201 	mvn.w	r2, #1
 800aa5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f7f8 fc67 	bl	8003334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa70:	2b80      	cmp	r3, #128	; 0x80
 800aa72:	d10e      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa7e:	2b80      	cmp	r3, #128	; 0x80
 800aa80:	d107      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aa8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 f97f 	bl	800ad90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa9c:	2b40      	cmp	r3, #64	; 0x40
 800aa9e:	d10e      	bne.n	800aabe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaaa:	2b40      	cmp	r3, #64	; 0x40
 800aaac:	d107      	bne.n	800aabe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 f838 	bl	800ab2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	691b      	ldr	r3, [r3, #16]
 800aac4:	f003 0320 	and.w	r3, r3, #32
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d10e      	bne.n	800aaea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b20      	cmp	r3, #32
 800aad8:	d107      	bne.n	800aaea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f06f 0220 	mvn.w	r2, #32
 800aae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f949 	bl	800ad7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aaf2:	b480      	push	{r7}
 800aaf4:	b083      	sub	sp, #12
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aafa:	bf00      	nop
 800aafc:	370c      	adds	r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab06:	b480      	push	{r7}
 800ab08:	b083      	sub	sp, #12
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab0e:	bf00      	nop
 800ab10:	370c      	adds	r7, #12
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr

0800ab1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab1a:	b480      	push	{r7}
 800ab1c:	b083      	sub	sp, #12
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab22:	bf00      	nop
 800ab24:	370c      	adds	r7, #12
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr

0800ab2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b083      	sub	sp, #12
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab36:	bf00      	nop
 800ab38:	370c      	adds	r7, #12
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr
	...

0800ab44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4a40      	ldr	r2, [pc, #256]	; (800ac58 <TIM_Base_SetConfig+0x114>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d013      	beq.n	800ab84 <TIM_Base_SetConfig+0x40>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab62:	d00f      	beq.n	800ab84 <TIM_Base_SetConfig+0x40>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a3d      	ldr	r2, [pc, #244]	; (800ac5c <TIM_Base_SetConfig+0x118>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d00b      	beq.n	800ab84 <TIM_Base_SetConfig+0x40>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a3c      	ldr	r2, [pc, #240]	; (800ac60 <TIM_Base_SetConfig+0x11c>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d007      	beq.n	800ab84 <TIM_Base_SetConfig+0x40>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a3b      	ldr	r2, [pc, #236]	; (800ac64 <TIM_Base_SetConfig+0x120>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d003      	beq.n	800ab84 <TIM_Base_SetConfig+0x40>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a3a      	ldr	r2, [pc, #232]	; (800ac68 <TIM_Base_SetConfig+0x124>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d108      	bne.n	800ab96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	4a2f      	ldr	r2, [pc, #188]	; (800ac58 <TIM_Base_SetConfig+0x114>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d02b      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aba4:	d027      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a2c      	ldr	r2, [pc, #176]	; (800ac5c <TIM_Base_SetConfig+0x118>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d023      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a2b      	ldr	r2, [pc, #172]	; (800ac60 <TIM_Base_SetConfig+0x11c>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d01f      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a2a      	ldr	r2, [pc, #168]	; (800ac64 <TIM_Base_SetConfig+0x120>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d01b      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a29      	ldr	r2, [pc, #164]	; (800ac68 <TIM_Base_SetConfig+0x124>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d017      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4a28      	ldr	r2, [pc, #160]	; (800ac6c <TIM_Base_SetConfig+0x128>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d013      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a27      	ldr	r2, [pc, #156]	; (800ac70 <TIM_Base_SetConfig+0x12c>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d00f      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a26      	ldr	r2, [pc, #152]	; (800ac74 <TIM_Base_SetConfig+0x130>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d00b      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	4a25      	ldr	r2, [pc, #148]	; (800ac78 <TIM_Base_SetConfig+0x134>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d007      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	4a24      	ldr	r2, [pc, #144]	; (800ac7c <TIM_Base_SetConfig+0x138>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d003      	beq.n	800abf6 <TIM_Base_SetConfig+0xb2>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a23      	ldr	r2, [pc, #140]	; (800ac80 <TIM_Base_SetConfig+0x13c>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d108      	bne.n	800ac08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800abfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	4313      	orrs	r3, r2
 800ac06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	695b      	ldr	r3, [r3, #20]
 800ac12:	4313      	orrs	r3, r2
 800ac14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	689a      	ldr	r2, [r3, #8]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	4a0a      	ldr	r2, [pc, #40]	; (800ac58 <TIM_Base_SetConfig+0x114>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d003      	beq.n	800ac3c <TIM_Base_SetConfig+0xf8>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4a0c      	ldr	r2, [pc, #48]	; (800ac68 <TIM_Base_SetConfig+0x124>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d103      	bne.n	800ac44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	691a      	ldr	r2, [r3, #16]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2201      	movs	r2, #1
 800ac48:	615a      	str	r2, [r3, #20]
}
 800ac4a:	bf00      	nop
 800ac4c:	3714      	adds	r7, #20
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac54:	4770      	bx	lr
 800ac56:	bf00      	nop
 800ac58:	40010000 	.word	0x40010000
 800ac5c:	40000400 	.word	0x40000400
 800ac60:	40000800 	.word	0x40000800
 800ac64:	40000c00 	.word	0x40000c00
 800ac68:	40010400 	.word	0x40010400
 800ac6c:	40014000 	.word	0x40014000
 800ac70:	40014400 	.word	0x40014400
 800ac74:	40014800 	.word	0x40014800
 800ac78:	40001800 	.word	0x40001800
 800ac7c:	40001c00 	.word	0x40001c00
 800ac80:	40002000 	.word	0x40002000

0800ac84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b085      	sub	sp, #20
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d101      	bne.n	800ac9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac98:	2302      	movs	r3, #2
 800ac9a:	e05a      	b.n	800ad52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2201      	movs	r2, #1
 800aca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2202      	movs	r2, #2
 800aca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	68fa      	ldr	r2, [r7, #12]
 800acca:	4313      	orrs	r3, r2
 800accc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a21      	ldr	r2, [pc, #132]	; (800ad60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d022      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ace8:	d01d      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a1d      	ldr	r2, [pc, #116]	; (800ad64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d018      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a1b      	ldr	r2, [pc, #108]	; (800ad68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d013      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a1a      	ldr	r2, [pc, #104]	; (800ad6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d00e      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a18      	ldr	r2, [pc, #96]	; (800ad70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d009      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a17      	ldr	r2, [pc, #92]	; (800ad74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d004      	beq.n	800ad26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a15      	ldr	r2, [pc, #84]	; (800ad78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d10c      	bne.n	800ad40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	68ba      	ldr	r2, [r7, #8]
 800ad34:	4313      	orrs	r3, r2
 800ad36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3714      	adds	r7, #20
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	40010000 	.word	0x40010000
 800ad64:	40000400 	.word	0x40000400
 800ad68:	40000800 	.word	0x40000800
 800ad6c:	40000c00 	.word	0x40000c00
 800ad70:	40010400 	.word	0x40010400
 800ad74:	40014000 	.word	0x40014000
 800ad78:	40001800 	.word	0x40001800

0800ad7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b083      	sub	sp, #12
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad98:	bf00      	nop
 800ad9a:	370c      	adds	r7, #12
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d101      	bne.n	800adb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800adb2:	2301      	movs	r3, #1
 800adb4:	e03f      	b.n	800ae36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d106      	bne.n	800add0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f7fc ff5a 	bl	8007c84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2224      	movs	r2, #36	; 0x24
 800add4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	68da      	ldr	r2, [r3, #12]
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ade6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fb6b 	bl	800b4c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	691a      	ldr	r2, [r3, #16]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800adfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	695a      	ldr	r2, [r3, #20]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ae0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68da      	ldr	r2, [r3, #12]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2200      	movs	r2, #0
 800ae22:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2220      	movs	r2, #32
 800ae28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2220      	movs	r2, #32
 800ae30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ae34:	2300      	movs	r3, #0
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3708      	adds	r7, #8
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd80      	pop	{r7, pc}
	...

0800ae40 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	4613      	mov	r3, r2
 800ae4c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	2b20      	cmp	r3, #32
 800ae58:	d153      	bne.n	800af02 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d002      	beq.n	800ae66 <HAL_UART_Transmit_DMA+0x26>
 800ae60:	88fb      	ldrh	r3, [r7, #6]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	e04c      	b.n	800af04 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d101      	bne.n	800ae78 <HAL_UART_Transmit_DMA+0x38>
 800ae74:	2302      	movs	r3, #2
 800ae76:	e045      	b.n	800af04 <HAL_UART_Transmit_DMA+0xc4>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800ae80:	68ba      	ldr	r2, [r7, #8]
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	88fa      	ldrh	r2, [r7, #6]
 800ae8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	88fa      	ldrh	r2, [r7, #6]
 800ae90:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2221      	movs	r2, #33	; 0x21
 800ae9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aea4:	4a19      	ldr	r2, [pc, #100]	; (800af0c <HAL_UART_Transmit_DMA+0xcc>)
 800aea6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeac:	4a18      	ldr	r2, [pc, #96]	; (800af10 <HAL_UART_Transmit_DMA+0xd0>)
 800aeae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeb4:	4a17      	ldr	r2, [pc, #92]	; (800af14 <HAL_UART_Transmit_DMA+0xd4>)
 800aeb6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aebc:	2200      	movs	r2, #0
 800aebe:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800aec0:	f107 0308 	add.w	r3, r7, #8
 800aec4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	6819      	ldr	r1, [r3, #0]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	3304      	adds	r3, #4
 800aed4:	461a      	mov	r2, r3
 800aed6:	88fb      	ldrh	r3, [r7, #6]
 800aed8:	f7fd f99c 	bl	8008214 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aee4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2200      	movs	r2, #0
 800aeea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	695a      	ldr	r2, [r3, #20]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aefc:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800aefe:	2300      	movs	r3, #0
 800af00:	e000      	b.n	800af04 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800af02:	2302      	movs	r3, #2
  }
}
 800af04:	4618      	mov	r0, r3
 800af06:	3718      	adds	r7, #24
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	0800b155 	.word	0x0800b155
 800af10:	0800b1a7 	.word	0x0800b1a7
 800af14:	0800b1c3 	.word	0x0800b1c3

0800af18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b088      	sub	sp, #32
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	695b      	ldr	r3, [r3, #20]
 800af36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800af38:	2300      	movs	r3, #0
 800af3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800af3c:	2300      	movs	r3, #0
 800af3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	f003 030f 	and.w	r3, r3, #15
 800af46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d10d      	bne.n	800af6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	f003 0320 	and.w	r3, r3, #32
 800af54:	2b00      	cmp	r3, #0
 800af56:	d008      	beq.n	800af6a <HAL_UART_IRQHandler+0x52>
 800af58:	69bb      	ldr	r3, [r7, #24]
 800af5a:	f003 0320 	and.w	r3, r3, #32
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d003      	beq.n	800af6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f000 fa2d 	bl	800b3c2 <UART_Receive_IT>
      return;
 800af68:	e0d1      	b.n	800b10e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f000 80b0 	beq.w	800b0d2 <HAL_UART_IRQHandler+0x1ba>
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	f003 0301 	and.w	r3, r3, #1
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d105      	bne.n	800af88 <HAL_UART_IRQHandler+0x70>
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800af82:	2b00      	cmp	r3, #0
 800af84:	f000 80a5 	beq.w	800b0d2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	f003 0301 	and.w	r3, r3, #1
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d00a      	beq.n	800afa8 <HAL_UART_IRQHandler+0x90>
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d005      	beq.n	800afa8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afa0:	f043 0201 	orr.w	r2, r3, #1
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	f003 0304 	and.w	r3, r3, #4
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d00a      	beq.n	800afc8 <HAL_UART_IRQHandler+0xb0>
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	f003 0301 	and.w	r3, r3, #1
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d005      	beq.n	800afc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afc0:	f043 0202 	orr.w	r2, r3, #2
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	f003 0302 	and.w	r3, r3, #2
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d00a      	beq.n	800afe8 <HAL_UART_IRQHandler+0xd0>
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	f003 0301 	and.w	r3, r3, #1
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d005      	beq.n	800afe8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afe0:	f043 0204 	orr.w	r2, r3, #4
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800afe8:	69fb      	ldr	r3, [r7, #28]
 800afea:	f003 0308 	and.w	r3, r3, #8
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d00f      	beq.n	800b012 <HAL_UART_IRQHandler+0xfa>
 800aff2:	69bb      	ldr	r3, [r7, #24]
 800aff4:	f003 0320 	and.w	r3, r3, #32
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d104      	bne.n	800b006 <HAL_UART_IRQHandler+0xee>
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f003 0301 	and.w	r3, r3, #1
 800b002:	2b00      	cmp	r3, #0
 800b004:	d005      	beq.n	800b012 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b00a:	f043 0208 	orr.w	r2, r3, #8
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b016:	2b00      	cmp	r3, #0
 800b018:	d078      	beq.n	800b10c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	f003 0320 	and.w	r3, r3, #32
 800b020:	2b00      	cmp	r3, #0
 800b022:	d007      	beq.n	800b034 <HAL_UART_IRQHandler+0x11c>
 800b024:	69bb      	ldr	r3, [r7, #24]
 800b026:	f003 0320 	and.w	r3, r3, #32
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d002      	beq.n	800b034 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f9c7 	bl	800b3c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	695b      	ldr	r3, [r3, #20]
 800b03a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b03e:	2b40      	cmp	r3, #64	; 0x40
 800b040:	bf0c      	ite	eq
 800b042:	2301      	moveq	r3, #1
 800b044:	2300      	movne	r3, #0
 800b046:	b2db      	uxtb	r3, r3
 800b048:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b04e:	f003 0308 	and.w	r3, r3, #8
 800b052:	2b00      	cmp	r3, #0
 800b054:	d102      	bne.n	800b05c <HAL_UART_IRQHandler+0x144>
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d031      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f910 	bl	800b282 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	695b      	ldr	r3, [r3, #20]
 800b068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b06c:	2b40      	cmp	r3, #64	; 0x40
 800b06e:	d123      	bne.n	800b0b8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	695a      	ldr	r2, [r3, #20]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b07e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b084:	2b00      	cmp	r3, #0
 800b086:	d013      	beq.n	800b0b0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b08c:	4a21      	ldr	r2, [pc, #132]	; (800b114 <HAL_UART_IRQHandler+0x1fc>)
 800b08e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b094:	4618      	mov	r0, r3
 800b096:	f7fd f915 	bl	80082c4 <HAL_DMA_Abort_IT>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d016      	beq.n	800b0ce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b0aa:	4610      	mov	r0, r2
 800b0ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0ae:	e00e      	b.n	800b0ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f845 	bl	800b140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0b6:	e00a      	b.n	800b0ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f841 	bl	800b140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0be:	e006      	b.n	800b0ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f000 f83d 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b0cc:	e01e      	b.n	800b10c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0ce:	bf00      	nop
    return;
 800b0d0:	e01c      	b.n	800b10c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b0d2:	69fb      	ldr	r3, [r7, #28]
 800b0d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d008      	beq.n	800b0ee <HAL_UART_IRQHandler+0x1d6>
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d003      	beq.n	800b0ee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 f8fd 	bl	800b2e6 <UART_Transmit_IT>
    return;
 800b0ec:	e00f      	b.n	800b10e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b0ee:	69fb      	ldr	r3, [r7, #28]
 800b0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d00a      	beq.n	800b10e <HAL_UART_IRQHandler+0x1f6>
 800b0f8:	69bb      	ldr	r3, [r7, #24]
 800b0fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d005      	beq.n	800b10e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 f945 	bl	800b392 <UART_EndTransmit_IT>
    return;
 800b108:	bf00      	nop
 800b10a:	e000      	b.n	800b10e <HAL_UART_IRQHandler+0x1f6>
    return;
 800b10c:	bf00      	nop
  }
}
 800b10e:	3720      	adds	r7, #32
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}
 800b114:	0800b2bf 	.word	0x0800b2bf

0800b118 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b118:	b480      	push	{r7}
 800b11a:	b083      	sub	sp, #12
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b120:	bf00      	nop
 800b122:	370c      	adds	r7, #12
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr

0800b12c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b134:	bf00      	nop
 800b136:	370c      	adds	r7, #12
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b140:	b480      	push	{r7}
 800b142:	b083      	sub	sp, #12
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b148:	bf00      	nop
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b084      	sub	sp, #16
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b160:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d113      	bne.n	800b198 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2200      	movs	r2, #0
 800b174:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	695a      	ldr	r2, [r3, #20]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b184:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68da      	ldr	r2, [r3, #12]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b194:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b196:	e002      	b.n	800b19e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800b198:	68f8      	ldr	r0, [r7, #12]
 800b19a:	f7fc fdf5 	bl	8007d88 <HAL_UART_TxCpltCallback>
}
 800b19e:	bf00      	nop
 800b1a0:	3710      	adds	r7, #16
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b1b4:	68f8      	ldr	r0, [r7, #12]
 800b1b6:	f7ff ffaf 	bl	800b118 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b1ba:	bf00      	nop
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b084      	sub	sp, #16
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	695b      	ldr	r3, [r3, #20]
 800b1da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1de:	2b80      	cmp	r3, #128	; 0x80
 800b1e0:	bf0c      	ite	eq
 800b1e2:	2301      	moveq	r3, #1
 800b1e4:	2300      	movne	r3, #0
 800b1e6:	b2db      	uxtb	r3, r3
 800b1e8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	2b21      	cmp	r3, #33	; 0x21
 800b1f4:	d108      	bne.n	800b208 <UART_DMAError+0x46>
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d005      	beq.n	800b208 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	2200      	movs	r2, #0
 800b200:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b202:	68b8      	ldr	r0, [r7, #8]
 800b204:	f000 f827 	bl	800b256 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	695b      	ldr	r3, [r3, #20]
 800b20e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b212:	2b40      	cmp	r3, #64	; 0x40
 800b214:	bf0c      	ite	eq
 800b216:	2301      	moveq	r3, #1
 800b218:	2300      	movne	r3, #0
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b224:	b2db      	uxtb	r3, r3
 800b226:	2b22      	cmp	r3, #34	; 0x22
 800b228:	d108      	bne.n	800b23c <UART_DMAError+0x7a>
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d005      	beq.n	800b23c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	2200      	movs	r2, #0
 800b234:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b236:	68b8      	ldr	r0, [r7, #8]
 800b238:	f000 f823 	bl	800b282 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b240:	f043 0210 	orr.w	r2, r3, #16
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b248:	68b8      	ldr	r0, [r7, #8]
 800b24a:	f7ff ff79 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b24e:	bf00      	nop
 800b250:	3710      	adds	r7, #16
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b256:	b480      	push	{r7}
 800b258:	b083      	sub	sp, #12
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	68da      	ldr	r2, [r3, #12]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b26c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2220      	movs	r2, #32
 800b272:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b276:	bf00      	nop
 800b278:	370c      	adds	r7, #12
 800b27a:	46bd      	mov	sp, r7
 800b27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b280:	4770      	bx	lr

0800b282 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b282:	b480      	push	{r7}
 800b284:	b083      	sub	sp, #12
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	68da      	ldr	r2, [r3, #12]
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b298:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	695a      	ldr	r2, [r3, #20]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f022 0201 	bic.w	r2, r2, #1
 800b2a8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2220      	movs	r2, #32
 800b2ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b2b2:	bf00      	nop
 800b2b4:	370c      	adds	r7, #12
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b084      	sub	sp, #16
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f7ff ff31 	bl	800b140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2de:	bf00      	nop
 800b2e0:	3710      	adds	r7, #16
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b2e6:	b480      	push	{r7}
 800b2e8:	b085      	sub	sp, #20
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2f4:	b2db      	uxtb	r3, r3
 800b2f6:	2b21      	cmp	r3, #33	; 0x21
 800b2f8:	d144      	bne.n	800b384 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b302:	d11a      	bne.n	800b33a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6a1b      	ldr	r3, [r3, #32]
 800b308:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	881b      	ldrh	r3, [r3, #0]
 800b30e:	461a      	mov	r2, r3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b318:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	691b      	ldr	r3, [r3, #16]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d105      	bne.n	800b32e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6a1b      	ldr	r3, [r3, #32]
 800b326:	1c9a      	adds	r2, r3, #2
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	621a      	str	r2, [r3, #32]
 800b32c:	e00e      	b.n	800b34c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	1c5a      	adds	r2, r3, #1
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	621a      	str	r2, [r3, #32]
 800b338:	e008      	b.n	800b34c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6a1b      	ldr	r3, [r3, #32]
 800b33e:	1c59      	adds	r1, r3, #1
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	6211      	str	r1, [r2, #32]
 800b344:	781a      	ldrb	r2, [r3, #0]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b350:	b29b      	uxth	r3, r3
 800b352:	3b01      	subs	r3, #1
 800b354:	b29b      	uxth	r3, r3
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	4619      	mov	r1, r3
 800b35a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d10f      	bne.n	800b380 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68da      	ldr	r2, [r3, #12]
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b36e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	68da      	ldr	r2, [r3, #12]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b37e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b380:	2300      	movs	r3, #0
 800b382:	e000      	b.n	800b386 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b384:	2302      	movs	r3, #2
  }
}
 800b386:	4618      	mov	r0, r3
 800b388:	3714      	adds	r7, #20
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr

0800b392 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	68da      	ldr	r2, [r3, #12]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2220      	movs	r2, #32
 800b3ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f7fc fce8 	bl	8007d88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3708      	adds	r7, #8
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b084      	sub	sp, #16
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b3d0:	b2db      	uxtb	r3, r3
 800b3d2:	2b22      	cmp	r3, #34	; 0x22
 800b3d4:	d171      	bne.n	800b4ba <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3de:	d123      	bne.n	800b428 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3e4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	691b      	ldr	r3, [r3, #16]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10e      	bne.n	800b40c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	b29b      	uxth	r3, r3
 800b3f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3fa:	b29a      	uxth	r2, r3
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b404:	1c9a      	adds	r2, r3, #2
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	629a      	str	r2, [r3, #40]	; 0x28
 800b40a:	e029      	b.n	800b460 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	b29b      	uxth	r3, r3
 800b414:	b2db      	uxtb	r3, r3
 800b416:	b29a      	uxth	r2, r3
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b420:	1c5a      	adds	r2, r3, #1
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	629a      	str	r2, [r3, #40]	; 0x28
 800b426:	e01b      	b.n	800b460 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d10a      	bne.n	800b446 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6858      	ldr	r0, [r3, #4]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b43a:	1c59      	adds	r1, r3, #1
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	6291      	str	r1, [r2, #40]	; 0x28
 800b440:	b2c2      	uxtb	r2, r0
 800b442:	701a      	strb	r2, [r3, #0]
 800b444:	e00c      	b.n	800b460 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	b2da      	uxtb	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b452:	1c58      	adds	r0, r3, #1
 800b454:	6879      	ldr	r1, [r7, #4]
 800b456:	6288      	str	r0, [r1, #40]	; 0x28
 800b458:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b45c:	b2d2      	uxtb	r2, r2
 800b45e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b464:	b29b      	uxth	r3, r3
 800b466:	3b01      	subs	r3, #1
 800b468:	b29b      	uxth	r3, r3
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	4619      	mov	r1, r3
 800b46e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b470:	2b00      	cmp	r3, #0
 800b472:	d120      	bne.n	800b4b6 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	68da      	ldr	r2, [r3, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f022 0220 	bic.w	r2, r2, #32
 800b482:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	68da      	ldr	r2, [r3, #12]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b492:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	695a      	ldr	r2, [r3, #20]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f022 0201 	bic.w	r2, r2, #1
 800b4a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2220      	movs	r2, #32
 800b4a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7ff fe3d 	bl	800b12c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	e002      	b.n	800b4bc <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	e000      	b.n	800b4bc <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b4ba:	2302      	movs	r3, #2
  }
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c8:	b085      	sub	sp, #20
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	691b      	ldr	r3, [r3, #16]
 800b4d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	68da      	ldr	r2, [r3, #12]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	430a      	orrs	r2, r1
 800b4e2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	689a      	ldr	r2, [r3, #8]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	431a      	orrs	r2, r3
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	695b      	ldr	r3, [r3, #20]
 800b4f2:	431a      	orrs	r2, r3
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	69db      	ldr	r3, [r3, #28]
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	68db      	ldr	r3, [r3, #12]
 800b502:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b506:	f023 030c 	bic.w	r3, r3, #12
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	6812      	ldr	r2, [r2, #0]
 800b50e:	68f9      	ldr	r1, [r7, #12]
 800b510:	430b      	orrs	r3, r1
 800b512:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	699a      	ldr	r2, [r3, #24]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	430a      	orrs	r2, r1
 800b528:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	69db      	ldr	r3, [r3, #28]
 800b52e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b532:	f040 818b 	bne.w	800b84c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4ac1      	ldr	r2, [pc, #772]	; (800b840 <UART_SetConfig+0x37c>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d005      	beq.n	800b54c <UART_SetConfig+0x88>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4abf      	ldr	r2, [pc, #764]	; (800b844 <UART_SetConfig+0x380>)
 800b546:	4293      	cmp	r3, r2
 800b548:	f040 80bd 	bne.w	800b6c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b54c:	f7ff f934 	bl	800a7b8 <HAL_RCC_GetPCLK2Freq>
 800b550:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	461d      	mov	r5, r3
 800b556:	f04f 0600 	mov.w	r6, #0
 800b55a:	46a8      	mov	r8, r5
 800b55c:	46b1      	mov	r9, r6
 800b55e:	eb18 0308 	adds.w	r3, r8, r8
 800b562:	eb49 0409 	adc.w	r4, r9, r9
 800b566:	4698      	mov	r8, r3
 800b568:	46a1      	mov	r9, r4
 800b56a:	eb18 0805 	adds.w	r8, r8, r5
 800b56e:	eb49 0906 	adc.w	r9, r9, r6
 800b572:	f04f 0100 	mov.w	r1, #0
 800b576:	f04f 0200 	mov.w	r2, #0
 800b57a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b57e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b582:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b586:	4688      	mov	r8, r1
 800b588:	4691      	mov	r9, r2
 800b58a:	eb18 0005 	adds.w	r0, r8, r5
 800b58e:	eb49 0106 	adc.w	r1, r9, r6
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	461d      	mov	r5, r3
 800b598:	f04f 0600 	mov.w	r6, #0
 800b59c:	196b      	adds	r3, r5, r5
 800b59e:	eb46 0406 	adc.w	r4, r6, r6
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	4623      	mov	r3, r4
 800b5a6:	f7f5 fb7f 	bl	8000ca8 <__aeabi_uldivmod>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	460c      	mov	r4, r1
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	4ba5      	ldr	r3, [pc, #660]	; (800b848 <UART_SetConfig+0x384>)
 800b5b2:	fba3 2302 	umull	r2, r3, r3, r2
 800b5b6:	095b      	lsrs	r3, r3, #5
 800b5b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	461d      	mov	r5, r3
 800b5c0:	f04f 0600 	mov.w	r6, #0
 800b5c4:	46a9      	mov	r9, r5
 800b5c6:	46b2      	mov	sl, r6
 800b5c8:	eb19 0309 	adds.w	r3, r9, r9
 800b5cc:	eb4a 040a 	adc.w	r4, sl, sl
 800b5d0:	4699      	mov	r9, r3
 800b5d2:	46a2      	mov	sl, r4
 800b5d4:	eb19 0905 	adds.w	r9, r9, r5
 800b5d8:	eb4a 0a06 	adc.w	sl, sl, r6
 800b5dc:	f04f 0100 	mov.w	r1, #0
 800b5e0:	f04f 0200 	mov.w	r2, #0
 800b5e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b5e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b5ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b5f0:	4689      	mov	r9, r1
 800b5f2:	4692      	mov	sl, r2
 800b5f4:	eb19 0005 	adds.w	r0, r9, r5
 800b5f8:	eb4a 0106 	adc.w	r1, sl, r6
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	461d      	mov	r5, r3
 800b602:	f04f 0600 	mov.w	r6, #0
 800b606:	196b      	adds	r3, r5, r5
 800b608:	eb46 0406 	adc.w	r4, r6, r6
 800b60c:	461a      	mov	r2, r3
 800b60e:	4623      	mov	r3, r4
 800b610:	f7f5 fb4a 	bl	8000ca8 <__aeabi_uldivmod>
 800b614:	4603      	mov	r3, r0
 800b616:	460c      	mov	r4, r1
 800b618:	461a      	mov	r2, r3
 800b61a:	4b8b      	ldr	r3, [pc, #556]	; (800b848 <UART_SetConfig+0x384>)
 800b61c:	fba3 1302 	umull	r1, r3, r3, r2
 800b620:	095b      	lsrs	r3, r3, #5
 800b622:	2164      	movs	r1, #100	; 0x64
 800b624:	fb01 f303 	mul.w	r3, r1, r3
 800b628:	1ad3      	subs	r3, r2, r3
 800b62a:	00db      	lsls	r3, r3, #3
 800b62c:	3332      	adds	r3, #50	; 0x32
 800b62e:	4a86      	ldr	r2, [pc, #536]	; (800b848 <UART_SetConfig+0x384>)
 800b630:	fba2 2303 	umull	r2, r3, r2, r3
 800b634:	095b      	lsrs	r3, r3, #5
 800b636:	005b      	lsls	r3, r3, #1
 800b638:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b63c:	4498      	add	r8, r3
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	461d      	mov	r5, r3
 800b642:	f04f 0600 	mov.w	r6, #0
 800b646:	46a9      	mov	r9, r5
 800b648:	46b2      	mov	sl, r6
 800b64a:	eb19 0309 	adds.w	r3, r9, r9
 800b64e:	eb4a 040a 	adc.w	r4, sl, sl
 800b652:	4699      	mov	r9, r3
 800b654:	46a2      	mov	sl, r4
 800b656:	eb19 0905 	adds.w	r9, r9, r5
 800b65a:	eb4a 0a06 	adc.w	sl, sl, r6
 800b65e:	f04f 0100 	mov.w	r1, #0
 800b662:	f04f 0200 	mov.w	r2, #0
 800b666:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b66a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b66e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b672:	4689      	mov	r9, r1
 800b674:	4692      	mov	sl, r2
 800b676:	eb19 0005 	adds.w	r0, r9, r5
 800b67a:	eb4a 0106 	adc.w	r1, sl, r6
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	461d      	mov	r5, r3
 800b684:	f04f 0600 	mov.w	r6, #0
 800b688:	196b      	adds	r3, r5, r5
 800b68a:	eb46 0406 	adc.w	r4, r6, r6
 800b68e:	461a      	mov	r2, r3
 800b690:	4623      	mov	r3, r4
 800b692:	f7f5 fb09 	bl	8000ca8 <__aeabi_uldivmod>
 800b696:	4603      	mov	r3, r0
 800b698:	460c      	mov	r4, r1
 800b69a:	461a      	mov	r2, r3
 800b69c:	4b6a      	ldr	r3, [pc, #424]	; (800b848 <UART_SetConfig+0x384>)
 800b69e:	fba3 1302 	umull	r1, r3, r3, r2
 800b6a2:	095b      	lsrs	r3, r3, #5
 800b6a4:	2164      	movs	r1, #100	; 0x64
 800b6a6:	fb01 f303 	mul.w	r3, r1, r3
 800b6aa:	1ad3      	subs	r3, r2, r3
 800b6ac:	00db      	lsls	r3, r3, #3
 800b6ae:	3332      	adds	r3, #50	; 0x32
 800b6b0:	4a65      	ldr	r2, [pc, #404]	; (800b848 <UART_SetConfig+0x384>)
 800b6b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6b6:	095b      	lsrs	r3, r3, #5
 800b6b8:	f003 0207 	and.w	r2, r3, #7
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4442      	add	r2, r8
 800b6c2:	609a      	str	r2, [r3, #8]
 800b6c4:	e26f      	b.n	800bba6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b6c6:	f7ff f863 	bl	800a790 <HAL_RCC_GetPCLK1Freq>
 800b6ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	461d      	mov	r5, r3
 800b6d0:	f04f 0600 	mov.w	r6, #0
 800b6d4:	46a8      	mov	r8, r5
 800b6d6:	46b1      	mov	r9, r6
 800b6d8:	eb18 0308 	adds.w	r3, r8, r8
 800b6dc:	eb49 0409 	adc.w	r4, r9, r9
 800b6e0:	4698      	mov	r8, r3
 800b6e2:	46a1      	mov	r9, r4
 800b6e4:	eb18 0805 	adds.w	r8, r8, r5
 800b6e8:	eb49 0906 	adc.w	r9, r9, r6
 800b6ec:	f04f 0100 	mov.w	r1, #0
 800b6f0:	f04f 0200 	mov.w	r2, #0
 800b6f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b6f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b6fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b700:	4688      	mov	r8, r1
 800b702:	4691      	mov	r9, r2
 800b704:	eb18 0005 	adds.w	r0, r8, r5
 800b708:	eb49 0106 	adc.w	r1, r9, r6
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	461d      	mov	r5, r3
 800b712:	f04f 0600 	mov.w	r6, #0
 800b716:	196b      	adds	r3, r5, r5
 800b718:	eb46 0406 	adc.w	r4, r6, r6
 800b71c:	461a      	mov	r2, r3
 800b71e:	4623      	mov	r3, r4
 800b720:	f7f5 fac2 	bl	8000ca8 <__aeabi_uldivmod>
 800b724:	4603      	mov	r3, r0
 800b726:	460c      	mov	r4, r1
 800b728:	461a      	mov	r2, r3
 800b72a:	4b47      	ldr	r3, [pc, #284]	; (800b848 <UART_SetConfig+0x384>)
 800b72c:	fba3 2302 	umull	r2, r3, r3, r2
 800b730:	095b      	lsrs	r3, r3, #5
 800b732:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	461d      	mov	r5, r3
 800b73a:	f04f 0600 	mov.w	r6, #0
 800b73e:	46a9      	mov	r9, r5
 800b740:	46b2      	mov	sl, r6
 800b742:	eb19 0309 	adds.w	r3, r9, r9
 800b746:	eb4a 040a 	adc.w	r4, sl, sl
 800b74a:	4699      	mov	r9, r3
 800b74c:	46a2      	mov	sl, r4
 800b74e:	eb19 0905 	adds.w	r9, r9, r5
 800b752:	eb4a 0a06 	adc.w	sl, sl, r6
 800b756:	f04f 0100 	mov.w	r1, #0
 800b75a:	f04f 0200 	mov.w	r2, #0
 800b75e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b762:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b766:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b76a:	4689      	mov	r9, r1
 800b76c:	4692      	mov	sl, r2
 800b76e:	eb19 0005 	adds.w	r0, r9, r5
 800b772:	eb4a 0106 	adc.w	r1, sl, r6
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	461d      	mov	r5, r3
 800b77c:	f04f 0600 	mov.w	r6, #0
 800b780:	196b      	adds	r3, r5, r5
 800b782:	eb46 0406 	adc.w	r4, r6, r6
 800b786:	461a      	mov	r2, r3
 800b788:	4623      	mov	r3, r4
 800b78a:	f7f5 fa8d 	bl	8000ca8 <__aeabi_uldivmod>
 800b78e:	4603      	mov	r3, r0
 800b790:	460c      	mov	r4, r1
 800b792:	461a      	mov	r2, r3
 800b794:	4b2c      	ldr	r3, [pc, #176]	; (800b848 <UART_SetConfig+0x384>)
 800b796:	fba3 1302 	umull	r1, r3, r3, r2
 800b79a:	095b      	lsrs	r3, r3, #5
 800b79c:	2164      	movs	r1, #100	; 0x64
 800b79e:	fb01 f303 	mul.w	r3, r1, r3
 800b7a2:	1ad3      	subs	r3, r2, r3
 800b7a4:	00db      	lsls	r3, r3, #3
 800b7a6:	3332      	adds	r3, #50	; 0x32
 800b7a8:	4a27      	ldr	r2, [pc, #156]	; (800b848 <UART_SetConfig+0x384>)
 800b7aa:	fba2 2303 	umull	r2, r3, r2, r3
 800b7ae:	095b      	lsrs	r3, r3, #5
 800b7b0:	005b      	lsls	r3, r3, #1
 800b7b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b7b6:	4498      	add	r8, r3
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	461d      	mov	r5, r3
 800b7bc:	f04f 0600 	mov.w	r6, #0
 800b7c0:	46a9      	mov	r9, r5
 800b7c2:	46b2      	mov	sl, r6
 800b7c4:	eb19 0309 	adds.w	r3, r9, r9
 800b7c8:	eb4a 040a 	adc.w	r4, sl, sl
 800b7cc:	4699      	mov	r9, r3
 800b7ce:	46a2      	mov	sl, r4
 800b7d0:	eb19 0905 	adds.w	r9, r9, r5
 800b7d4:	eb4a 0a06 	adc.w	sl, sl, r6
 800b7d8:	f04f 0100 	mov.w	r1, #0
 800b7dc:	f04f 0200 	mov.w	r2, #0
 800b7e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b7e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b7e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b7ec:	4689      	mov	r9, r1
 800b7ee:	4692      	mov	sl, r2
 800b7f0:	eb19 0005 	adds.w	r0, r9, r5
 800b7f4:	eb4a 0106 	adc.w	r1, sl, r6
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	461d      	mov	r5, r3
 800b7fe:	f04f 0600 	mov.w	r6, #0
 800b802:	196b      	adds	r3, r5, r5
 800b804:	eb46 0406 	adc.w	r4, r6, r6
 800b808:	461a      	mov	r2, r3
 800b80a:	4623      	mov	r3, r4
 800b80c:	f7f5 fa4c 	bl	8000ca8 <__aeabi_uldivmod>
 800b810:	4603      	mov	r3, r0
 800b812:	460c      	mov	r4, r1
 800b814:	461a      	mov	r2, r3
 800b816:	4b0c      	ldr	r3, [pc, #48]	; (800b848 <UART_SetConfig+0x384>)
 800b818:	fba3 1302 	umull	r1, r3, r3, r2
 800b81c:	095b      	lsrs	r3, r3, #5
 800b81e:	2164      	movs	r1, #100	; 0x64
 800b820:	fb01 f303 	mul.w	r3, r1, r3
 800b824:	1ad3      	subs	r3, r2, r3
 800b826:	00db      	lsls	r3, r3, #3
 800b828:	3332      	adds	r3, #50	; 0x32
 800b82a:	4a07      	ldr	r2, [pc, #28]	; (800b848 <UART_SetConfig+0x384>)
 800b82c:	fba2 2303 	umull	r2, r3, r2, r3
 800b830:	095b      	lsrs	r3, r3, #5
 800b832:	f003 0207 	and.w	r2, r3, #7
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4442      	add	r2, r8
 800b83c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b83e:	e1b2      	b.n	800bba6 <UART_SetConfig+0x6e2>
 800b840:	40011000 	.word	0x40011000
 800b844:	40011400 	.word	0x40011400
 800b848:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4ad7      	ldr	r2, [pc, #860]	; (800bbb0 <UART_SetConfig+0x6ec>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d005      	beq.n	800b862 <UART_SetConfig+0x39e>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4ad6      	ldr	r2, [pc, #856]	; (800bbb4 <UART_SetConfig+0x6f0>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	f040 80d1 	bne.w	800ba04 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b862:	f7fe ffa9 	bl	800a7b8 <HAL_RCC_GetPCLK2Freq>
 800b866:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	469a      	mov	sl, r3
 800b86c:	f04f 0b00 	mov.w	fp, #0
 800b870:	46d0      	mov	r8, sl
 800b872:	46d9      	mov	r9, fp
 800b874:	eb18 0308 	adds.w	r3, r8, r8
 800b878:	eb49 0409 	adc.w	r4, r9, r9
 800b87c:	4698      	mov	r8, r3
 800b87e:	46a1      	mov	r9, r4
 800b880:	eb18 080a 	adds.w	r8, r8, sl
 800b884:	eb49 090b 	adc.w	r9, r9, fp
 800b888:	f04f 0100 	mov.w	r1, #0
 800b88c:	f04f 0200 	mov.w	r2, #0
 800b890:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b894:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b898:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b89c:	4688      	mov	r8, r1
 800b89e:	4691      	mov	r9, r2
 800b8a0:	eb1a 0508 	adds.w	r5, sl, r8
 800b8a4:	eb4b 0609 	adc.w	r6, fp, r9
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	f04f 0200 	mov.w	r2, #0
 800b8b2:	f04f 0300 	mov.w	r3, #0
 800b8b6:	f04f 0400 	mov.w	r4, #0
 800b8ba:	0094      	lsls	r4, r2, #2
 800b8bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b8c0:	008b      	lsls	r3, r1, #2
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	4623      	mov	r3, r4
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	4631      	mov	r1, r6
 800b8ca:	f7f5 f9ed 	bl	8000ca8 <__aeabi_uldivmod>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	460c      	mov	r4, r1
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	4bb8      	ldr	r3, [pc, #736]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800b8d6:	fba3 2302 	umull	r2, r3, r3, r2
 800b8da:	095b      	lsrs	r3, r3, #5
 800b8dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	469b      	mov	fp, r3
 800b8e4:	f04f 0c00 	mov.w	ip, #0
 800b8e8:	46d9      	mov	r9, fp
 800b8ea:	46e2      	mov	sl, ip
 800b8ec:	eb19 0309 	adds.w	r3, r9, r9
 800b8f0:	eb4a 040a 	adc.w	r4, sl, sl
 800b8f4:	4699      	mov	r9, r3
 800b8f6:	46a2      	mov	sl, r4
 800b8f8:	eb19 090b 	adds.w	r9, r9, fp
 800b8fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b900:	f04f 0100 	mov.w	r1, #0
 800b904:	f04f 0200 	mov.w	r2, #0
 800b908:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b90c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b910:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b914:	4689      	mov	r9, r1
 800b916:	4692      	mov	sl, r2
 800b918:	eb1b 0509 	adds.w	r5, fp, r9
 800b91c:	eb4c 060a 	adc.w	r6, ip, sl
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	4619      	mov	r1, r3
 800b926:	f04f 0200 	mov.w	r2, #0
 800b92a:	f04f 0300 	mov.w	r3, #0
 800b92e:	f04f 0400 	mov.w	r4, #0
 800b932:	0094      	lsls	r4, r2, #2
 800b934:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b938:	008b      	lsls	r3, r1, #2
 800b93a:	461a      	mov	r2, r3
 800b93c:	4623      	mov	r3, r4
 800b93e:	4628      	mov	r0, r5
 800b940:	4631      	mov	r1, r6
 800b942:	f7f5 f9b1 	bl	8000ca8 <__aeabi_uldivmod>
 800b946:	4603      	mov	r3, r0
 800b948:	460c      	mov	r4, r1
 800b94a:	461a      	mov	r2, r3
 800b94c:	4b9a      	ldr	r3, [pc, #616]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800b94e:	fba3 1302 	umull	r1, r3, r3, r2
 800b952:	095b      	lsrs	r3, r3, #5
 800b954:	2164      	movs	r1, #100	; 0x64
 800b956:	fb01 f303 	mul.w	r3, r1, r3
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	011b      	lsls	r3, r3, #4
 800b95e:	3332      	adds	r3, #50	; 0x32
 800b960:	4a95      	ldr	r2, [pc, #596]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800b962:	fba2 2303 	umull	r2, r3, r2, r3
 800b966:	095b      	lsrs	r3, r3, #5
 800b968:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b96c:	4498      	add	r8, r3
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	469b      	mov	fp, r3
 800b972:	f04f 0c00 	mov.w	ip, #0
 800b976:	46d9      	mov	r9, fp
 800b978:	46e2      	mov	sl, ip
 800b97a:	eb19 0309 	adds.w	r3, r9, r9
 800b97e:	eb4a 040a 	adc.w	r4, sl, sl
 800b982:	4699      	mov	r9, r3
 800b984:	46a2      	mov	sl, r4
 800b986:	eb19 090b 	adds.w	r9, r9, fp
 800b98a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b98e:	f04f 0100 	mov.w	r1, #0
 800b992:	f04f 0200 	mov.w	r2, #0
 800b996:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b99a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b99e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b9a2:	4689      	mov	r9, r1
 800b9a4:	4692      	mov	sl, r2
 800b9a6:	eb1b 0509 	adds.w	r5, fp, r9
 800b9aa:	eb4c 060a 	adc.w	r6, ip, sl
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	f04f 0200 	mov.w	r2, #0
 800b9b8:	f04f 0300 	mov.w	r3, #0
 800b9bc:	f04f 0400 	mov.w	r4, #0
 800b9c0:	0094      	lsls	r4, r2, #2
 800b9c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b9c6:	008b      	lsls	r3, r1, #2
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	4623      	mov	r3, r4
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	4631      	mov	r1, r6
 800b9d0:	f7f5 f96a 	bl	8000ca8 <__aeabi_uldivmod>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	461a      	mov	r2, r3
 800b9da:	4b77      	ldr	r3, [pc, #476]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800b9dc:	fba3 1302 	umull	r1, r3, r3, r2
 800b9e0:	095b      	lsrs	r3, r3, #5
 800b9e2:	2164      	movs	r1, #100	; 0x64
 800b9e4:	fb01 f303 	mul.w	r3, r1, r3
 800b9e8:	1ad3      	subs	r3, r2, r3
 800b9ea:	011b      	lsls	r3, r3, #4
 800b9ec:	3332      	adds	r3, #50	; 0x32
 800b9ee:	4a72      	ldr	r2, [pc, #456]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800b9f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b9f4:	095b      	lsrs	r3, r3, #5
 800b9f6:	f003 020f 	and.w	r2, r3, #15
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4442      	add	r2, r8
 800ba00:	609a      	str	r2, [r3, #8]
 800ba02:	e0d0      	b.n	800bba6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ba04:	f7fe fec4 	bl	800a790 <HAL_RCC_GetPCLK1Freq>
 800ba08:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	469a      	mov	sl, r3
 800ba0e:	f04f 0b00 	mov.w	fp, #0
 800ba12:	46d0      	mov	r8, sl
 800ba14:	46d9      	mov	r9, fp
 800ba16:	eb18 0308 	adds.w	r3, r8, r8
 800ba1a:	eb49 0409 	adc.w	r4, r9, r9
 800ba1e:	4698      	mov	r8, r3
 800ba20:	46a1      	mov	r9, r4
 800ba22:	eb18 080a 	adds.w	r8, r8, sl
 800ba26:	eb49 090b 	adc.w	r9, r9, fp
 800ba2a:	f04f 0100 	mov.w	r1, #0
 800ba2e:	f04f 0200 	mov.w	r2, #0
 800ba32:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ba36:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ba3a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ba3e:	4688      	mov	r8, r1
 800ba40:	4691      	mov	r9, r2
 800ba42:	eb1a 0508 	adds.w	r5, sl, r8
 800ba46:	eb4b 0609 	adc.w	r6, fp, r9
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	685b      	ldr	r3, [r3, #4]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	f04f 0200 	mov.w	r2, #0
 800ba54:	f04f 0300 	mov.w	r3, #0
 800ba58:	f04f 0400 	mov.w	r4, #0
 800ba5c:	0094      	lsls	r4, r2, #2
 800ba5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ba62:	008b      	lsls	r3, r1, #2
 800ba64:	461a      	mov	r2, r3
 800ba66:	4623      	mov	r3, r4
 800ba68:	4628      	mov	r0, r5
 800ba6a:	4631      	mov	r1, r6
 800ba6c:	f7f5 f91c 	bl	8000ca8 <__aeabi_uldivmod>
 800ba70:	4603      	mov	r3, r0
 800ba72:	460c      	mov	r4, r1
 800ba74:	461a      	mov	r2, r3
 800ba76:	4b50      	ldr	r3, [pc, #320]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800ba78:	fba3 2302 	umull	r2, r3, r3, r2
 800ba7c:	095b      	lsrs	r3, r3, #5
 800ba7e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	469b      	mov	fp, r3
 800ba86:	f04f 0c00 	mov.w	ip, #0
 800ba8a:	46d9      	mov	r9, fp
 800ba8c:	46e2      	mov	sl, ip
 800ba8e:	eb19 0309 	adds.w	r3, r9, r9
 800ba92:	eb4a 040a 	adc.w	r4, sl, sl
 800ba96:	4699      	mov	r9, r3
 800ba98:	46a2      	mov	sl, r4
 800ba9a:	eb19 090b 	adds.w	r9, r9, fp
 800ba9e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800baa2:	f04f 0100 	mov.w	r1, #0
 800baa6:	f04f 0200 	mov.w	r2, #0
 800baaa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800baae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bab2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bab6:	4689      	mov	r9, r1
 800bab8:	4692      	mov	sl, r2
 800baba:	eb1b 0509 	adds.w	r5, fp, r9
 800babe:	eb4c 060a 	adc.w	r6, ip, sl
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	4619      	mov	r1, r3
 800bac8:	f04f 0200 	mov.w	r2, #0
 800bacc:	f04f 0300 	mov.w	r3, #0
 800bad0:	f04f 0400 	mov.w	r4, #0
 800bad4:	0094      	lsls	r4, r2, #2
 800bad6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bada:	008b      	lsls	r3, r1, #2
 800badc:	461a      	mov	r2, r3
 800bade:	4623      	mov	r3, r4
 800bae0:	4628      	mov	r0, r5
 800bae2:	4631      	mov	r1, r6
 800bae4:	f7f5 f8e0 	bl	8000ca8 <__aeabi_uldivmod>
 800bae8:	4603      	mov	r3, r0
 800baea:	460c      	mov	r4, r1
 800baec:	461a      	mov	r2, r3
 800baee:	4b32      	ldr	r3, [pc, #200]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800baf0:	fba3 1302 	umull	r1, r3, r3, r2
 800baf4:	095b      	lsrs	r3, r3, #5
 800baf6:	2164      	movs	r1, #100	; 0x64
 800baf8:	fb01 f303 	mul.w	r3, r1, r3
 800bafc:	1ad3      	subs	r3, r2, r3
 800bafe:	011b      	lsls	r3, r3, #4
 800bb00:	3332      	adds	r3, #50	; 0x32
 800bb02:	4a2d      	ldr	r2, [pc, #180]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800bb04:	fba2 2303 	umull	r2, r3, r2, r3
 800bb08:	095b      	lsrs	r3, r3, #5
 800bb0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bb0e:	4498      	add	r8, r3
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	469b      	mov	fp, r3
 800bb14:	f04f 0c00 	mov.w	ip, #0
 800bb18:	46d9      	mov	r9, fp
 800bb1a:	46e2      	mov	sl, ip
 800bb1c:	eb19 0309 	adds.w	r3, r9, r9
 800bb20:	eb4a 040a 	adc.w	r4, sl, sl
 800bb24:	4699      	mov	r9, r3
 800bb26:	46a2      	mov	sl, r4
 800bb28:	eb19 090b 	adds.w	r9, r9, fp
 800bb2c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bb30:	f04f 0100 	mov.w	r1, #0
 800bb34:	f04f 0200 	mov.w	r2, #0
 800bb38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bb3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bb40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bb44:	4689      	mov	r9, r1
 800bb46:	4692      	mov	sl, r2
 800bb48:	eb1b 0509 	adds.w	r5, fp, r9
 800bb4c:	eb4c 060a 	adc.w	r6, ip, sl
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	4619      	mov	r1, r3
 800bb56:	f04f 0200 	mov.w	r2, #0
 800bb5a:	f04f 0300 	mov.w	r3, #0
 800bb5e:	f04f 0400 	mov.w	r4, #0
 800bb62:	0094      	lsls	r4, r2, #2
 800bb64:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bb68:	008b      	lsls	r3, r1, #2
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	4623      	mov	r3, r4
 800bb6e:	4628      	mov	r0, r5
 800bb70:	4631      	mov	r1, r6
 800bb72:	f7f5 f899 	bl	8000ca8 <__aeabi_uldivmod>
 800bb76:	4603      	mov	r3, r0
 800bb78:	460c      	mov	r4, r1
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	4b0e      	ldr	r3, [pc, #56]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800bb7e:	fba3 1302 	umull	r1, r3, r3, r2
 800bb82:	095b      	lsrs	r3, r3, #5
 800bb84:	2164      	movs	r1, #100	; 0x64
 800bb86:	fb01 f303 	mul.w	r3, r1, r3
 800bb8a:	1ad3      	subs	r3, r2, r3
 800bb8c:	011b      	lsls	r3, r3, #4
 800bb8e:	3332      	adds	r3, #50	; 0x32
 800bb90:	4a09      	ldr	r2, [pc, #36]	; (800bbb8 <UART_SetConfig+0x6f4>)
 800bb92:	fba2 2303 	umull	r2, r3, r2, r3
 800bb96:	095b      	lsrs	r3, r3, #5
 800bb98:	f003 020f 	and.w	r2, r3, #15
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4442      	add	r2, r8
 800bba2:	609a      	str	r2, [r3, #8]
}
 800bba4:	e7ff      	b.n	800bba6 <UART_SetConfig+0x6e2>
 800bba6:	bf00      	nop
 800bba8:	3714      	adds	r7, #20
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb0:	40011000 	.word	0x40011000
 800bbb4:	40011400 	.word	0x40011400
 800bbb8:	51eb851f 	.word	0x51eb851f

0800bbbc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	681a      	ldr	r2, [r3, #0]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbd4:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800bbd6:	68fa      	ldr	r2, [r7, #12]
 800bbd8:	4b20      	ldr	r3, [pc, #128]	; (800bc5c <FSMC_NORSRAM_Init+0xa0>)
 800bbda:	4013      	ands	r3, r2
 800bbdc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bbe6:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800bbec:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800bbf2:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800bbf8:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800bbfe:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800bc04:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800bc0a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800bc10:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800bc16:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800bc1c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800bc22:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800bc28:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bc2a:	68fa      	ldr	r2, [r7, #12]
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	2b08      	cmp	r3, #8
 800bc36:	d103      	bne.n	800bc40 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc3e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	681a      	ldr	r2, [r3, #0]
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	68f9      	ldr	r1, [r7, #12]
 800bc48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3714      	adds	r7, #20
 800bc52:	46bd      	mov	sp, r7
 800bc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc58:	4770      	bx	lr
 800bc5a:	bf00      	nop
 800bc5c:	fff00080 	.word	0xfff00080

0800bc60 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b087      	sub	sp, #28
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	60b9      	str	r1, [r7, #8]
 800bc6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	1c5a      	adds	r2, r3, #1
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc7a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800bc82:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	685b      	ldr	r3, [r3, #4]
 800bc8c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bc8e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800bc96:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	68db      	ldr	r3, [r3, #12]
 800bc9c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800bc9e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	691b      	ldr	r3, [r3, #16]
 800bca4:	3b01      	subs	r3, #1
 800bca6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bca8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	695b      	ldr	r3, [r3, #20]
 800bcae:	3b02      	subs	r3, #2
 800bcb0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800bcb2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	697a      	ldr	r2, [r7, #20]
 800bcbc:	4313      	orrs	r3, r2
 800bcbe:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	1c5a      	adds	r2, r3, #1
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	6979      	ldr	r1, [r7, #20]
 800bcc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800bccc:	2300      	movs	r3, #0
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	371c      	adds	r7, #28
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr
	...

0800bcdc <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b087      	sub	sp, #28
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	60b9      	str	r1, [r7, #8]
 800bce6:	607a      	str	r2, [r7, #4]
 800bce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800bcea:	2300      	movs	r3, #0
 800bcec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bcf4:	d122      	bne.n	800bd3c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcfe:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800bd00:	697a      	ldr	r2, [r7, #20]
 800bd02:	4b15      	ldr	r3, [pc, #84]	; (800bd58 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800bd04:	4013      	ands	r3, r2
 800bd06:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd12:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800bd1a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	68db      	ldr	r3, [r3, #12]
 800bd20:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800bd22:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bd28:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd2a:	697a      	ldr	r2, [r7, #20]
 800bd2c:	4313      	orrs	r3, r2
 800bd2e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	687a      	ldr	r2, [r7, #4]
 800bd34:	6979      	ldr	r1, [r7, #20]
 800bd36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bd3a:	e005      	b.n	800bd48 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800bd44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800bd48:	2300      	movs	r3, #0
}
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	371c      	adds	r7, #28
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd54:	4770      	bx	lr
 800bd56:	bf00      	nop
 800bd58:	cff00000 	.word	0xcff00000

0800bd5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bd5c:	b084      	sub	sp, #16
 800bd5e:	b580      	push	{r7, lr}
 800bd60:	b084      	sub	sp, #16
 800bd62:	af00      	add	r7, sp, #0
 800bd64:	6078      	str	r0, [r7, #4]
 800bd66:	f107 001c 	add.w	r0, r7, #28
 800bd6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d122      	bne.n	800bdba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	68db      	ldr	r3, [r3, #12]
 800bd84:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bd88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	68db      	ldr	r3, [r3, #12]
 800bd94:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bd9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd9e:	2b01      	cmp	r3, #1
 800bda0:	d105      	bne.n	800bdae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f001 fa7c 	bl	800d2ac <USB_CoreReset>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	73fb      	strb	r3, [r7, #15]
 800bdb8:	e01a      	b.n	800bdf0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	68db      	ldr	r3, [r3, #12]
 800bdbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f001 fa70 	bl	800d2ac <USB_CoreReset>
 800bdcc:	4603      	mov	r3, r0
 800bdce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bdd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d106      	bne.n	800bde4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdda:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	639a      	str	r2, [r3, #56]	; 0x38
 800bde2:	e005      	b.n	800bdf0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bdf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf2:	2b01      	cmp	r3, #1
 800bdf4:	d10b      	bne.n	800be0e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	689b      	ldr	r3, [r3, #8]
 800bdfa:	f043 0206 	orr.w	r2, r3, #6
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	689b      	ldr	r3, [r3, #8]
 800be06:	f043 0220 	orr.w	r2, r3, #32
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800be0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be10:	4618      	mov	r0, r3
 800be12:	3710      	adds	r7, #16
 800be14:	46bd      	mov	sp, r7
 800be16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800be1a:	b004      	add	sp, #16
 800be1c:	4770      	bx	lr
	...

0800be20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800be20:	b480      	push	{r7}
 800be22:	b087      	sub	sp, #28
 800be24:	af00      	add	r7, sp, #0
 800be26:	60f8      	str	r0, [r7, #12]
 800be28:	60b9      	str	r1, [r7, #8]
 800be2a:	4613      	mov	r3, r2
 800be2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800be2e:	79fb      	ldrb	r3, [r7, #7]
 800be30:	2b02      	cmp	r3, #2
 800be32:	d165      	bne.n	800bf00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	4a41      	ldr	r2, [pc, #260]	; (800bf3c <USB_SetTurnaroundTime+0x11c>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d906      	bls.n	800be4a <USB_SetTurnaroundTime+0x2a>
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	4a40      	ldr	r2, [pc, #256]	; (800bf40 <USB_SetTurnaroundTime+0x120>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d802      	bhi.n	800be4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800be44:	230f      	movs	r3, #15
 800be46:	617b      	str	r3, [r7, #20]
 800be48:	e062      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	4a3c      	ldr	r2, [pc, #240]	; (800bf40 <USB_SetTurnaroundTime+0x120>)
 800be4e:	4293      	cmp	r3, r2
 800be50:	d906      	bls.n	800be60 <USB_SetTurnaroundTime+0x40>
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	4a3b      	ldr	r2, [pc, #236]	; (800bf44 <USB_SetTurnaroundTime+0x124>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d802      	bhi.n	800be60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800be5a:	230e      	movs	r3, #14
 800be5c:	617b      	str	r3, [r7, #20]
 800be5e:	e057      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	4a38      	ldr	r2, [pc, #224]	; (800bf44 <USB_SetTurnaroundTime+0x124>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d906      	bls.n	800be76 <USB_SetTurnaroundTime+0x56>
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	4a37      	ldr	r2, [pc, #220]	; (800bf48 <USB_SetTurnaroundTime+0x128>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d802      	bhi.n	800be76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800be70:	230d      	movs	r3, #13
 800be72:	617b      	str	r3, [r7, #20]
 800be74:	e04c      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	4a33      	ldr	r2, [pc, #204]	; (800bf48 <USB_SetTurnaroundTime+0x128>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d906      	bls.n	800be8c <USB_SetTurnaroundTime+0x6c>
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	4a32      	ldr	r2, [pc, #200]	; (800bf4c <USB_SetTurnaroundTime+0x12c>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d802      	bhi.n	800be8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800be86:	230c      	movs	r3, #12
 800be88:	617b      	str	r3, [r7, #20]
 800be8a:	e041      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	4a2f      	ldr	r2, [pc, #188]	; (800bf4c <USB_SetTurnaroundTime+0x12c>)
 800be90:	4293      	cmp	r3, r2
 800be92:	d906      	bls.n	800bea2 <USB_SetTurnaroundTime+0x82>
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	4a2e      	ldr	r2, [pc, #184]	; (800bf50 <USB_SetTurnaroundTime+0x130>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d802      	bhi.n	800bea2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800be9c:	230b      	movs	r3, #11
 800be9e:	617b      	str	r3, [r7, #20]
 800bea0:	e036      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	4a2a      	ldr	r2, [pc, #168]	; (800bf50 <USB_SetTurnaroundTime+0x130>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d906      	bls.n	800beb8 <USB_SetTurnaroundTime+0x98>
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	4a29      	ldr	r2, [pc, #164]	; (800bf54 <USB_SetTurnaroundTime+0x134>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d802      	bhi.n	800beb8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800beb2:	230a      	movs	r3, #10
 800beb4:	617b      	str	r3, [r7, #20]
 800beb6:	e02b      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	4a26      	ldr	r2, [pc, #152]	; (800bf54 <USB_SetTurnaroundTime+0x134>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d906      	bls.n	800bece <USB_SetTurnaroundTime+0xae>
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	4a25      	ldr	r2, [pc, #148]	; (800bf58 <USB_SetTurnaroundTime+0x138>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d802      	bhi.n	800bece <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bec8:	2309      	movs	r3, #9
 800beca:	617b      	str	r3, [r7, #20]
 800becc:	e020      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	4a21      	ldr	r2, [pc, #132]	; (800bf58 <USB_SetTurnaroundTime+0x138>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d906      	bls.n	800bee4 <USB_SetTurnaroundTime+0xc4>
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	4a20      	ldr	r2, [pc, #128]	; (800bf5c <USB_SetTurnaroundTime+0x13c>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d802      	bhi.n	800bee4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bede:	2308      	movs	r3, #8
 800bee0:	617b      	str	r3, [r7, #20]
 800bee2:	e015      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	4a1d      	ldr	r2, [pc, #116]	; (800bf5c <USB_SetTurnaroundTime+0x13c>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d906      	bls.n	800befa <USB_SetTurnaroundTime+0xda>
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	4a1c      	ldr	r2, [pc, #112]	; (800bf60 <USB_SetTurnaroundTime+0x140>)
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d802      	bhi.n	800befa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bef4:	2307      	movs	r3, #7
 800bef6:	617b      	str	r3, [r7, #20]
 800bef8:	e00a      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800befa:	2306      	movs	r3, #6
 800befc:	617b      	str	r3, [r7, #20]
 800befe:	e007      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bf00:	79fb      	ldrb	r3, [r7, #7]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d102      	bne.n	800bf0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bf06:	2309      	movs	r3, #9
 800bf08:	617b      	str	r3, [r7, #20]
 800bf0a:	e001      	b.n	800bf10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bf0c:	2309      	movs	r3, #9
 800bf0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	68da      	ldr	r2, [r3, #12]
 800bf20:	697b      	ldr	r3, [r7, #20]
 800bf22:	029b      	lsls	r3, r3, #10
 800bf24:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bf28:	431a      	orrs	r2, r3
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	371c      	adds	r7, #28
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr
 800bf3c:	00d8acbf 	.word	0x00d8acbf
 800bf40:	00e4e1bf 	.word	0x00e4e1bf
 800bf44:	00f423ff 	.word	0x00f423ff
 800bf48:	0106737f 	.word	0x0106737f
 800bf4c:	011a499f 	.word	0x011a499f
 800bf50:	01312cff 	.word	0x01312cff
 800bf54:	014ca43f 	.word	0x014ca43f
 800bf58:	016e35ff 	.word	0x016e35ff
 800bf5c:	01a6ab1f 	.word	0x01a6ab1f
 800bf60:	01e847ff 	.word	0x01e847ff

0800bf64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b083      	sub	sp, #12
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	689b      	ldr	r3, [r3, #8]
 800bf70:	f043 0201 	orr.w	r2, r3, #1
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	370c      	adds	r7, #12
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bf86:	b480      	push	{r7}
 800bf88:	b083      	sub	sp, #12
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	689b      	ldr	r3, [r3, #8]
 800bf92:	f023 0201 	bic.w	r2, r3, #1
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	370c      	adds	r7, #12
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr

0800bfa8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bfc0:	78fb      	ldrb	r3, [r7, #3]
 800bfc2:	2b01      	cmp	r3, #1
 800bfc4:	d106      	bne.n	800bfd4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	68db      	ldr	r3, [r3, #12]
 800bfca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	60da      	str	r2, [r3, #12]
 800bfd2:	e00b      	b.n	800bfec <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800bfd4:	78fb      	ldrb	r3, [r7, #3]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d106      	bne.n	800bfe8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	68db      	ldr	r3, [r3, #12]
 800bfde:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	60da      	str	r2, [r3, #12]
 800bfe6:	e001      	b.n	800bfec <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e003      	b.n	800bff4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800bfec:	2032      	movs	r0, #50	; 0x32
 800bfee:	f7fb ff5f 	bl	8007eb0 <HAL_Delay>

  return HAL_OK;
 800bff2:	2300      	movs	r3, #0
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3708      	adds	r7, #8
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}

0800bffc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bffc:	b084      	sub	sp, #16
 800bffe:	b580      	push	{r7, lr}
 800c000:	b086      	sub	sp, #24
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
 800c006:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c00a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c00e:	2300      	movs	r3, #0
 800c010:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c016:	2300      	movs	r3, #0
 800c018:	613b      	str	r3, [r7, #16]
 800c01a:	e009      	b.n	800c030 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	3340      	adds	r3, #64	; 0x40
 800c022:	009b      	lsls	r3, r3, #2
 800c024:	4413      	add	r3, r2
 800c026:	2200      	movs	r2, #0
 800c028:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	3301      	adds	r3, #1
 800c02e:	613b      	str	r3, [r7, #16]
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	2b0e      	cmp	r3, #14
 800c034:	d9f2      	bls.n	800c01c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d112      	bne.n	800c062 <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c040:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c04c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c058:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	639a      	str	r2, [r3, #56]	; 0x38
 800c060:	e00b      	b.n	800c07a <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c072:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c080:	461a      	mov	r2, r3
 800c082:	2300      	movs	r3, #0
 800c084:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c08c:	4619      	mov	r1, r3
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c094:	461a      	mov	r2, r3
 800c096:	680b      	ldr	r3, [r1, #0]
 800c098:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c09a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c09c:	2b01      	cmp	r3, #1
 800c09e:	d10c      	bne.n	800c0ba <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d104      	bne.n	800c0b0 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c0a6:	2100      	movs	r1, #0
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 f961 	bl	800c370 <USB_SetDevSpeed>
 800c0ae:	e008      	b.n	800c0c2 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c0b0:	2101      	movs	r1, #1
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f000 f95c 	bl	800c370 <USB_SetDevSpeed>
 800c0b8:	e003      	b.n	800c0c2 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c0ba:	2103      	movs	r1, #3
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f000 f957 	bl	800c370 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c0c2:	2110      	movs	r1, #16
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 f90b 	bl	800c2e0 <USB_FlushTxFifo>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d001      	beq.n	800c0d4 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 f929 	bl	800c32c <USB_FlushRxFifo>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d001      	beq.n	800c0e4 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c102:	461a      	mov	r2, r3
 800c104:	2300      	movs	r3, #0
 800c106:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c108:	2300      	movs	r3, #0
 800c10a:	613b      	str	r3, [r7, #16]
 800c10c:	e043      	b.n	800c196 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	015a      	lsls	r2, r3, #5
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	4413      	add	r3, r2
 800c116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c120:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c124:	d118      	bne.n	800c158 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d10a      	bne.n	800c142 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	015a      	lsls	r2, r3, #5
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	4413      	add	r3, r2
 800c134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c138:	461a      	mov	r2, r3
 800c13a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c13e:	6013      	str	r3, [r2, #0]
 800c140:	e013      	b.n	800c16a <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	015a      	lsls	r2, r3, #5
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	4413      	add	r3, r2
 800c14a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c14e:	461a      	mov	r2, r3
 800c150:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	e008      	b.n	800c16a <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	015a      	lsls	r2, r3, #5
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	4413      	add	r3, r2
 800c160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c164:	461a      	mov	r2, r3
 800c166:	2300      	movs	r3, #0
 800c168:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	015a      	lsls	r2, r3, #5
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	4413      	add	r3, r2
 800c172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c176:	461a      	mov	r2, r3
 800c178:	2300      	movs	r3, #0
 800c17a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	015a      	lsls	r2, r3, #5
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	4413      	add	r3, r2
 800c184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c188:	461a      	mov	r2, r3
 800c18a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c18e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	3301      	adds	r3, #1
 800c194:	613b      	str	r3, [r7, #16]
 800c196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c198:	693a      	ldr	r2, [r7, #16]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d3b7      	bcc.n	800c10e <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c19e:	2300      	movs	r3, #0
 800c1a0:	613b      	str	r3, [r7, #16]
 800c1a2:	e043      	b.n	800c22c <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	015a      	lsls	r2, r3, #5
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c1b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c1ba:	d118      	bne.n	800c1ee <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d10a      	bne.n	800c1d8 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	015a      	lsls	r2, r3, #5
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c1d4:	6013      	str	r3, [r2, #0]
 800c1d6:	e013      	b.n	800c200 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	015a      	lsls	r2, r3, #5
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	4413      	add	r3, r2
 800c1e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c1ea:	6013      	str	r3, [r2, #0]
 800c1ec:	e008      	b.n	800c200 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	015a      	lsls	r2, r3, #5
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	4413      	add	r3, r2
 800c1f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	015a      	lsls	r2, r3, #5
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	4413      	add	r3, r2
 800c208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c20c:	461a      	mov	r2, r3
 800c20e:	2300      	movs	r3, #0
 800c210:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	015a      	lsls	r2, r3, #5
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	4413      	add	r3, r2
 800c21a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c21e:	461a      	mov	r2, r3
 800c220:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c224:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	3301      	adds	r3, #1
 800c22a:	613b      	str	r3, [r7, #16]
 800c22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c22e:	693a      	ldr	r2, [r7, #16]
 800c230:	429a      	cmp	r2, r3
 800c232:	d3b7      	bcc.n	800c1a4 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c23a:	691b      	ldr	r3, [r3, #16]
 800c23c:	68fa      	ldr	r2, [r7, #12]
 800c23e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c242:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c246:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d111      	bne.n	800c272 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c254:	461a      	mov	r2, r3
 800c256:	4b20      	ldr	r3, [pc, #128]	; (800c2d8 <USB_DevInit+0x2dc>)
 800c258:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c262:	68fa      	ldr	r2, [r7, #12]
 800c264:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c26c:	f043 0303 	orr.w	r3, r3, #3
 800c270:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c27e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c282:	2b00      	cmp	r3, #0
 800c284:	d105      	bne.n	800c292 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	699b      	ldr	r3, [r3, #24]
 800c28a:	f043 0210 	orr.w	r2, r3, #16
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	699a      	ldr	r2, [r3, #24]
 800c296:	4b11      	ldr	r3, [pc, #68]	; (800c2dc <USB_DevInit+0x2e0>)
 800c298:	4313      	orrs	r3, r2
 800c29a:	687a      	ldr	r2, [r7, #4]
 800c29c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d005      	beq.n	800c2b0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	699b      	ldr	r3, [r3, #24]
 800c2a8:	f043 0208 	orr.w	r2, r3, #8
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c2b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	d107      	bne.n	800c2c6 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	699b      	ldr	r3, [r3, #24]
 800c2ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c2be:	f043 0304 	orr.w	r3, r3, #4
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c2c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	3718      	adds	r7, #24
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c2d2:	b004      	add	sp, #16
 800c2d4:	4770      	bx	lr
 800c2d6:	bf00      	nop
 800c2d8:	00800100 	.word	0x00800100
 800c2dc:	803c3800 	.word	0x803c3800

0800c2e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c2e0:	b480      	push	{r7}
 800c2e2:	b085      	sub	sp, #20
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
 800c2e8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	019b      	lsls	r3, r3, #6
 800c2f2:	f043 0220 	orr.w	r2, r3, #32
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	3301      	adds	r3, #1
 800c2fe:	60fb      	str	r3, [r7, #12]
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	4a09      	ldr	r2, [pc, #36]	; (800c328 <USB_FlushTxFifo+0x48>)
 800c304:	4293      	cmp	r3, r2
 800c306:	d901      	bls.n	800c30c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c308:	2303      	movs	r3, #3
 800c30a:	e006      	b.n	800c31a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	691b      	ldr	r3, [r3, #16]
 800c310:	f003 0320 	and.w	r3, r3, #32
 800c314:	2b20      	cmp	r3, #32
 800c316:	d0f0      	beq.n	800c2fa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c318:	2300      	movs	r3, #0
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3714      	adds	r7, #20
 800c31e:	46bd      	mov	sp, r7
 800c320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop
 800c328:	00030d40 	.word	0x00030d40

0800c32c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c334:	2300      	movs	r3, #0
 800c336:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2210      	movs	r2, #16
 800c33c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	3301      	adds	r3, #1
 800c342:	60fb      	str	r3, [r7, #12]
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	4a09      	ldr	r2, [pc, #36]	; (800c36c <USB_FlushRxFifo+0x40>)
 800c348:	4293      	cmp	r3, r2
 800c34a:	d901      	bls.n	800c350 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c34c:	2303      	movs	r3, #3
 800c34e:	e006      	b.n	800c35e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	691b      	ldr	r3, [r3, #16]
 800c354:	f003 0310 	and.w	r3, r3, #16
 800c358:	2b10      	cmp	r3, #16
 800c35a:	d0f0      	beq.n	800c33e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c35c:	2300      	movs	r3, #0
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3714      	adds	r7, #20
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr
 800c36a:	bf00      	nop
 800c36c:	00030d40 	.word	0x00030d40

0800c370 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	460b      	mov	r3, r1
 800c37a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	78fb      	ldrb	r3, [r7, #3]
 800c38a:	68f9      	ldr	r1, [r7, #12]
 800c38c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c390:	4313      	orrs	r3, r2
 800c392:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c394:	2300      	movs	r3, #0
}
 800c396:	4618      	mov	r0, r3
 800c398:	3714      	adds	r7, #20
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr

0800c3a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c3a2:	b480      	push	{r7}
 800c3a4:	b087      	sub	sp, #28
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	f003 0306 	and.w	r3, r3, #6
 800c3ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d102      	bne.n	800c3c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	75fb      	strb	r3, [r7, #23]
 800c3c6:	e00a      	b.n	800c3de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2b02      	cmp	r3, #2
 800c3cc:	d002      	beq.n	800c3d4 <USB_GetDevSpeed+0x32>
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	2b06      	cmp	r3, #6
 800c3d2:	d102      	bne.n	800c3da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c3d4:	2302      	movs	r3, #2
 800c3d6:	75fb      	strb	r3, [r7, #23]
 800c3d8:	e001      	b.n	800c3de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c3da:	230f      	movs	r3, #15
 800c3dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c3de:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	371c      	adds	r7, #28
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ea:	4770      	bx	lr

0800c3ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c3ec:	b480      	push	{r7}
 800c3ee:	b085      	sub	sp, #20
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
 800c3f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	785b      	ldrb	r3, [r3, #1]
 800c404:	2b01      	cmp	r3, #1
 800c406:	d13a      	bne.n	800c47e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c40e:	69da      	ldr	r2, [r3, #28]
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	f003 030f 	and.w	r3, r3, #15
 800c418:	2101      	movs	r1, #1
 800c41a:	fa01 f303 	lsl.w	r3, r1, r3
 800c41e:	b29b      	uxth	r3, r3
 800c420:	68f9      	ldr	r1, [r7, #12]
 800c422:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c426:	4313      	orrs	r3, r2
 800c428:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	015a      	lsls	r2, r3, #5
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	4413      	add	r3, r2
 800c432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d155      	bne.n	800c4ec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	015a      	lsls	r2, r3, #5
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	4413      	add	r3, r2
 800c448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c44c:	681a      	ldr	r2, [r3, #0]
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	689b      	ldr	r3, [r3, #8]
 800c452:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	78db      	ldrb	r3, [r3, #3]
 800c45a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c45c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	059b      	lsls	r3, r3, #22
 800c462:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c464:	4313      	orrs	r3, r2
 800c466:	68ba      	ldr	r2, [r7, #8]
 800c468:	0151      	lsls	r1, r2, #5
 800c46a:	68fa      	ldr	r2, [r7, #12]
 800c46c:	440a      	add	r2, r1
 800c46e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c476:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c47a:	6013      	str	r3, [r2, #0]
 800c47c:	e036      	b.n	800c4ec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c484:	69da      	ldr	r2, [r3, #28]
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	f003 030f 	and.w	r3, r3, #15
 800c48e:	2101      	movs	r1, #1
 800c490:	fa01 f303 	lsl.w	r3, r1, r3
 800c494:	041b      	lsls	r3, r3, #16
 800c496:	68f9      	ldr	r1, [r7, #12]
 800c498:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c49c:	4313      	orrs	r3, r2
 800c49e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	015a      	lsls	r2, r3, #5
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d11a      	bne.n	800c4ec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	015a      	lsls	r2, r3, #5
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	4413      	add	r3, r2
 800c4be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	78db      	ldrb	r3, [r3, #3]
 800c4d0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c4d2:	430b      	orrs	r3, r1
 800c4d4:	4313      	orrs	r3, r2
 800c4d6:	68ba      	ldr	r2, [r7, #8]
 800c4d8:	0151      	lsls	r1, r2, #5
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	440a      	add	r2, r1
 800c4de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4ea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3714      	adds	r7, #20
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr
	...

0800c4fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b085      	sub	sp, #20
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	781b      	ldrb	r3, [r3, #0]
 800c50e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	785b      	ldrb	r3, [r3, #1]
 800c514:	2b01      	cmp	r3, #1
 800c516:	d135      	bne.n	800c584 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c51e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	f003 030f 	and.w	r3, r3, #15
 800c528:	2101      	movs	r1, #1
 800c52a:	fa01 f303 	lsl.w	r3, r1, r3
 800c52e:	b29b      	uxth	r3, r3
 800c530:	43db      	mvns	r3, r3
 800c532:	68f9      	ldr	r1, [r7, #12]
 800c534:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c538:	4013      	ands	r3, r2
 800c53a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c542:	69da      	ldr	r2, [r3, #28]
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	f003 030f 	and.w	r3, r3, #15
 800c54c:	2101      	movs	r1, #1
 800c54e:	fa01 f303 	lsl.w	r3, r1, r3
 800c552:	b29b      	uxth	r3, r3
 800c554:	43db      	mvns	r3, r3
 800c556:	68f9      	ldr	r1, [r7, #12]
 800c558:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c55c:	4013      	ands	r3, r2
 800c55e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	015a      	lsls	r2, r3, #5
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	4413      	add	r3, r2
 800c568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	0159      	lsls	r1, r3, #5
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	440b      	add	r3, r1
 800c576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c57a:	4619      	mov	r1, r3
 800c57c:	4b1f      	ldr	r3, [pc, #124]	; (800c5fc <USB_DeactivateEndpoint+0x100>)
 800c57e:	4013      	ands	r3, r2
 800c580:	600b      	str	r3, [r1, #0]
 800c582:	e034      	b.n	800c5ee <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c58a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	f003 030f 	and.w	r3, r3, #15
 800c594:	2101      	movs	r1, #1
 800c596:	fa01 f303 	lsl.w	r3, r1, r3
 800c59a:	041b      	lsls	r3, r3, #16
 800c59c:	43db      	mvns	r3, r3
 800c59e:	68f9      	ldr	r1, [r7, #12]
 800c5a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ae:	69da      	ldr	r2, [r3, #28]
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	f003 030f 	and.w	r3, r3, #15
 800c5b8:	2101      	movs	r1, #1
 800c5ba:	fa01 f303 	lsl.w	r3, r1, r3
 800c5be:	041b      	lsls	r3, r3, #16
 800c5c0:	43db      	mvns	r3, r3
 800c5c2:	68f9      	ldr	r1, [r7, #12]
 800c5c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	015a      	lsls	r2, r3, #5
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5d8:	681a      	ldr	r2, [r3, #0]
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	0159      	lsls	r1, r3, #5
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	440b      	add	r3, r1
 800c5e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	4b05      	ldr	r3, [pc, #20]	; (800c600 <USB_DeactivateEndpoint+0x104>)
 800c5ea:	4013      	ands	r3, r2
 800c5ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c5ee:	2300      	movs	r3, #0
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3714      	adds	r7, #20
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr
 800c5fc:	ec337800 	.word	0xec337800
 800c600:	eff37800 	.word	0xeff37800

0800c604 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b08a      	sub	sp, #40	; 0x28
 800c608:	af02      	add	r7, sp, #8
 800c60a:	60f8      	str	r0, [r7, #12]
 800c60c:	60b9      	str	r1, [r7, #8]
 800c60e:	4613      	mov	r3, r2
 800c610:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	785b      	ldrb	r3, [r3, #1]
 800c620:	2b01      	cmp	r3, #1
 800c622:	f040 815c 	bne.w	800c8de <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	695b      	ldr	r3, [r3, #20]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d132      	bne.n	800c694 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	015a      	lsls	r2, r3, #5
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	4413      	add	r3, r2
 800c636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c63a:	691b      	ldr	r3, [r3, #16]
 800c63c:	69ba      	ldr	r2, [r7, #24]
 800c63e:	0151      	lsls	r1, r2, #5
 800c640:	69fa      	ldr	r2, [r7, #28]
 800c642:	440a      	add	r2, r1
 800c644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c648:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c64c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c650:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	015a      	lsls	r2, r3, #5
 800c656:	69fb      	ldr	r3, [r7, #28]
 800c658:	4413      	add	r3, r2
 800c65a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c65e:	691b      	ldr	r3, [r3, #16]
 800c660:	69ba      	ldr	r2, [r7, #24]
 800c662:	0151      	lsls	r1, r2, #5
 800c664:	69fa      	ldr	r2, [r7, #28]
 800c666:	440a      	add	r2, r1
 800c668:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c66c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c670:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c672:	69bb      	ldr	r3, [r7, #24]
 800c674:	015a      	lsls	r2, r3, #5
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	4413      	add	r3, r2
 800c67a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	69ba      	ldr	r2, [r7, #24]
 800c682:	0151      	lsls	r1, r2, #5
 800c684:	69fa      	ldr	r2, [r7, #28]
 800c686:	440a      	add	r2, r1
 800c688:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c68c:	0cdb      	lsrs	r3, r3, #19
 800c68e:	04db      	lsls	r3, r3, #19
 800c690:	6113      	str	r3, [r2, #16]
 800c692:	e074      	b.n	800c77e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c694:	69bb      	ldr	r3, [r7, #24]
 800c696:	015a      	lsls	r2, r3, #5
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	4413      	add	r3, r2
 800c69c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6a0:	691b      	ldr	r3, [r3, #16]
 800c6a2:	69ba      	ldr	r2, [r7, #24]
 800c6a4:	0151      	lsls	r1, r2, #5
 800c6a6:	69fa      	ldr	r2, [r7, #28]
 800c6a8:	440a      	add	r2, r1
 800c6aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ae:	0cdb      	lsrs	r3, r3, #19
 800c6b0:	04db      	lsls	r3, r3, #19
 800c6b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c6b4:	69bb      	ldr	r3, [r7, #24]
 800c6b6:	015a      	lsls	r2, r3, #5
 800c6b8:	69fb      	ldr	r3, [r7, #28]
 800c6ba:	4413      	add	r3, r2
 800c6bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	69ba      	ldr	r2, [r7, #24]
 800c6c4:	0151      	lsls	r1, r2, #5
 800c6c6:	69fa      	ldr	r2, [r7, #28]
 800c6c8:	440a      	add	r2, r1
 800c6ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c6d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c6d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	015a      	lsls	r2, r3, #5
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	4413      	add	r3, r2
 800c6e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6e4:	691a      	ldr	r2, [r3, #16]
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	6959      	ldr	r1, [r3, #20]
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	689b      	ldr	r3, [r3, #8]
 800c6ee:	440b      	add	r3, r1
 800c6f0:	1e59      	subs	r1, r3, #1
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	689b      	ldr	r3, [r3, #8]
 800c6f6:	fbb1 f3f3 	udiv	r3, r1, r3
 800c6fa:	04d9      	lsls	r1, r3, #19
 800c6fc:	4b9d      	ldr	r3, [pc, #628]	; (800c974 <USB_EPStartXfer+0x370>)
 800c6fe:	400b      	ands	r3, r1
 800c700:	69b9      	ldr	r1, [r7, #24]
 800c702:	0148      	lsls	r0, r1, #5
 800c704:	69f9      	ldr	r1, [r7, #28]
 800c706:	4401      	add	r1, r0
 800c708:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c70c:	4313      	orrs	r3, r2
 800c70e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c710:	69bb      	ldr	r3, [r7, #24]
 800c712:	015a      	lsls	r2, r3, #5
 800c714:	69fb      	ldr	r3, [r7, #28]
 800c716:	4413      	add	r3, r2
 800c718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c71c:	691a      	ldr	r2, [r3, #16]
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	695b      	ldr	r3, [r3, #20]
 800c722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c726:	69b9      	ldr	r1, [r7, #24]
 800c728:	0148      	lsls	r0, r1, #5
 800c72a:	69f9      	ldr	r1, [r7, #28]
 800c72c:	4401      	add	r1, r0
 800c72e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c732:	4313      	orrs	r3, r2
 800c734:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	78db      	ldrb	r3, [r3, #3]
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d11f      	bne.n	800c77e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	015a      	lsls	r2, r3, #5
 800c742:	69fb      	ldr	r3, [r7, #28]
 800c744:	4413      	add	r3, r2
 800c746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c74a:	691b      	ldr	r3, [r3, #16]
 800c74c:	69ba      	ldr	r2, [r7, #24]
 800c74e:	0151      	lsls	r1, r2, #5
 800c750:	69fa      	ldr	r2, [r7, #28]
 800c752:	440a      	add	r2, r1
 800c754:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c758:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c75c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c75e:	69bb      	ldr	r3, [r7, #24]
 800c760:	015a      	lsls	r2, r3, #5
 800c762:	69fb      	ldr	r3, [r7, #28]
 800c764:	4413      	add	r3, r2
 800c766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c76a:	691b      	ldr	r3, [r3, #16]
 800c76c:	69ba      	ldr	r2, [r7, #24]
 800c76e:	0151      	lsls	r1, r2, #5
 800c770:	69fa      	ldr	r2, [r7, #28]
 800c772:	440a      	add	r2, r1
 800c774:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c778:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c77c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c77e:	79fb      	ldrb	r3, [r7, #7]
 800c780:	2b01      	cmp	r3, #1
 800c782:	d14b      	bne.n	800c81c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	691b      	ldr	r3, [r3, #16]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d009      	beq.n	800c7a0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	015a      	lsls	r2, r3, #5
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	4413      	add	r3, r2
 800c794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c798:	461a      	mov	r2, r3
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	691b      	ldr	r3, [r3, #16]
 800c79e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	78db      	ldrb	r3, [r3, #3]
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d128      	bne.n	800c7fa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d110      	bne.n	800c7da <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	015a      	lsls	r2, r3, #5
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	4413      	add	r3, r2
 800c7c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	69ba      	ldr	r2, [r7, #24]
 800c7c8:	0151      	lsls	r1, r2, #5
 800c7ca:	69fa      	ldr	r2, [r7, #28]
 800c7cc:	440a      	add	r2, r1
 800c7ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c7d6:	6013      	str	r3, [r2, #0]
 800c7d8:	e00f      	b.n	800c7fa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	015a      	lsls	r2, r3, #5
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	69ba      	ldr	r2, [r7, #24]
 800c7ea:	0151      	lsls	r1, r2, #5
 800c7ec:	69fa      	ldr	r2, [r7, #28]
 800c7ee:	440a      	add	r2, r1
 800c7f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7f8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c7fa:	69bb      	ldr	r3, [r7, #24]
 800c7fc:	015a      	lsls	r2, r3, #5
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	4413      	add	r3, r2
 800c802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	69ba      	ldr	r2, [r7, #24]
 800c80a:	0151      	lsls	r1, r2, #5
 800c80c:	69fa      	ldr	r2, [r7, #28]
 800c80e:	440a      	add	r2, r1
 800c810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c814:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c818:	6013      	str	r3, [r2, #0]
 800c81a:	e12f      	b.n	800ca7c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c81c:	69bb      	ldr	r3, [r7, #24]
 800c81e:	015a      	lsls	r2, r3, #5
 800c820:	69fb      	ldr	r3, [r7, #28]
 800c822:	4413      	add	r3, r2
 800c824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	69ba      	ldr	r2, [r7, #24]
 800c82c:	0151      	lsls	r1, r2, #5
 800c82e:	69fa      	ldr	r2, [r7, #28]
 800c830:	440a      	add	r2, r1
 800c832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c836:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c83a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	78db      	ldrb	r3, [r3, #3]
 800c840:	2b01      	cmp	r3, #1
 800c842:	d015      	beq.n	800c870 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	695b      	ldr	r3, [r3, #20]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f000 8117 	beq.w	800ca7c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	f003 030f 	and.w	r3, r3, #15
 800c85e:	2101      	movs	r1, #1
 800c860:	fa01 f303 	lsl.w	r3, r1, r3
 800c864:	69f9      	ldr	r1, [r7, #28]
 800c866:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c86a:	4313      	orrs	r3, r2
 800c86c:	634b      	str	r3, [r1, #52]	; 0x34
 800c86e:	e105      	b.n	800ca7c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c876:	689b      	ldr	r3, [r3, #8]
 800c878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d110      	bne.n	800c8a2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c880:	69bb      	ldr	r3, [r7, #24]
 800c882:	015a      	lsls	r2, r3, #5
 800c884:	69fb      	ldr	r3, [r7, #28]
 800c886:	4413      	add	r3, r2
 800c888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	69ba      	ldr	r2, [r7, #24]
 800c890:	0151      	lsls	r1, r2, #5
 800c892:	69fa      	ldr	r2, [r7, #28]
 800c894:	440a      	add	r2, r1
 800c896:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c89a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c89e:	6013      	str	r3, [r2, #0]
 800c8a0:	e00f      	b.n	800c8c2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	015a      	lsls	r2, r3, #5
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	4413      	add	r3, r2
 800c8aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	69ba      	ldr	r2, [r7, #24]
 800c8b2:	0151      	lsls	r1, r2, #5
 800c8b4:	69fa      	ldr	r2, [r7, #28]
 800c8b6:	440a      	add	r2, r1
 800c8b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c8c0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	68d9      	ldr	r1, [r3, #12]
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	781a      	ldrb	r2, [r3, #0]
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	695b      	ldr	r3, [r3, #20]
 800c8ce:	b298      	uxth	r0, r3
 800c8d0:	79fb      	ldrb	r3, [r7, #7]
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	68f8      	ldr	r0, [r7, #12]
 800c8d8:	f000 fa2b 	bl	800cd32 <USB_WritePacket>
 800c8dc:	e0ce      	b.n	800ca7c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c8de:	69bb      	ldr	r3, [r7, #24]
 800c8e0:	015a      	lsls	r2, r3, #5
 800c8e2:	69fb      	ldr	r3, [r7, #28]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8ea:	691b      	ldr	r3, [r3, #16]
 800c8ec:	69ba      	ldr	r2, [r7, #24]
 800c8ee:	0151      	lsls	r1, r2, #5
 800c8f0:	69fa      	ldr	r2, [r7, #28]
 800c8f2:	440a      	add	r2, r1
 800c8f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c8f8:	0cdb      	lsrs	r3, r3, #19
 800c8fa:	04db      	lsls	r3, r3, #19
 800c8fc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c8fe:	69bb      	ldr	r3, [r7, #24]
 800c900:	015a      	lsls	r2, r3, #5
 800c902:	69fb      	ldr	r3, [r7, #28]
 800c904:	4413      	add	r3, r2
 800c906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c90a:	691b      	ldr	r3, [r3, #16]
 800c90c:	69ba      	ldr	r2, [r7, #24]
 800c90e:	0151      	lsls	r1, r2, #5
 800c910:	69fa      	ldr	r2, [r7, #28]
 800c912:	440a      	add	r2, r1
 800c914:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c918:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c91c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c920:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	695b      	ldr	r3, [r3, #20]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d126      	bne.n	800c978 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c92a:	69bb      	ldr	r3, [r7, #24]
 800c92c:	015a      	lsls	r2, r3, #5
 800c92e:	69fb      	ldr	r3, [r7, #28]
 800c930:	4413      	add	r3, r2
 800c932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c936:	691a      	ldr	r2, [r3, #16]
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	689b      	ldr	r3, [r3, #8]
 800c93c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c940:	69b9      	ldr	r1, [r7, #24]
 800c942:	0148      	lsls	r0, r1, #5
 800c944:	69f9      	ldr	r1, [r7, #28]
 800c946:	4401      	add	r1, r0
 800c948:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c94c:	4313      	orrs	r3, r2
 800c94e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c950:	69bb      	ldr	r3, [r7, #24]
 800c952:	015a      	lsls	r2, r3, #5
 800c954:	69fb      	ldr	r3, [r7, #28]
 800c956:	4413      	add	r3, r2
 800c958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	69ba      	ldr	r2, [r7, #24]
 800c960:	0151      	lsls	r1, r2, #5
 800c962:	69fa      	ldr	r2, [r7, #28]
 800c964:	440a      	add	r2, r1
 800c966:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c96a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c96e:	6113      	str	r3, [r2, #16]
 800c970:	e036      	b.n	800c9e0 <USB_EPStartXfer+0x3dc>
 800c972:	bf00      	nop
 800c974:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	695a      	ldr	r2, [r3, #20]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	689b      	ldr	r3, [r3, #8]
 800c980:	4413      	add	r3, r2
 800c982:	1e5a      	subs	r2, r3, #1
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	689b      	ldr	r3, [r3, #8]
 800c988:	fbb2 f3f3 	udiv	r3, r2, r3
 800c98c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	015a      	lsls	r2, r3, #5
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	4413      	add	r3, r2
 800c996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c99a:	691a      	ldr	r2, [r3, #16]
 800c99c:	8afb      	ldrh	r3, [r7, #22]
 800c99e:	04d9      	lsls	r1, r3, #19
 800c9a0:	4b39      	ldr	r3, [pc, #228]	; (800ca88 <USB_EPStartXfer+0x484>)
 800c9a2:	400b      	ands	r3, r1
 800c9a4:	69b9      	ldr	r1, [r7, #24]
 800c9a6:	0148      	lsls	r0, r1, #5
 800c9a8:	69f9      	ldr	r1, [r7, #28]
 800c9aa:	4401      	add	r1, r0
 800c9ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	015a      	lsls	r2, r3, #5
 800c9b8:	69fb      	ldr	r3, [r7, #28]
 800c9ba:	4413      	add	r3, r2
 800c9bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9c0:	691a      	ldr	r2, [r3, #16]
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	689b      	ldr	r3, [r3, #8]
 800c9c6:	8af9      	ldrh	r1, [r7, #22]
 800c9c8:	fb01 f303 	mul.w	r3, r1, r3
 800c9cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9d0:	69b9      	ldr	r1, [r7, #24]
 800c9d2:	0148      	lsls	r0, r1, #5
 800c9d4:	69f9      	ldr	r1, [r7, #28]
 800c9d6:	4401      	add	r1, r0
 800c9d8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c9e0:	79fb      	ldrb	r3, [r7, #7]
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d10d      	bne.n	800ca02 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	68db      	ldr	r3, [r3, #12]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d009      	beq.n	800ca02 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	68d9      	ldr	r1, [r3, #12]
 800c9f2:	69bb      	ldr	r3, [r7, #24]
 800c9f4:	015a      	lsls	r2, r3, #5
 800c9f6:	69fb      	ldr	r3, [r7, #28]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9fe:	460a      	mov	r2, r1
 800ca00:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ca02:	68bb      	ldr	r3, [r7, #8]
 800ca04:	78db      	ldrb	r3, [r3, #3]
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d128      	bne.n	800ca5c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca10:	689b      	ldr	r3, [r3, #8]
 800ca12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d110      	bne.n	800ca3c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	015a      	lsls	r2, r3, #5
 800ca1e:	69fb      	ldr	r3, [r7, #28]
 800ca20:	4413      	add	r3, r2
 800ca22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	69ba      	ldr	r2, [r7, #24]
 800ca2a:	0151      	lsls	r1, r2, #5
 800ca2c:	69fa      	ldr	r2, [r7, #28]
 800ca2e:	440a      	add	r2, r1
 800ca30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca38:	6013      	str	r3, [r2, #0]
 800ca3a:	e00f      	b.n	800ca5c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ca3c:	69bb      	ldr	r3, [r7, #24]
 800ca3e:	015a      	lsls	r2, r3, #5
 800ca40:	69fb      	ldr	r3, [r7, #28]
 800ca42:	4413      	add	r3, r2
 800ca44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	69ba      	ldr	r2, [r7, #24]
 800ca4c:	0151      	lsls	r1, r2, #5
 800ca4e:	69fa      	ldr	r2, [r7, #28]
 800ca50:	440a      	add	r2, r1
 800ca52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ca5a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ca5c:	69bb      	ldr	r3, [r7, #24]
 800ca5e:	015a      	lsls	r2, r3, #5
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	4413      	add	r3, r2
 800ca64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	69ba      	ldr	r2, [r7, #24]
 800ca6c:	0151      	lsls	r1, r2, #5
 800ca6e:	69fa      	ldr	r2, [r7, #28]
 800ca70:	440a      	add	r2, r1
 800ca72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ca7c:	2300      	movs	r3, #0
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	3720      	adds	r7, #32
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd80      	pop	{r7, pc}
 800ca86:	bf00      	nop
 800ca88:	1ff80000 	.word	0x1ff80000

0800ca8c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b087      	sub	sp, #28
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	4613      	mov	r3, r2
 800ca98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	785b      	ldrb	r3, [r3, #1]
 800caa8:	2b01      	cmp	r3, #1
 800caaa:	f040 80cd 	bne.w	800cc48 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	695b      	ldr	r3, [r3, #20]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d132      	bne.n	800cb1c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	015a      	lsls	r2, r3, #5
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	4413      	add	r3, r2
 800cabe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cac2:	691b      	ldr	r3, [r3, #16]
 800cac4:	693a      	ldr	r2, [r7, #16]
 800cac6:	0151      	lsls	r1, r2, #5
 800cac8:	697a      	ldr	r2, [r7, #20]
 800caca:	440a      	add	r2, r1
 800cacc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cad0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cad4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cad8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	015a      	lsls	r2, r3, #5
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	4413      	add	r3, r2
 800cae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cae6:	691b      	ldr	r3, [r3, #16]
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	0151      	lsls	r1, r2, #5
 800caec:	697a      	ldr	r2, [r7, #20]
 800caee:	440a      	add	r2, r1
 800caf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800caf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	015a      	lsls	r2, r3, #5
 800cafe:	697b      	ldr	r3, [r7, #20]
 800cb00:	4413      	add	r3, r2
 800cb02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb06:	691b      	ldr	r3, [r3, #16]
 800cb08:	693a      	ldr	r2, [r7, #16]
 800cb0a:	0151      	lsls	r1, r2, #5
 800cb0c:	697a      	ldr	r2, [r7, #20]
 800cb0e:	440a      	add	r2, r1
 800cb10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb14:	0cdb      	lsrs	r3, r3, #19
 800cb16:	04db      	lsls	r3, r3, #19
 800cb18:	6113      	str	r3, [r2, #16]
 800cb1a:	e04e      	b.n	800cbba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb1c:	693b      	ldr	r3, [r7, #16]
 800cb1e:	015a      	lsls	r2, r3, #5
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	4413      	add	r3, r2
 800cb24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb28:	691b      	ldr	r3, [r3, #16]
 800cb2a:	693a      	ldr	r2, [r7, #16]
 800cb2c:	0151      	lsls	r1, r2, #5
 800cb2e:	697a      	ldr	r2, [r7, #20]
 800cb30:	440a      	add	r2, r1
 800cb32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb36:	0cdb      	lsrs	r3, r3, #19
 800cb38:	04db      	lsls	r3, r3, #19
 800cb3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cb3c:	693b      	ldr	r3, [r7, #16]
 800cb3e:	015a      	lsls	r2, r3, #5
 800cb40:	697b      	ldr	r3, [r7, #20]
 800cb42:	4413      	add	r3, r2
 800cb44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb48:	691b      	ldr	r3, [r3, #16]
 800cb4a:	693a      	ldr	r2, [r7, #16]
 800cb4c:	0151      	lsls	r1, r2, #5
 800cb4e:	697a      	ldr	r2, [r7, #20]
 800cb50:	440a      	add	r2, r1
 800cb52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cb5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cb5e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	695a      	ldr	r2, [r3, #20]
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	689b      	ldr	r3, [r3, #8]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d903      	bls.n	800cb74 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	689a      	ldr	r2, [r3, #8]
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	015a      	lsls	r2, r3, #5
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb80:	691b      	ldr	r3, [r3, #16]
 800cb82:	693a      	ldr	r2, [r7, #16]
 800cb84:	0151      	lsls	r1, r2, #5
 800cb86:	697a      	ldr	r2, [r7, #20]
 800cb88:	440a      	add	r2, r1
 800cb8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cb92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	015a      	lsls	r2, r3, #5
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cba0:	691a      	ldr	r2, [r3, #16]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	695b      	ldr	r3, [r3, #20]
 800cba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cbaa:	6939      	ldr	r1, [r7, #16]
 800cbac:	0148      	lsls	r0, r1, #5
 800cbae:	6979      	ldr	r1, [r7, #20]
 800cbb0:	4401      	add	r1, r0
 800cbb2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cbba:	79fb      	ldrb	r3, [r7, #7]
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d11e      	bne.n	800cbfe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	691b      	ldr	r3, [r3, #16]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d009      	beq.n	800cbdc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	015a      	lsls	r2, r3, #5
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	4413      	add	r3, r2
 800cbd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cbdc:	693b      	ldr	r3, [r7, #16]
 800cbde:	015a      	lsls	r2, r3, #5
 800cbe0:	697b      	ldr	r3, [r7, #20]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	693a      	ldr	r2, [r7, #16]
 800cbec:	0151      	lsls	r1, r2, #5
 800cbee:	697a      	ldr	r2, [r7, #20]
 800cbf0:	440a      	add	r2, r1
 800cbf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbf6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cbfa:	6013      	str	r3, [r2, #0]
 800cbfc:	e092      	b.n	800cd24 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	015a      	lsls	r2, r3, #5
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	4413      	add	r3, r2
 800cc06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	693a      	ldr	r2, [r7, #16]
 800cc0e:	0151      	lsls	r1, r2, #5
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	440a      	add	r2, r1
 800cc14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc1c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800cc1e:	68bb      	ldr	r3, [r7, #8]
 800cc20:	695b      	ldr	r3, [r3, #20]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d07e      	beq.n	800cd24 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	f003 030f 	and.w	r3, r3, #15
 800cc36:	2101      	movs	r1, #1
 800cc38:	fa01 f303 	lsl.w	r3, r1, r3
 800cc3c:	6979      	ldr	r1, [r7, #20]
 800cc3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc42:	4313      	orrs	r3, r2
 800cc44:	634b      	str	r3, [r1, #52]	; 0x34
 800cc46:	e06d      	b.n	800cd24 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	015a      	lsls	r2, r3, #5
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	4413      	add	r3, r2
 800cc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc54:	691b      	ldr	r3, [r3, #16]
 800cc56:	693a      	ldr	r2, [r7, #16]
 800cc58:	0151      	lsls	r1, r2, #5
 800cc5a:	697a      	ldr	r2, [r7, #20]
 800cc5c:	440a      	add	r2, r1
 800cc5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc62:	0cdb      	lsrs	r3, r3, #19
 800cc64:	04db      	lsls	r3, r3, #19
 800cc66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	015a      	lsls	r2, r3, #5
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	4413      	add	r3, r2
 800cc70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc74:	691b      	ldr	r3, [r3, #16]
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	0151      	lsls	r1, r2, #5
 800cc7a:	697a      	ldr	r2, [r7, #20]
 800cc7c:	440a      	add	r2, r1
 800cc7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc82:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cc86:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cc8a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	695b      	ldr	r3, [r3, #20]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d003      	beq.n	800cc9c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	689a      	ldr	r2, [r3, #8]
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cc9c:	693b      	ldr	r3, [r7, #16]
 800cc9e:	015a      	lsls	r2, r3, #5
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	4413      	add	r3, r2
 800cca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cca8:	691b      	ldr	r3, [r3, #16]
 800ccaa:	693a      	ldr	r2, [r7, #16]
 800ccac:	0151      	lsls	r1, r2, #5
 800ccae:	697a      	ldr	r2, [r7, #20]
 800ccb0:	440a      	add	r2, r1
 800ccb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ccba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccc8:	691a      	ldr	r2, [r3, #16]
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	689b      	ldr	r3, [r3, #8]
 800ccce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ccd2:	6939      	ldr	r1, [r7, #16]
 800ccd4:	0148      	lsls	r0, r1, #5
 800ccd6:	6979      	ldr	r1, [r7, #20]
 800ccd8:	4401      	add	r1, r0
 800ccda:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ccde:	4313      	orrs	r3, r2
 800cce0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cce2:	79fb      	ldrb	r3, [r7, #7]
 800cce4:	2b01      	cmp	r3, #1
 800cce6:	d10d      	bne.n	800cd04 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	68db      	ldr	r3, [r3, #12]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d009      	beq.n	800cd04 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	68d9      	ldr	r1, [r3, #12]
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	015a      	lsls	r2, r3, #5
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd00:	460a      	mov	r2, r1
 800cd02:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	015a      	lsls	r2, r3, #5
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	693a      	ldr	r2, [r7, #16]
 800cd14:	0151      	lsls	r1, r2, #5
 800cd16:	697a      	ldr	r2, [r7, #20]
 800cd18:	440a      	add	r2, r1
 800cd1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cd22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cd24:	2300      	movs	r3, #0
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	371c      	adds	r7, #28
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr

0800cd32 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cd32:	b480      	push	{r7}
 800cd34:	b089      	sub	sp, #36	; 0x24
 800cd36:	af00      	add	r7, sp, #0
 800cd38:	60f8      	str	r0, [r7, #12]
 800cd3a:	60b9      	str	r1, [r7, #8]
 800cd3c:	4611      	mov	r1, r2
 800cd3e:	461a      	mov	r2, r3
 800cd40:	460b      	mov	r3, r1
 800cd42:	71fb      	strb	r3, [r7, #7]
 800cd44:	4613      	mov	r3, r2
 800cd46:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800cd50:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d11a      	bne.n	800cd8e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cd58:	88bb      	ldrh	r3, [r7, #4]
 800cd5a:	3303      	adds	r3, #3
 800cd5c:	089b      	lsrs	r3, r3, #2
 800cd5e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cd60:	2300      	movs	r3, #0
 800cd62:	61bb      	str	r3, [r7, #24]
 800cd64:	e00f      	b.n	800cd86 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cd66:	79fb      	ldrb	r3, [r7, #7]
 800cd68:	031a      	lsls	r2, r3, #12
 800cd6a:	697b      	ldr	r3, [r7, #20]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd72:	461a      	mov	r2, r3
 800cd74:	69fb      	ldr	r3, [r7, #28]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cd7a:	69fb      	ldr	r3, [r7, #28]
 800cd7c:	3304      	adds	r3, #4
 800cd7e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	3301      	adds	r3, #1
 800cd84:	61bb      	str	r3, [r7, #24]
 800cd86:	69ba      	ldr	r2, [r7, #24]
 800cd88:	693b      	ldr	r3, [r7, #16]
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	d3eb      	bcc.n	800cd66 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3724      	adds	r7, #36	; 0x24
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr

0800cd9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cd9c:	b480      	push	{r7}
 800cd9e:	b089      	sub	sp, #36	; 0x24
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	60b9      	str	r1, [r7, #8]
 800cda6:	4613      	mov	r3, r2
 800cda8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800cdb2:	88fb      	ldrh	r3, [r7, #6]
 800cdb4:	3303      	adds	r3, #3
 800cdb6:	089b      	lsrs	r3, r3, #2
 800cdb8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800cdba:	2300      	movs	r3, #0
 800cdbc:	61bb      	str	r3, [r7, #24]
 800cdbe:	e00b      	b.n	800cdd8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdc6:	681a      	ldr	r2, [r3, #0]
 800cdc8:	69fb      	ldr	r3, [r7, #28]
 800cdca:	601a      	str	r2, [r3, #0]
    pDest++;
 800cdcc:	69fb      	ldr	r3, [r7, #28]
 800cdce:	3304      	adds	r3, #4
 800cdd0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800cdd2:	69bb      	ldr	r3, [r7, #24]
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	61bb      	str	r3, [r7, #24]
 800cdd8:	69ba      	ldr	r2, [r7, #24]
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d3ef      	bcc.n	800cdc0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800cde0:	69fb      	ldr	r3, [r7, #28]
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3724      	adds	r7, #36	; 0x24
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cdee:	b480      	push	{r7}
 800cdf0:	b085      	sub	sp, #20
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
 800cdf6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	785b      	ldrb	r3, [r3, #1]
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d12c      	bne.n	800ce64 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	015a      	lsls	r2, r3, #5
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	4413      	add	r3, r2
 800ce12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	db12      	blt.n	800ce42 <USB_EPSetStall+0x54>
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d00f      	beq.n	800ce42 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	015a      	lsls	r2, r3, #5
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	4413      	add	r3, r2
 800ce2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	0151      	lsls	r1, r2, #5
 800ce34:	68fa      	ldr	r2, [r7, #12]
 800ce36:	440a      	add	r2, r1
 800ce38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce3c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce40:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	015a      	lsls	r2, r3, #5
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	4413      	add	r3, r2
 800ce4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	68ba      	ldr	r2, [r7, #8]
 800ce52:	0151      	lsls	r1, r2, #5
 800ce54:	68fa      	ldr	r2, [r7, #12]
 800ce56:	440a      	add	r2, r1
 800ce58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce60:	6013      	str	r3, [r2, #0]
 800ce62:	e02b      	b.n	800cebc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	015a      	lsls	r2, r3, #5
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	4413      	add	r3, r2
 800ce6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	db12      	blt.n	800ce9c <USB_EPSetStall+0xae>
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d00f      	beq.n	800ce9c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	015a      	lsls	r2, r3, #5
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	4413      	add	r3, r2
 800ce84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	68ba      	ldr	r2, [r7, #8]
 800ce8c:	0151      	lsls	r1, r2, #5
 800ce8e:	68fa      	ldr	r2, [r7, #12]
 800ce90:	440a      	add	r2, r1
 800ce92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce9a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	015a      	lsls	r2, r3, #5
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	4413      	add	r3, r2
 800cea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	68ba      	ldr	r2, [r7, #8]
 800ceac:	0151      	lsls	r1, r2, #5
 800ceae:	68fa      	ldr	r2, [r7, #12]
 800ceb0:	440a      	add	r2, r1
 800ceb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ceb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ceba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cebc:	2300      	movs	r3, #0
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3714      	adds	r7, #20
 800cec2:	46bd      	mov	sp, r7
 800cec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec8:	4770      	bx	lr

0800ceca <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ceca:	b480      	push	{r7}
 800cecc:	b085      	sub	sp, #20
 800cece:	af00      	add	r7, sp, #0
 800ced0:	6078      	str	r0, [r7, #4]
 800ced2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	781b      	ldrb	r3, [r3, #0]
 800cedc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	785b      	ldrb	r3, [r3, #1]
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d128      	bne.n	800cf38 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	015a      	lsls	r2, r3, #5
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	4413      	add	r3, r2
 800ceee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	68ba      	ldr	r2, [r7, #8]
 800cef6:	0151      	lsls	r1, r2, #5
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	440a      	add	r2, r1
 800cefc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf04:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	78db      	ldrb	r3, [r3, #3]
 800cf0a:	2b03      	cmp	r3, #3
 800cf0c:	d003      	beq.n	800cf16 <USB_EPClearStall+0x4c>
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	78db      	ldrb	r3, [r3, #3]
 800cf12:	2b02      	cmp	r3, #2
 800cf14:	d138      	bne.n	800cf88 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	015a      	lsls	r2, r3, #5
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	4413      	add	r3, r2
 800cf1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	68ba      	ldr	r2, [r7, #8]
 800cf26:	0151      	lsls	r1, r2, #5
 800cf28:	68fa      	ldr	r2, [r7, #12]
 800cf2a:	440a      	add	r2, r1
 800cf2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf34:	6013      	str	r3, [r2, #0]
 800cf36:	e027      	b.n	800cf88 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	015a      	lsls	r2, r3, #5
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	4413      	add	r3, r2
 800cf40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	68ba      	ldr	r2, [r7, #8]
 800cf48:	0151      	lsls	r1, r2, #5
 800cf4a:	68fa      	ldr	r2, [r7, #12]
 800cf4c:	440a      	add	r2, r1
 800cf4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf56:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	78db      	ldrb	r3, [r3, #3]
 800cf5c:	2b03      	cmp	r3, #3
 800cf5e:	d003      	beq.n	800cf68 <USB_EPClearStall+0x9e>
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	78db      	ldrb	r3, [r3, #3]
 800cf64:	2b02      	cmp	r3, #2
 800cf66:	d10f      	bne.n	800cf88 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	015a      	lsls	r2, r3, #5
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	4413      	add	r3, r2
 800cf70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	68ba      	ldr	r2, [r7, #8]
 800cf78:	0151      	lsls	r1, r2, #5
 800cf7a:	68fa      	ldr	r2, [r7, #12]
 800cf7c:	440a      	add	r2, r1
 800cf7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf86:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cf88:	2300      	movs	r3, #0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3714      	adds	r7, #20
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr

0800cf96 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cf96:	b480      	push	{r7}
 800cf98:	b085      	sub	sp, #20
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
 800cf9e:	460b      	mov	r3, r1
 800cfa0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cfb4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800cfb8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	78fb      	ldrb	r3, [r7, #3]
 800cfc4:	011b      	lsls	r3, r3, #4
 800cfc6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800cfca:	68f9      	ldr	r1, [r7, #12]
 800cfcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cfd4:	2300      	movs	r3, #0
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3714      	adds	r7, #20
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe0:	4770      	bx	lr

0800cfe2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800cfe2:	b580      	push	{r7, lr}
 800cfe4:	b084      	sub	sp, #16
 800cfe6:	af00      	add	r7, sp, #0
 800cfe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cff4:	685b      	ldr	r3, [r3, #4]
 800cff6:	68fa      	ldr	r2, [r7, #12]
 800cff8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cffc:	f023 0302 	bic.w	r3, r3, #2
 800d000:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d002:	2003      	movs	r0, #3
 800d004:	f7fa ff54 	bl	8007eb0 <HAL_Delay>

  return HAL_OK;
 800d008:	2300      	movs	r3, #0
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3710      	adds	r7, #16
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d012:	b580      	push	{r7, lr}
 800d014:	b084      	sub	sp, #16
 800d016:	af00      	add	r7, sp, #0
 800d018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d02c:	f043 0302 	orr.w	r3, r3, #2
 800d030:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d032:	2003      	movs	r0, #3
 800d034:	f7fa ff3c 	bl	8007eb0 <HAL_Delay>

  return HAL_OK;
 800d038:	2300      	movs	r3, #0
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3710      	adds	r7, #16
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}

0800d042 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d042:	b480      	push	{r7}
 800d044:	b085      	sub	sp, #20
 800d046:	af00      	add	r7, sp, #0
 800d048:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	695b      	ldr	r3, [r3, #20]
 800d04e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	699b      	ldr	r3, [r3, #24]
 800d054:	68fa      	ldr	r2, [r7, #12]
 800d056:	4013      	ands	r3, r2
 800d058:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d05a:	68fb      	ldr	r3, [r7, #12]
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3714      	adds	r7, #20
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr

0800d068 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d068:	b480      	push	{r7}
 800d06a:	b085      	sub	sp, #20
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d07a:	699b      	ldr	r3, [r3, #24]
 800d07c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d084:	69db      	ldr	r3, [r3, #28]
 800d086:	68ba      	ldr	r2, [r7, #8]
 800d088:	4013      	ands	r3, r2
 800d08a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	0c1b      	lsrs	r3, r3, #16
}
 800d090:	4618      	mov	r0, r3
 800d092:	3714      	adds	r7, #20
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b085      	sub	sp, #20
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0ae:	699b      	ldr	r3, [r3, #24]
 800d0b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0b8:	69db      	ldr	r3, [r3, #28]
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	4013      	ands	r3, r2
 800d0be:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	b29b      	uxth	r3, r3
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3714      	adds	r7, #20
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr

0800d0d0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b085      	sub	sp, #20
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
 800d0d8:	460b      	mov	r3, r1
 800d0da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d0e0:	78fb      	ldrb	r3, [r7, #3]
 800d0e2:	015a      	lsls	r2, r3, #5
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0f6:	695b      	ldr	r3, [r3, #20]
 800d0f8:	68ba      	ldr	r2, [r7, #8]
 800d0fa:	4013      	ands	r3, r2
 800d0fc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d0fe:	68bb      	ldr	r3, [r7, #8]
}
 800d100:	4618      	mov	r0, r3
 800d102:	3714      	adds	r7, #20
 800d104:	46bd      	mov	sp, r7
 800d106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10a:	4770      	bx	lr

0800d10c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b087      	sub	sp, #28
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
 800d114:	460b      	mov	r3, r1
 800d116:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d11c:	697b      	ldr	r3, [r7, #20]
 800d11e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d122:	691b      	ldr	r3, [r3, #16]
 800d124:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d12c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d12e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d130:	78fb      	ldrb	r3, [r7, #3]
 800d132:	f003 030f 	and.w	r3, r3, #15
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	fa22 f303 	lsr.w	r3, r2, r3
 800d13c:	01db      	lsls	r3, r3, #7
 800d13e:	b2db      	uxtb	r3, r3
 800d140:	693a      	ldr	r2, [r7, #16]
 800d142:	4313      	orrs	r3, r2
 800d144:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d146:	78fb      	ldrb	r3, [r7, #3]
 800d148:	015a      	lsls	r2, r3, #5
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	4413      	add	r3, r2
 800d14e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d152:	689b      	ldr	r3, [r3, #8]
 800d154:	693a      	ldr	r2, [r7, #16]
 800d156:	4013      	ands	r3, r2
 800d158:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d15a:	68bb      	ldr	r3, [r7, #8]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	371c      	adds	r7, #28
 800d160:	46bd      	mov	sp, r7
 800d162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d166:	4770      	bx	lr

0800d168 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	695b      	ldr	r3, [r3, #20]
 800d174:	f003 0301 	and.w	r3, r3, #1
}
 800d178:	4618      	mov	r0, r3
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d184:	b480      	push	{r7}
 800d186:	b085      	sub	sp, #20
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	68fa      	ldr	r2, [r7, #12]
 800d19a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d19e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d1a2:	f023 0307 	bic.w	r3, r3, #7
 800d1a6:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	f003 0306 	and.w	r3, r3, #6
 800d1b4:	2b04      	cmp	r3, #4
 800d1b6:	d109      	bne.n	800d1cc <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	68fa      	ldr	r2, [r7, #12]
 800d1c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1c6:	f043 0303 	orr.w	r3, r3, #3
 800d1ca:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1d2:	685b      	ldr	r3, [r3, #4]
 800d1d4:	68fa      	ldr	r2, [r7, #12]
 800d1d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1e0:	2300      	movs	r3, #0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
	...

0800d1f0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b087      	sub	sp, #28
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	607a      	str	r2, [r7, #4]
 800d1fc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	333c      	adds	r3, #60	; 0x3c
 800d206:	3304      	adds	r3, #4
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	4a26      	ldr	r2, [pc, #152]	; (800d2a8 <USB_EP0_OutStart+0xb8>)
 800d210:	4293      	cmp	r3, r2
 800d212:	d90a      	bls.n	800d22a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d214:	697b      	ldr	r3, [r7, #20]
 800d216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d220:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d224:	d101      	bne.n	800d22a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d226:	2300      	movs	r3, #0
 800d228:	e037      	b.n	800d29a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d230:	461a      	mov	r2, r3
 800d232:	2300      	movs	r3, #0
 800d234:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d23c:	691b      	ldr	r3, [r3, #16]
 800d23e:	697a      	ldr	r2, [r7, #20]
 800d240:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d244:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d248:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d250:	691b      	ldr	r3, [r3, #16]
 800d252:	697a      	ldr	r2, [r7, #20]
 800d254:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d258:	f043 0318 	orr.w	r3, r3, #24
 800d25c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d264:	691b      	ldr	r3, [r3, #16]
 800d266:	697a      	ldr	r2, [r7, #20]
 800d268:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d26c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d270:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d272:	7afb      	ldrb	r3, [r7, #11]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d10f      	bne.n	800d298 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d27e:	461a      	mov	r2, r3
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	697a      	ldr	r2, [r7, #20]
 800d28e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d292:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d296:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d298:	2300      	movs	r3, #0
}
 800d29a:	4618      	mov	r0, r3
 800d29c:	371c      	adds	r7, #28
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a4:	4770      	bx	lr
 800d2a6:	bf00      	nop
 800d2a8:	4f54300a 	.word	0x4f54300a

0800d2ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	60fb      	str	r3, [r7, #12]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	4a13      	ldr	r2, [pc, #76]	; (800d310 <USB_CoreReset+0x64>)
 800d2c2:	4293      	cmp	r3, r2
 800d2c4:	d901      	bls.n	800d2ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d2c6:	2303      	movs	r3, #3
 800d2c8:	e01b      	b.n	800d302 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	691b      	ldr	r3, [r3, #16]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	daf2      	bge.n	800d2b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	691b      	ldr	r3, [r3, #16]
 800d2da:	f043 0201 	orr.w	r2, r3, #1
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	60fb      	str	r3, [r7, #12]
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	4a09      	ldr	r2, [pc, #36]	; (800d310 <USB_CoreReset+0x64>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d901      	bls.n	800d2f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d2f0:	2303      	movs	r3, #3
 800d2f2:	e006      	b.n	800d302 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	691b      	ldr	r3, [r3, #16]
 800d2f8:	f003 0301 	and.w	r3, r3, #1
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d0f0      	beq.n	800d2e2 <USB_CoreReset+0x36>

  return HAL_OK;
 800d300:	2300      	movs	r3, #0
}
 800d302:	4618      	mov	r0, r3
 800d304:	3714      	adds	r7, #20
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr
 800d30e:	bf00      	nop
 800d310:	00030d40 	.word	0x00030d40

0800d314 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b084      	sub	sp, #16
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
 800d31c:	460b      	mov	r3, r1
 800d31e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d320:	2300      	movs	r3, #0
 800d322:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	7c1b      	ldrb	r3, [r3, #16]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d115      	bne.n	800d358 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d32c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d330:	2202      	movs	r2, #2
 800d332:	2181      	movs	r1, #129	; 0x81
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f005 f8a6 	bl	8012486 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2201      	movs	r2, #1
 800d33e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d340:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d344:	2202      	movs	r2, #2
 800d346:	2101      	movs	r1, #1
 800d348:	6878      	ldr	r0, [r7, #4]
 800d34a:	f005 f89c 	bl	8012486 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2201      	movs	r2, #1
 800d352:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800d356:	e012      	b.n	800d37e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d358:	2340      	movs	r3, #64	; 0x40
 800d35a:	2202      	movs	r2, #2
 800d35c:	2181      	movs	r1, #129	; 0x81
 800d35e:	6878      	ldr	r0, [r7, #4]
 800d360:	f005 f891 	bl	8012486 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2201      	movs	r2, #1
 800d368:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d36a:	2340      	movs	r3, #64	; 0x40
 800d36c:	2202      	movs	r2, #2
 800d36e:	2101      	movs	r1, #1
 800d370:	6878      	ldr	r0, [r7, #4]
 800d372:	f005 f888 	bl	8012486 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2201      	movs	r2, #1
 800d37a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d37e:	2308      	movs	r3, #8
 800d380:	2203      	movs	r2, #3
 800d382:	2182      	movs	r1, #130	; 0x82
 800d384:	6878      	ldr	r0, [r7, #4]
 800d386:	f005 f87e 	bl	8012486 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	2201      	movs	r2, #1
 800d38e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800d390:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d394:	f005 f9f4 	bl	8012780 <malloc>
 800d398:	4603      	mov	r3, r0
 800d39a:	461a      	mov	r2, r3
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d102      	bne.n	800d3b2 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	73fb      	strb	r3, [r7, #15]
 800d3b0:	e026      	b.n	800d400 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d3b8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	7c1b      	ldrb	r3, [r3, #16]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d109      	bne.n	800d3f0 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d3e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d3e6:	2101      	movs	r1, #1
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f005 f93d 	bl	8012668 <USBD_LL_PrepareReceive>
 800d3ee:	e007      	b.n	800d400 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d3f6:	2340      	movs	r3, #64	; 0x40
 800d3f8:	2101      	movs	r1, #1
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f005 f934 	bl	8012668 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d400:	7bfb      	ldrb	r3, [r7, #15]
}
 800d402:	4618      	mov	r0, r3
 800d404:	3710      	adds	r7, #16
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}

0800d40a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d40a:	b580      	push	{r7, lr}
 800d40c:	b084      	sub	sp, #16
 800d40e:	af00      	add	r7, sp, #0
 800d410:	6078      	str	r0, [r7, #4]
 800d412:	460b      	mov	r3, r1
 800d414:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d416:	2300      	movs	r3, #0
 800d418:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d41a:	2181      	movs	r1, #129	; 0x81
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f005 f858 	bl	80124d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2200      	movs	r2, #0
 800d426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d428:	2101      	movs	r1, #1
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f005 f851 	bl	80124d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2200      	movs	r2, #0
 800d434:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d438:	2182      	movs	r1, #130	; 0x82
 800d43a:	6878      	ldr	r0, [r7, #4]
 800d43c:	f005 f849 	bl	80124d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2200      	movs	r2, #0
 800d444:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d00e      	beq.n	800d46e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d460:	4618      	mov	r0, r3
 800d462:	f005 f995 	bl	8012790 <free>
    pdev->pClassData = NULL;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2200      	movs	r2, #0
 800d46a:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800d46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d470:	4618      	mov	r0, r3
 800d472:	3710      	adds	r7, #16
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}

0800d478 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b086      	sub	sp, #24
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d488:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d48a:	2300      	movs	r3, #0
 800d48c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d48e:	2300      	movs	r3, #0
 800d490:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d492:	2300      	movs	r3, #0
 800d494:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	781b      	ldrb	r3, [r3, #0]
 800d49a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d039      	beq.n	800d516 <USBD_CDC_Setup+0x9e>
 800d4a2:	2b20      	cmp	r3, #32
 800d4a4:	d17c      	bne.n	800d5a0 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	88db      	ldrh	r3, [r3, #6]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d029      	beq.n	800d502 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	b25b      	sxtb	r3, r3
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	da11      	bge.n	800d4dc <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d4be:	689b      	ldr	r3, [r3, #8]
 800d4c0:	683a      	ldr	r2, [r7, #0]
 800d4c2:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800d4c4:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	88d2      	ldrh	r2, [r2, #6]
 800d4ca:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d4cc:	6939      	ldr	r1, [r7, #16]
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	88db      	ldrh	r3, [r3, #6]
 800d4d2:	461a      	mov	r2, r3
 800d4d4:	6878      	ldr	r0, [r7, #4]
 800d4d6:	f001 f9c9 	bl	800e86c <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800d4da:	e068      	b.n	800d5ae <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	785a      	ldrb	r2, [r3, #1]
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	88db      	ldrh	r3, [r3, #6]
 800d4ea:	b2da      	uxtb	r2, r3
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d4f2:	6939      	ldr	r1, [r7, #16]
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	88db      	ldrh	r3, [r3, #6]
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f001 f9e4 	bl	800e8c8 <USBD_CtlPrepareRx>
    break;
 800d500:	e055      	b.n	800d5ae <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d508:	689b      	ldr	r3, [r3, #8]
 800d50a:	683a      	ldr	r2, [r7, #0]
 800d50c:	7850      	ldrb	r0, [r2, #1]
 800d50e:	2200      	movs	r2, #0
 800d510:	6839      	ldr	r1, [r7, #0]
 800d512:	4798      	blx	r3
    break;
 800d514:	e04b      	b.n	800d5ae <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	785b      	ldrb	r3, [r3, #1]
 800d51a:	2b0a      	cmp	r3, #10
 800d51c:	d017      	beq.n	800d54e <USBD_CDC_Setup+0xd6>
 800d51e:	2b0b      	cmp	r3, #11
 800d520:	d029      	beq.n	800d576 <USBD_CDC_Setup+0xfe>
 800d522:	2b00      	cmp	r3, #0
 800d524:	d133      	bne.n	800d58e <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d52c:	2b03      	cmp	r3, #3
 800d52e:	d107      	bne.n	800d540 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800d530:	f107 030c 	add.w	r3, r7, #12
 800d534:	2202      	movs	r2, #2
 800d536:	4619      	mov	r1, r3
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f001 f997 	bl	800e86c <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d53e:	e02e      	b.n	800d59e <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800d540:	6839      	ldr	r1, [r7, #0]
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f001 f927 	bl	800e796 <USBD_CtlError>
			  ret = USBD_FAIL;
 800d548:	2302      	movs	r3, #2
 800d54a:	75fb      	strb	r3, [r7, #23]
      break;
 800d54c:	e027      	b.n	800d59e <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d554:	2b03      	cmp	r3, #3
 800d556:	d107      	bne.n	800d568 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800d558:	f107 030f 	add.w	r3, r7, #15
 800d55c:	2201      	movs	r2, #1
 800d55e:	4619      	mov	r1, r3
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f001 f983 	bl	800e86c <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d566:	e01a      	b.n	800d59e <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800d568:	6839      	ldr	r1, [r7, #0]
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f001 f913 	bl	800e796 <USBD_CtlError>
			  ret = USBD_FAIL;
 800d570:	2302      	movs	r3, #2
 800d572:	75fb      	strb	r3, [r7, #23]
      break;
 800d574:	e013      	b.n	800d59e <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d57c:	2b03      	cmp	r3, #3
 800d57e:	d00d      	beq.n	800d59c <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800d580:	6839      	ldr	r1, [r7, #0]
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f001 f907 	bl	800e796 <USBD_CtlError>
			  ret = USBD_FAIL;
 800d588:	2302      	movs	r3, #2
 800d58a:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800d58c:	e006      	b.n	800d59c <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800d58e:	6839      	ldr	r1, [r7, #0]
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f001 f900 	bl	800e796 <USBD_CtlError>
      ret = USBD_FAIL;
 800d596:	2302      	movs	r3, #2
 800d598:	75fb      	strb	r3, [r7, #23]
      break;
 800d59a:	e000      	b.n	800d59e <USBD_CDC_Setup+0x126>
      break;
 800d59c:	bf00      	nop
    }
    break;
 800d59e:	e006      	b.n	800d5ae <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800d5a0:	6839      	ldr	r1, [r7, #0]
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f001 f8f7 	bl	800e796 <USBD_CtlError>
    ret = USBD_FAIL;
 800d5a8:	2302      	movs	r3, #2
 800d5aa:	75fb      	strb	r3, [r7, #23]
    break;
 800d5ac:	bf00      	nop
  }

  return ret;
 800d5ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3718      	adds	r7, #24
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
 800d5c0:	460b      	mov	r3, r1
 800d5c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d5ca:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d5d2:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d03a      	beq.n	800d654 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d5de:	78fa      	ldrb	r2, [r7, #3]
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	4613      	mov	r3, r2
 800d5e4:	009b      	lsls	r3, r3, #2
 800d5e6:	4413      	add	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	440b      	add	r3, r1
 800d5ec:	331c      	adds	r3, #28
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d029      	beq.n	800d648 <USBD_CDC_DataIn+0x90>
 800d5f4:	78fa      	ldrb	r2, [r7, #3]
 800d5f6:	6879      	ldr	r1, [r7, #4]
 800d5f8:	4613      	mov	r3, r2
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	4413      	add	r3, r2
 800d5fe:	009b      	lsls	r3, r3, #2
 800d600:	440b      	add	r3, r1
 800d602:	331c      	adds	r3, #28
 800d604:	681a      	ldr	r2, [r3, #0]
 800d606:	78f9      	ldrb	r1, [r7, #3]
 800d608:	68b8      	ldr	r0, [r7, #8]
 800d60a:	460b      	mov	r3, r1
 800d60c:	00db      	lsls	r3, r3, #3
 800d60e:	1a5b      	subs	r3, r3, r1
 800d610:	009b      	lsls	r3, r3, #2
 800d612:	4403      	add	r3, r0
 800d614:	3344      	adds	r3, #68	; 0x44
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	fbb2 f1f3 	udiv	r1, r2, r3
 800d61c:	fb03 f301 	mul.w	r3, r3, r1
 800d620:	1ad3      	subs	r3, r2, r3
 800d622:	2b00      	cmp	r3, #0
 800d624:	d110      	bne.n	800d648 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d626:	78fa      	ldrb	r2, [r7, #3]
 800d628:	6879      	ldr	r1, [r7, #4]
 800d62a:	4613      	mov	r3, r2
 800d62c:	009b      	lsls	r3, r3, #2
 800d62e:	4413      	add	r3, r2
 800d630:	009b      	lsls	r3, r3, #2
 800d632:	440b      	add	r3, r1
 800d634:	331c      	adds	r3, #28
 800d636:	2200      	movs	r2, #0
 800d638:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800d63a:	78f9      	ldrb	r1, [r7, #3]
 800d63c:	2300      	movs	r3, #0
 800d63e:	2200      	movs	r2, #0
 800d640:	6878      	ldr	r0, [r7, #4]
 800d642:	f004 ffee 	bl	8012622 <USBD_LL_Transmit>
 800d646:	e003      	b.n	800d650 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2200      	movs	r2, #0
 800d64c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d650:	2300      	movs	r3, #0
 800d652:	e000      	b.n	800d656 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d654:	2302      	movs	r3, #2
  }
}
 800d656:	4618      	mov	r0, r3
 800d658:	3710      	adds	r7, #16
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}

0800d65e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d65e:	b580      	push	{r7, lr}
 800d660:	b084      	sub	sp, #16
 800d662:	af00      	add	r7, sp, #0
 800d664:	6078      	str	r0, [r7, #4]
 800d666:	460b      	mov	r3, r1
 800d668:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d670:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800d672:	78fb      	ldrb	r3, [r7, #3]
 800d674:	4619      	mov	r1, r3
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f005 f819 	bl	80126ae <USBD_LL_GetRxDataSize>
 800d67c:	4602      	mov	r2, r0
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00d      	beq.n	800d6aa <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d694:	68db      	ldr	r3, [r3, #12]
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d69c:	68fa      	ldr	r2, [r7, #12]
 800d69e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d6a2:	4611      	mov	r1, r2
 800d6a4:	4798      	blx	r3

    return USBD_OK;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	e000      	b.n	800d6ac <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d6aa:	2302      	movs	r3, #2
  }
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b084      	sub	sp, #16
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d6c2:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d015      	beq.n	800d6fa <USBD_CDC_EP0_RxReady+0x46>
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d6d4:	2bff      	cmp	r3, #255	; 0xff
 800d6d6:	d010      	beq.n	800d6fa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6de:	689b      	ldr	r3, [r3, #8]
 800d6e0:	68fa      	ldr	r2, [r7, #12]
 800d6e2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d6e6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d6e8:	68fa      	ldr	r2, [r7, #12]
 800d6ea:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d6ee:	b292      	uxth	r2, r2
 800d6f0:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	22ff      	movs	r2, #255	; 0xff
 800d6f6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d6fa:	2300      	movs	r3, #0
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3710      	adds	r7, #16
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}

0800d704 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800d704:	b480      	push	{r7}
 800d706:	b083      	sub	sp, #12
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2243      	movs	r2, #67	; 0x43
 800d710:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d712:	4b03      	ldr	r3, [pc, #12]	; (800d720 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d714:	4618      	mov	r0, r3
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr
 800d720:	20000d48 	.word	0x20000d48

0800d724 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2243      	movs	r2, #67	; 0x43
 800d730:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d732:	4b03      	ldr	r3, [pc, #12]	; (800d740 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d734:	4618      	mov	r0, r3
 800d736:	370c      	adds	r7, #12
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr
 800d740:	20000d04 	.word	0x20000d04

0800d744 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800d744:	b480      	push	{r7}
 800d746:	b083      	sub	sp, #12
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2243      	movs	r2, #67	; 0x43
 800d750:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d752:	4b03      	ldr	r3, [pc, #12]	; (800d760 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d754:	4618      	mov	r0, r3
 800d756:	370c      	adds	r7, #12
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	20000d8c 	.word	0x20000d8c

0800d764 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800d764:	b480      	push	{r7}
 800d766:	b083      	sub	sp, #12
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	220a      	movs	r2, #10
 800d770:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d772:	4b03      	ldr	r3, [pc, #12]	; (800d780 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d774:	4618      	mov	r0, r3
 800d776:	370c      	adds	r7, #12
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr
 800d780:	20000cc0 	.word	0x20000cc0

0800d784 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800d784:	b480      	push	{r7}
 800d786:	b085      	sub	sp, #20
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d78e:	2302      	movs	r3, #2
 800d790:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d005      	beq.n	800d7a4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	683a      	ldr	r2, [r7, #0]
 800d79c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d7a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3714      	adds	r7, #20
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr

0800d7b2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800d7b2:	b480      	push	{r7}
 800d7b4:	b087      	sub	sp, #28
 800d7b6:	af00      	add	r7, sp, #0
 800d7b8:	60f8      	str	r0, [r7, #12]
 800d7ba:	60b9      	str	r1, [r7, #8]
 800d7bc:	4613      	mov	r3, r2
 800d7be:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d7c6:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	68ba      	ldr	r2, [r7, #8]
 800d7cc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d7d0:	88fa      	ldrh	r2, [r7, #6]
 800d7d2:	697b      	ldr	r3, [r7, #20]
 800d7d4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800d7d8:	2300      	movs	r3, #0
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	371c      	adds	r7, #28
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr

0800d7e6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800d7e6:	b480      	push	{r7}
 800d7e8:	b085      	sub	sp, #20
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
 800d7ee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d7f6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	683a      	ldr	r2, [r7, #0]
 800d7fc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	3714      	adds	r7, #20
 800d806:	46bd      	mov	sp, r7
 800d808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80c:	4770      	bx	lr

0800d80e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d80e:	b580      	push	{r7, lr}
 800d810:	b084      	sub	sp, #16
 800d812:	af00      	add	r7, sp, #0
 800d814:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d81c:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d824:	2b00      	cmp	r3, #0
 800d826:	d01c      	beq.n	800d862 <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d115      	bne.n	800d85e <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	2201      	movs	r2, #1
 800d836:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d850:	b29b      	uxth	r3, r3
 800d852:	2181      	movs	r1, #129	; 0x81
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f004 fee4 	bl	8012622 <USBD_LL_Transmit>

      return USBD_OK;
 800d85a:	2300      	movs	r3, #0
 800d85c:	e002      	b.n	800d864 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800d85e:	2301      	movs	r3, #1
 800d860:	e000      	b.n	800d864 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800d862:	2302      	movs	r3, #2
  }
}
 800d864:	4618      	mov	r0, r3
 800d866:	3710      	adds	r7, #16
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}

0800d86c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d87a:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d882:	2b00      	cmp	r3, #0
 800d884:	d017      	beq.n	800d8b6 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	7c1b      	ldrb	r3, [r3, #16]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d109      	bne.n	800d8a2 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d894:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d898:	2101      	movs	r1, #1
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f004 fee4 	bl	8012668 <USBD_LL_PrepareReceive>
 800d8a0:	e007      	b.n	800d8b2 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d8a8:	2340      	movs	r3, #64	; 0x40
 800d8aa:	2101      	movs	r1, #1
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f004 fedb 	bl	8012668 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	e000      	b.n	800d8b8 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800d8b6:	2302      	movs	r3, #2
  }
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3710      	adds	r7, #16
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}

0800d8c0 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b084      	sub	sp, #16
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	60f8      	str	r0, [r7, #12]
 800d8c8:	60b9      	str	r1, [r7, #8]
 800d8ca:	4613      	mov	r3, r2
 800d8cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d101      	bne.n	800d8d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d8d4:	2302      	movs	r3, #2
 800d8d6:	e01a      	b.n	800d90e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d003      	beq.n	800d8ea <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d003      	beq.n	800d8f8 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	68ba      	ldr	r2, [r7, #8]
 800d8f4:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	79fa      	ldrb	r2, [r7, #7]
 800d904:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d906:	68f8      	ldr	r0, [r7, #12]
 800d908:	f004 fd56 	bl	80123b8 <USBD_LL_Init>

  return USBD_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3710      	adds	r7, #16
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}

0800d916 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d916:	b480      	push	{r7}
 800d918:	b085      	sub	sp, #20
 800d91a:	af00      	add	r7, sp, #0
 800d91c:	6078      	str	r0, [r7, #4]
 800d91e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800d920:	2300      	movs	r3, #0
 800d922:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d006      	beq.n	800d938 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	683a      	ldr	r2, [r7, #0]
 800d92e:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800d932:	2300      	movs	r3, #0
 800d934:	73fb      	strb	r3, [r7, #15]
 800d936:	e001      	b.n	800d93c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d938:	2302      	movs	r3, #2
 800d93a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3714      	adds	r7, #20
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr

0800d94a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800d94a:	b580      	push	{r7, lr}
 800d94c:	b082      	sub	sp, #8
 800d94e:	af00      	add	r7, sp, #0
 800d950:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d952:	6878      	ldr	r0, [r7, #4]
 800d954:	f004 fd7c 	bl	8012450 <USBD_LL_Start>

  return USBD_OK;
 800d958:	2300      	movs	r3, #0
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	3708      	adds	r7, #8
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}

0800d962 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800d962:	b480      	push	{r7}
 800d964:	b083      	sub	sp, #12
 800d966:	af00      	add	r7, sp, #0
 800d968:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d96a:	2300      	movs	r3, #0
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	370c      	adds	r7, #12
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr

0800d978 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b084      	sub	sp, #16
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	460b      	mov	r3, r1
 800d982:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800d984:	2302      	movs	r3, #2
 800d986:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d00c      	beq.n	800d9ac <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	78fa      	ldrb	r2, [r7, #3]
 800d99c:	4611      	mov	r1, r2
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	4798      	blx	r3
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d101      	bne.n	800d9ac <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3710      	adds	r7, #16
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}

0800d9b6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d9b6:	b580      	push	{r7, lr}
 800d9b8:	b082      	sub	sp, #8
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
 800d9be:	460b      	mov	r3, r1
 800d9c0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d9c8:	685b      	ldr	r3, [r3, #4]
 800d9ca:	78fa      	ldrb	r2, [r7, #3]
 800d9cc:	4611      	mov	r1, r2
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	4798      	blx	r3
  return USBD_OK;
 800d9d2:	2300      	movs	r3, #0
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	3708      	adds	r7, #8
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	bd80      	pop	{r7, pc}

0800d9dc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b082      	sub	sp, #8
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
 800d9e4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d9ec:	6839      	ldr	r1, [r7, #0]
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f000 fe94 	bl	800e71c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800da02:	461a      	mov	r2, r3
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800da10:	f003 031f 	and.w	r3, r3, #31
 800da14:	2b01      	cmp	r3, #1
 800da16:	d00c      	beq.n	800da32 <USBD_LL_SetupStage+0x56>
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d302      	bcc.n	800da22 <USBD_LL_SetupStage+0x46>
 800da1c:	2b02      	cmp	r3, #2
 800da1e:	d010      	beq.n	800da42 <USBD_LL_SetupStage+0x66>
 800da20:	e017      	b.n	800da52 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da28:	4619      	mov	r1, r3
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f000 fa04 	bl	800de38 <USBD_StdDevReq>
    break;
 800da30:	e01a      	b.n	800da68 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da38:	4619      	mov	r1, r3
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f000 fa66 	bl	800df0c <USBD_StdItfReq>
    break;
 800da40:	e012      	b.n	800da68 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da48:	4619      	mov	r1, r3
 800da4a:	6878      	ldr	r0, [r7, #4]
 800da4c:	f000 faa4 	bl	800df98 <USBD_StdEPReq>
    break;
 800da50:	e00a      	b.n	800da68 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800da58:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800da5c:	b2db      	uxtb	r3, r3
 800da5e:	4619      	mov	r1, r3
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	f004 fd55 	bl	8012510 <USBD_LL_StallEP>
    break;
 800da66:	bf00      	nop
  }

  return USBD_OK;
 800da68:	2300      	movs	r3, #0
}
 800da6a:	4618      	mov	r0, r3
 800da6c:	3708      	adds	r7, #8
 800da6e:	46bd      	mov	sp, r7
 800da70:	bd80      	pop	{r7, pc}

0800da72 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800da72:	b580      	push	{r7, lr}
 800da74:	b086      	sub	sp, #24
 800da76:	af00      	add	r7, sp, #0
 800da78:	60f8      	str	r0, [r7, #12]
 800da7a:	460b      	mov	r3, r1
 800da7c:	607a      	str	r2, [r7, #4]
 800da7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800da80:	7afb      	ldrb	r3, [r7, #11]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d14b      	bne.n	800db1e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800da8c:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800da94:	2b03      	cmp	r3, #3
 800da96:	d134      	bne.n	800db02 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	68da      	ldr	r2, [r3, #12]
 800da9c:	697b      	ldr	r3, [r7, #20]
 800da9e:	691b      	ldr	r3, [r3, #16]
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d919      	bls.n	800dad8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	68da      	ldr	r2, [r3, #12]
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	691b      	ldr	r3, [r3, #16]
 800daac:	1ad2      	subs	r2, r2, r3
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dab2:	697b      	ldr	r3, [r7, #20]
 800dab4:	68da      	ldr	r2, [r3, #12]
 800dab6:	697b      	ldr	r3, [r7, #20]
 800dab8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800daba:	429a      	cmp	r2, r3
 800dabc:	d203      	bcs.n	800dac6 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800dac2:	b29b      	uxth	r3, r3
 800dac4:	e002      	b.n	800dacc <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800daca:	b29b      	uxth	r3, r3
 800dacc:	461a      	mov	r2, r3
 800dace:	6879      	ldr	r1, [r7, #4]
 800dad0:	68f8      	ldr	r0, [r7, #12]
 800dad2:	f000 ff17 	bl	800e904 <USBD_CtlContinueRx>
 800dad6:	e038      	b.n	800db4a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dade:	691b      	ldr	r3, [r3, #16]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d00a      	beq.n	800dafa <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800daea:	2b03      	cmp	r3, #3
 800daec:	d105      	bne.n	800dafa <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800daf4:	691b      	ldr	r3, [r3, #16]
 800daf6:	68f8      	ldr	r0, [r7, #12]
 800daf8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800dafa:	68f8      	ldr	r0, [r7, #12]
 800dafc:	f000 ff14 	bl	800e928 <USBD_CtlSendStatus>
 800db00:	e023      	b.n	800db4a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800db08:	2b05      	cmp	r3, #5
 800db0a:	d11e      	bne.n	800db4a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	2200      	movs	r2, #0
 800db10:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800db14:	2100      	movs	r1, #0
 800db16:	68f8      	ldr	r0, [r7, #12]
 800db18:	f004 fcfa 	bl	8012510 <USBD_LL_StallEP>
 800db1c:	e015      	b.n	800db4a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db24:	699b      	ldr	r3, [r3, #24]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d00d      	beq.n	800db46 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800db30:	2b03      	cmp	r3, #3
 800db32:	d108      	bne.n	800db46 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db3a:	699b      	ldr	r3, [r3, #24]
 800db3c:	7afa      	ldrb	r2, [r7, #11]
 800db3e:	4611      	mov	r1, r2
 800db40:	68f8      	ldr	r0, [r7, #12]
 800db42:	4798      	blx	r3
 800db44:	e001      	b.n	800db4a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800db46:	2302      	movs	r3, #2
 800db48:	e000      	b.n	800db4c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800db4a:	2300      	movs	r3, #0
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3718      	adds	r7, #24
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b086      	sub	sp, #24
 800db58:	af00      	add	r7, sp, #0
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	460b      	mov	r3, r1
 800db5e:	607a      	str	r2, [r7, #4]
 800db60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800db62:	7afb      	ldrb	r3, [r7, #11]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d17f      	bne.n	800dc68 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	3314      	adds	r3, #20
 800db6c:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800db74:	2b02      	cmp	r3, #2
 800db76:	d15c      	bne.n	800dc32 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	68da      	ldr	r2, [r3, #12]
 800db7c:	697b      	ldr	r3, [r7, #20]
 800db7e:	691b      	ldr	r3, [r3, #16]
 800db80:	429a      	cmp	r2, r3
 800db82:	d915      	bls.n	800dbb0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	68da      	ldr	r2, [r3, #12]
 800db88:	697b      	ldr	r3, [r7, #20]
 800db8a:	691b      	ldr	r3, [r3, #16]
 800db8c:	1ad2      	subs	r2, r2, r3
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800db92:	697b      	ldr	r3, [r7, #20]
 800db94:	68db      	ldr	r3, [r3, #12]
 800db96:	b29b      	uxth	r3, r3
 800db98:	461a      	mov	r2, r3
 800db9a:	6879      	ldr	r1, [r7, #4]
 800db9c:	68f8      	ldr	r0, [r7, #12]
 800db9e:	f000 fe81 	bl	800e8a4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dba2:	2300      	movs	r3, #0
 800dba4:	2200      	movs	r2, #0
 800dba6:	2100      	movs	r1, #0
 800dba8:	68f8      	ldr	r0, [r7, #12]
 800dbaa:	f004 fd5d 	bl	8012668 <USBD_LL_PrepareReceive>
 800dbae:	e04e      	b.n	800dc4e <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	689b      	ldr	r3, [r3, #8]
 800dbb4:	697a      	ldr	r2, [r7, #20]
 800dbb6:	6912      	ldr	r2, [r2, #16]
 800dbb8:	fbb3 f1f2 	udiv	r1, r3, r2
 800dbbc:	fb02 f201 	mul.w	r2, r2, r1
 800dbc0:	1a9b      	subs	r3, r3, r2
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d11c      	bne.n	800dc00 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	689a      	ldr	r2, [r3, #8]
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d316      	bcc.n	800dc00 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	689a      	ldr	r2, [r3, #8]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	d20f      	bcs.n	800dc00 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	2100      	movs	r1, #0
 800dbe4:	68f8      	ldr	r0, [r7, #12]
 800dbe6:	f000 fe5d 	bl	800e8a4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	2200      	movs	r2, #0
 800dbee:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	2100      	movs	r1, #0
 800dbf8:	68f8      	ldr	r0, [r7, #12]
 800dbfa:	f004 fd35 	bl	8012668 <USBD_LL_PrepareReceive>
 800dbfe:	e026      	b.n	800dc4e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc06:	68db      	ldr	r3, [r3, #12]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d00a      	beq.n	800dc22 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dc12:	2b03      	cmp	r3, #3
 800dc14:	d105      	bne.n	800dc22 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc1c:	68db      	ldr	r3, [r3, #12]
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800dc22:	2180      	movs	r1, #128	; 0x80
 800dc24:	68f8      	ldr	r0, [r7, #12]
 800dc26:	f004 fc73 	bl	8012510 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800dc2a:	68f8      	ldr	r0, [r7, #12]
 800dc2c:	f000 fe8f 	bl	800e94e <USBD_CtlReceiveStatus>
 800dc30:	e00d      	b.n	800dc4e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dc38:	2b04      	cmp	r3, #4
 800dc3a:	d004      	beq.n	800dc46 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d103      	bne.n	800dc4e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800dc46:	2180      	movs	r1, #128	; 0x80
 800dc48:	68f8      	ldr	r0, [r7, #12]
 800dc4a:	f004 fc61 	bl	8012510 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800dc54:	2b01      	cmp	r3, #1
 800dc56:	d11d      	bne.n	800dc94 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800dc58:	68f8      	ldr	r0, [r7, #12]
 800dc5a:	f7ff fe82 	bl	800d962 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	2200      	movs	r2, #0
 800dc62:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800dc66:	e015      	b.n	800dc94 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc6e:	695b      	ldr	r3, [r3, #20]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d00d      	beq.n	800dc90 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800dc7a:	2b03      	cmp	r3, #3
 800dc7c:	d108      	bne.n	800dc90 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc84:	695b      	ldr	r3, [r3, #20]
 800dc86:	7afa      	ldrb	r2, [r7, #11]
 800dc88:	4611      	mov	r1, r2
 800dc8a:	68f8      	ldr	r0, [r7, #12]
 800dc8c:	4798      	blx	r3
 800dc8e:	e001      	b.n	800dc94 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dc90:	2302      	movs	r3, #2
 800dc92:	e000      	b.n	800dc96 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800dc94:	2300      	movs	r3, #0
}
 800dc96:	4618      	mov	r0, r3
 800dc98:	3718      	adds	r7, #24
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}

0800dc9e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800dc9e:	b580      	push	{r7, lr}
 800dca0:	b082      	sub	sp, #8
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dca6:	2340      	movs	r3, #64	; 0x40
 800dca8:	2200      	movs	r2, #0
 800dcaa:	2100      	movs	r1, #0
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f004 fbea 	bl	8012486 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2201      	movs	r2, #1
 800dcb6:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2240      	movs	r2, #64	; 0x40
 800dcbe:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcc2:	2340      	movs	r3, #64	; 0x40
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	2180      	movs	r1, #128	; 0x80
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f004 fbdc 	bl	8012486 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2201      	movs	r2, #1
 800dcd2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2240      	movs	r2, #64	; 0x40
 800dcd8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2201      	movs	r2, #1
 800dcde:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2200      	movs	r2, #0
 800dce6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2200      	movs	r2, #0
 800dcee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d009      	beq.n	800dd16 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	687a      	ldr	r2, [r7, #4]
 800dd0c:	6852      	ldr	r2, [r2, #4]
 800dd0e:	b2d2      	uxtb	r2, r2
 800dd10:	4611      	mov	r1, r2
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	4798      	blx	r3
  }

  return USBD_OK;
 800dd16:	2300      	movs	r3, #0
}
 800dd18:	4618      	mov	r0, r3
 800dd1a:	3708      	adds	r7, #8
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	460b      	mov	r3, r1
 800dd2a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	78fa      	ldrb	r2, [r7, #3]
 800dd30:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800dd32:	2300      	movs	r3, #0
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2204      	movs	r2, #4
 800dd58:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800dd5c:	2300      	movs	r3, #0
}
 800dd5e:	4618      	mov	r0, r3
 800dd60:	370c      	adds	r7, #12
 800dd62:	46bd      	mov	sp, r7
 800dd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd68:	4770      	bx	lr

0800dd6a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800dd6a:	b480      	push	{r7}
 800dd6c:	b083      	sub	sp, #12
 800dd6e:	af00      	add	r7, sp, #0
 800dd70:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800dd7e:	2300      	movs	r3, #0
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	370c      	adds	r7, #12
 800dd84:	46bd      	mov	sp, r7
 800dd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8a:	4770      	bx	lr

0800dd8c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b082      	sub	sp, #8
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dd9a:	2b03      	cmp	r3, #3
 800dd9c:	d10b      	bne.n	800ddb6 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dda4:	69db      	ldr	r3, [r3, #28]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d005      	beq.n	800ddb6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ddb0:	69db      	ldr	r3, [r3, #28]
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800ddb6:	2300      	movs	r3, #0
}
 800ddb8:	4618      	mov	r0, r3
 800ddba:	3708      	adds	r7, #8
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	460b      	mov	r3, r1
 800ddca:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ddcc:	2300      	movs	r3, #0
}
 800ddce:	4618      	mov	r0, r3
 800ddd0:	370c      	adds	r7, #12
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd8:	4770      	bx	lr

0800ddda <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800ddda:	b480      	push	{r7}
 800dddc:	b083      	sub	sp, #12
 800ddde:	af00      	add	r7, sp, #0
 800dde0:	6078      	str	r0, [r7, #4]
 800dde2:	460b      	mov	r3, r1
 800dde4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800dde6:	2300      	movs	r3, #0
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	370c      	adds	r7, #12
 800ddec:	46bd      	mov	sp, r7
 800ddee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf2:	4770      	bx	lr

0800ddf4 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ddfc:	2300      	movs	r3, #0
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	370c      	adds	r7, #12
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr

0800de0a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800de0a:	b580      	push	{r7, lr}
 800de0c:	b082      	sub	sp, #8
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2201      	movs	r2, #1
 800de16:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	687a      	ldr	r2, [r7, #4]
 800de24:	6852      	ldr	r2, [r2, #4]
 800de26:	b2d2      	uxtb	r2, r2
 800de28:	4611      	mov	r1, r2
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	4798      	blx	r3

  return USBD_OK;
 800de2e:	2300      	movs	r3, #0
}
 800de30:	4618      	mov	r0, r3
 800de32:	3708      	adds	r7, #8
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}

0800de38 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b084      	sub	sp, #16
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]
 800de40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800de42:	2300      	movs	r3, #0
 800de44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800de4e:	2b20      	cmp	r3, #32
 800de50:	d004      	beq.n	800de5c <USBD_StdDevReq+0x24>
 800de52:	2b40      	cmp	r3, #64	; 0x40
 800de54:	d002      	beq.n	800de5c <USBD_StdDevReq+0x24>
 800de56:	2b00      	cmp	r3, #0
 800de58:	d008      	beq.n	800de6c <USBD_StdDevReq+0x34>
 800de5a:	e04c      	b.n	800def6 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	6839      	ldr	r1, [r7, #0]
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	4798      	blx	r3
    break;
 800de6a:	e049      	b.n	800df00 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	785b      	ldrb	r3, [r3, #1]
 800de70:	2b09      	cmp	r3, #9
 800de72:	d83a      	bhi.n	800deea <USBD_StdDevReq+0xb2>
 800de74:	a201      	add	r2, pc, #4	; (adr r2, 800de7c <USBD_StdDevReq+0x44>)
 800de76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de7a:	bf00      	nop
 800de7c:	0800decd 	.word	0x0800decd
 800de80:	0800dee1 	.word	0x0800dee1
 800de84:	0800deeb 	.word	0x0800deeb
 800de88:	0800ded7 	.word	0x0800ded7
 800de8c:	0800deeb 	.word	0x0800deeb
 800de90:	0800deaf 	.word	0x0800deaf
 800de94:	0800dea5 	.word	0x0800dea5
 800de98:	0800deeb 	.word	0x0800deeb
 800de9c:	0800dec3 	.word	0x0800dec3
 800dea0:	0800deb9 	.word	0x0800deb9
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800dea4:	6839      	ldr	r1, [r7, #0]
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 f9d2 	bl	800e250 <USBD_GetDescriptor>
      break;
 800deac:	e022      	b.n	800def4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800deae:	6839      	ldr	r1, [r7, #0]
 800deb0:	6878      	ldr	r0, [r7, #4]
 800deb2:	f000 fac7 	bl	800e444 <USBD_SetAddress>
      break;
 800deb6:	e01d      	b.n	800def4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800deb8:	6839      	ldr	r1, [r7, #0]
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 fb04 	bl	800e4c8 <USBD_SetConfig>
      break;
 800dec0:	e018      	b.n	800def4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800dec2:	6839      	ldr	r1, [r7, #0]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 fb8d 	bl	800e5e4 <USBD_GetConfig>
      break;
 800deca:	e013      	b.n	800def4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800decc:	6839      	ldr	r1, [r7, #0]
 800dece:	6878      	ldr	r0, [r7, #4]
 800ded0:	f000 fbbc 	bl	800e64c <USBD_GetStatus>
      break;
 800ded4:	e00e      	b.n	800def4 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800ded6:	6839      	ldr	r1, [r7, #0]
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f000 fbea 	bl	800e6b2 <USBD_SetFeature>
      break;
 800dede:	e009      	b.n	800def4 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800dee0:	6839      	ldr	r1, [r7, #0]
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f000 fbf9 	bl	800e6da <USBD_ClrFeature>
      break;
 800dee8:	e004      	b.n	800def4 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800deea:	6839      	ldr	r1, [r7, #0]
 800deec:	6878      	ldr	r0, [r7, #4]
 800deee:	f000 fc52 	bl	800e796 <USBD_CtlError>
      break;
 800def2:	bf00      	nop
    }
    break;
 800def4:	e004      	b.n	800df00 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800def6:	6839      	ldr	r1, [r7, #0]
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f000 fc4c 	bl	800e796 <USBD_CtlError>
    break;
 800defe:	bf00      	nop
  }

  return ret;
 800df00:	7bfb      	ldrb	r3, [r7, #15]
}
 800df02:	4618      	mov	r0, r3
 800df04:	3710      	adds	r7, #16
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}
 800df0a:	bf00      	nop

0800df0c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b084      	sub	sp, #16
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
 800df14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df16:	2300      	movs	r3, #0
 800df18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800df22:	2b20      	cmp	r3, #32
 800df24:	d003      	beq.n	800df2e <USBD_StdItfReq+0x22>
 800df26:	2b40      	cmp	r3, #64	; 0x40
 800df28:	d001      	beq.n	800df2e <USBD_StdItfReq+0x22>
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d12a      	bne.n	800df84 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800df34:	3b01      	subs	r3, #1
 800df36:	2b02      	cmp	r3, #2
 800df38:	d81d      	bhi.n	800df76 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	889b      	ldrh	r3, [r3, #4]
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	2b01      	cmp	r3, #1
 800df42:	d813      	bhi.n	800df6c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800df4a:	689b      	ldr	r3, [r3, #8]
 800df4c:	6839      	ldr	r1, [r7, #0]
 800df4e:	6878      	ldr	r0, [r7, #4]
 800df50:	4798      	blx	r3
 800df52:	4603      	mov	r3, r0
 800df54:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	88db      	ldrh	r3, [r3, #6]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d110      	bne.n	800df80 <USBD_StdItfReq+0x74>
 800df5e:	7bfb      	ldrb	r3, [r7, #15]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d10d      	bne.n	800df80 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 fcdf 	bl	800e928 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800df6a:	e009      	b.n	800df80 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800df6c:	6839      	ldr	r1, [r7, #0]
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f000 fc11 	bl	800e796 <USBD_CtlError>
      break;
 800df74:	e004      	b.n	800df80 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800df76:	6839      	ldr	r1, [r7, #0]
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f000 fc0c 	bl	800e796 <USBD_CtlError>
      break;
 800df7e:	e000      	b.n	800df82 <USBD_StdItfReq+0x76>
      break;
 800df80:	bf00      	nop
    }
    break;
 800df82:	e004      	b.n	800df8e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800df84:	6839      	ldr	r1, [r7, #0]
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f000 fc05 	bl	800e796 <USBD_CtlError>
    break;
 800df8c:	bf00      	nop
  }

  return USBD_OK;
 800df8e:	2300      	movs	r3, #0
}
 800df90:	4618      	mov	r0, r3
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b084      	sub	sp, #16
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
 800dfa0:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	889b      	ldrh	r3, [r3, #4]
 800dfaa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	781b      	ldrb	r3, [r3, #0]
 800dfb0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dfb4:	2b20      	cmp	r3, #32
 800dfb6:	d004      	beq.n	800dfc2 <USBD_StdEPReq+0x2a>
 800dfb8:	2b40      	cmp	r3, #64	; 0x40
 800dfba:	d002      	beq.n	800dfc2 <USBD_StdEPReq+0x2a>
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d008      	beq.n	800dfd2 <USBD_StdEPReq+0x3a>
 800dfc0:	e13b      	b.n	800e23a <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dfc8:	689b      	ldr	r3, [r3, #8]
 800dfca:	6839      	ldr	r1, [r7, #0]
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	4798      	blx	r3
    break;
 800dfd0:	e138      	b.n	800e244 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	781b      	ldrb	r3, [r3, #0]
 800dfd6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dfda:	2b20      	cmp	r3, #32
 800dfdc:	d10a      	bne.n	800dff4 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	6839      	ldr	r1, [r7, #0]
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	4798      	blx	r3
 800dfec:	4603      	mov	r3, r0
 800dfee:	73fb      	strb	r3, [r7, #15]

      return ret;
 800dff0:	7bfb      	ldrb	r3, [r7, #15]
 800dff2:	e128      	b.n	800e246 <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	785b      	ldrb	r3, [r3, #1]
 800dff8:	2b01      	cmp	r3, #1
 800dffa:	d03e      	beq.n	800e07a <USBD_StdEPReq+0xe2>
 800dffc:	2b03      	cmp	r3, #3
 800dffe:	d002      	beq.n	800e006 <USBD_StdEPReq+0x6e>
 800e000:	2b00      	cmp	r3, #0
 800e002:	d070      	beq.n	800e0e6 <USBD_StdEPReq+0x14e>
 800e004:	e113      	b.n	800e22e <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e00c:	2b02      	cmp	r3, #2
 800e00e:	d002      	beq.n	800e016 <USBD_StdEPReq+0x7e>
 800e010:	2b03      	cmp	r3, #3
 800e012:	d015      	beq.n	800e040 <USBD_StdEPReq+0xa8>
 800e014:	e02b      	b.n	800e06e <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e016:	7bbb      	ldrb	r3, [r7, #14]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d00c      	beq.n	800e036 <USBD_StdEPReq+0x9e>
 800e01c:	7bbb      	ldrb	r3, [r7, #14]
 800e01e:	2b80      	cmp	r3, #128	; 0x80
 800e020:	d009      	beq.n	800e036 <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e022:	7bbb      	ldrb	r3, [r7, #14]
 800e024:	4619      	mov	r1, r3
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f004 fa72 	bl	8012510 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e02c:	2180      	movs	r1, #128	; 0x80
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f004 fa6e 	bl	8012510 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e034:	e020      	b.n	800e078 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800e036:	6839      	ldr	r1, [r7, #0]
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f000 fbac 	bl	800e796 <USBD_CtlError>
        break;
 800e03e:	e01b      	b.n	800e078 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	885b      	ldrh	r3, [r3, #2]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d10e      	bne.n	800e066 <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e048:	7bbb      	ldrb	r3, [r7, #14]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00b      	beq.n	800e066 <USBD_StdEPReq+0xce>
 800e04e:	7bbb      	ldrb	r3, [r7, #14]
 800e050:	2b80      	cmp	r3, #128	; 0x80
 800e052:	d008      	beq.n	800e066 <USBD_StdEPReq+0xce>
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	88db      	ldrh	r3, [r3, #6]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d104      	bne.n	800e066 <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800e05c:	7bbb      	ldrb	r3, [r7, #14]
 800e05e:	4619      	mov	r1, r3
 800e060:	6878      	ldr	r0, [r7, #4]
 800e062:	f004 fa55 	bl	8012510 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 fc5e 	bl	800e928 <USBD_CtlSendStatus>

        break;
 800e06c:	e004      	b.n	800e078 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800e06e:	6839      	ldr	r1, [r7, #0]
 800e070:	6878      	ldr	r0, [r7, #4]
 800e072:	f000 fb90 	bl	800e796 <USBD_CtlError>
        break;
 800e076:	bf00      	nop
      }
      break;
 800e078:	e0de      	b.n	800e238 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e080:	2b02      	cmp	r3, #2
 800e082:	d002      	beq.n	800e08a <USBD_StdEPReq+0xf2>
 800e084:	2b03      	cmp	r3, #3
 800e086:	d015      	beq.n	800e0b4 <USBD_StdEPReq+0x11c>
 800e088:	e026      	b.n	800e0d8 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e08a:	7bbb      	ldrb	r3, [r7, #14]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d00c      	beq.n	800e0aa <USBD_StdEPReq+0x112>
 800e090:	7bbb      	ldrb	r3, [r7, #14]
 800e092:	2b80      	cmp	r3, #128	; 0x80
 800e094:	d009      	beq.n	800e0aa <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e096:	7bbb      	ldrb	r3, [r7, #14]
 800e098:	4619      	mov	r1, r3
 800e09a:	6878      	ldr	r0, [r7, #4]
 800e09c:	f004 fa38 	bl	8012510 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e0a0:	2180      	movs	r1, #128	; 0x80
 800e0a2:	6878      	ldr	r0, [r7, #4]
 800e0a4:	f004 fa34 	bl	8012510 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e0a8:	e01c      	b.n	800e0e4 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800e0aa:	6839      	ldr	r1, [r7, #0]
 800e0ac:	6878      	ldr	r0, [r7, #4]
 800e0ae:	f000 fb72 	bl	800e796 <USBD_CtlError>
        break;
 800e0b2:	e017      	b.n	800e0e4 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	885b      	ldrh	r3, [r3, #2]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d112      	bne.n	800e0e2 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e0bc:	7bbb      	ldrb	r3, [r7, #14]
 800e0be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d004      	beq.n	800e0d0 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800e0c6:	7bbb      	ldrb	r3, [r7, #14]
 800e0c8:	4619      	mov	r1, r3
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f004 fa3f 	bl	801254e <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 fc29 	bl	800e928 <USBD_CtlSendStatus>
        }
        break;
 800e0d6:	e004      	b.n	800e0e2 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800e0d8:	6839      	ldr	r1, [r7, #0]
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f000 fb5b 	bl	800e796 <USBD_CtlError>
        break;
 800e0e0:	e000      	b.n	800e0e4 <USBD_StdEPReq+0x14c>
        break;
 800e0e2:	bf00      	nop
      }
      break;
 800e0e4:	e0a8      	b.n	800e238 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e0ec:	2b02      	cmp	r3, #2
 800e0ee:	d002      	beq.n	800e0f6 <USBD_StdEPReq+0x15e>
 800e0f0:	2b03      	cmp	r3, #3
 800e0f2:	d031      	beq.n	800e158 <USBD_StdEPReq+0x1c0>
 800e0f4:	e095      	b.n	800e222 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0f6:	7bbb      	ldrb	r3, [r7, #14]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d007      	beq.n	800e10c <USBD_StdEPReq+0x174>
 800e0fc:	7bbb      	ldrb	r3, [r7, #14]
 800e0fe:	2b80      	cmp	r3, #128	; 0x80
 800e100:	d004      	beq.n	800e10c <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800e102:	6839      	ldr	r1, [r7, #0]
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f000 fb46 	bl	800e796 <USBD_CtlError>
          break;
 800e10a:	e08f      	b.n	800e22c <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e10c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e110:	2b00      	cmp	r3, #0
 800e112:	da0b      	bge.n	800e12c <USBD_StdEPReq+0x194>
 800e114:	7bbb      	ldrb	r3, [r7, #14]
 800e116:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e11a:	4613      	mov	r3, r2
 800e11c:	009b      	lsls	r3, r3, #2
 800e11e:	4413      	add	r3, r2
 800e120:	009b      	lsls	r3, r3, #2
 800e122:	3310      	adds	r3, #16
 800e124:	687a      	ldr	r2, [r7, #4]
 800e126:	4413      	add	r3, r2
 800e128:	3304      	adds	r3, #4
 800e12a:	e00a      	b.n	800e142 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e12c:	7bbb      	ldrb	r3, [r7, #14]
 800e12e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e132:	4613      	mov	r3, r2
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	4413      	add	r3, r2
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e13e:	687a      	ldr	r2, [r7, #4]
 800e140:	4413      	add	r3, r2
 800e142:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800e144:	68bb      	ldr	r3, [r7, #8]
 800e146:	2200      	movs	r2, #0
 800e148:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	2202      	movs	r2, #2
 800e14e:	4619      	mov	r1, r3
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 fb8b 	bl	800e86c <USBD_CtlSendData>
          break;
 800e156:	e069      	b.n	800e22c <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800e158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	da11      	bge.n	800e184 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e160:	7bbb      	ldrb	r3, [r7, #14]
 800e162:	f003 020f 	and.w	r2, r3, #15
 800e166:	6879      	ldr	r1, [r7, #4]
 800e168:	4613      	mov	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	4413      	add	r3, r2
 800e16e:	009b      	lsls	r3, r3, #2
 800e170:	440b      	add	r3, r1
 800e172:	3318      	adds	r3, #24
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d117      	bne.n	800e1aa <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e17a:	6839      	ldr	r1, [r7, #0]
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	f000 fb0a 	bl	800e796 <USBD_CtlError>
            break;
 800e182:	e053      	b.n	800e22c <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e184:	7bbb      	ldrb	r3, [r7, #14]
 800e186:	f003 020f 	and.w	r2, r3, #15
 800e18a:	6879      	ldr	r1, [r7, #4]
 800e18c:	4613      	mov	r3, r2
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	4413      	add	r3, r2
 800e192:	009b      	lsls	r3, r3, #2
 800e194:	440b      	add	r3, r1
 800e196:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d104      	bne.n	800e1aa <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e1a0:	6839      	ldr	r1, [r7, #0]
 800e1a2:	6878      	ldr	r0, [r7, #4]
 800e1a4:	f000 faf7 	bl	800e796 <USBD_CtlError>
            break;
 800e1a8:	e040      	b.n	800e22c <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e1aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	da0b      	bge.n	800e1ca <USBD_StdEPReq+0x232>
 800e1b2:	7bbb      	ldrb	r3, [r7, #14]
 800e1b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e1b8:	4613      	mov	r3, r2
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	4413      	add	r3, r2
 800e1be:	009b      	lsls	r3, r3, #2
 800e1c0:	3310      	adds	r3, #16
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	3304      	adds	r3, #4
 800e1c8:	e00a      	b.n	800e1e0 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e1ca:	7bbb      	ldrb	r3, [r7, #14]
 800e1cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e1d0:	4613      	mov	r3, r2
 800e1d2:	009b      	lsls	r3, r3, #2
 800e1d4:	4413      	add	r3, r2
 800e1d6:	009b      	lsls	r3, r3, #2
 800e1d8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e1dc:	687a      	ldr	r2, [r7, #4]
 800e1de:	4413      	add	r3, r2
 800e1e0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e1e2:	7bbb      	ldrb	r3, [r7, #14]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d002      	beq.n	800e1ee <USBD_StdEPReq+0x256>
 800e1e8:	7bbb      	ldrb	r3, [r7, #14]
 800e1ea:	2b80      	cmp	r3, #128	; 0x80
 800e1ec:	d103      	bne.n	800e1f6 <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	601a      	str	r2, [r3, #0]
 800e1f4:	e00e      	b.n	800e214 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800e1f6:	7bbb      	ldrb	r3, [r7, #14]
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f004 f9c6 	bl	801258c <USBD_LL_IsStallEP>
 800e200:	4603      	mov	r3, r0
 800e202:	2b00      	cmp	r3, #0
 800e204:	d003      	beq.n	800e20e <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	2201      	movs	r2, #1
 800e20a:	601a      	str	r2, [r3, #0]
 800e20c:	e002      	b.n	800e214 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800e20e:	68bb      	ldr	r3, [r7, #8]
 800e210:	2200      	movs	r2, #0
 800e212:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	2202      	movs	r2, #2
 800e218:	4619      	mov	r1, r3
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f000 fb26 	bl	800e86c <USBD_CtlSendData>
          break;
 800e220:	e004      	b.n	800e22c <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800e222:	6839      	ldr	r1, [r7, #0]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 fab6 	bl	800e796 <USBD_CtlError>
        break;
 800e22a:	bf00      	nop
      }
      break;
 800e22c:	e004      	b.n	800e238 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800e22e:	6839      	ldr	r1, [r7, #0]
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f000 fab0 	bl	800e796 <USBD_CtlError>
      break;
 800e236:	bf00      	nop
    }
    break;
 800e238:	e004      	b.n	800e244 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800e23a:	6839      	ldr	r1, [r7, #0]
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f000 faaa 	bl	800e796 <USBD_CtlError>
    break;
 800e242:	bf00      	nop
  }

  return ret;
 800e244:	7bfb      	ldrb	r3, [r7, #15]
}
 800e246:	4618      	mov	r0, r3
 800e248:	3710      	adds	r7, #16
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd80      	pop	{r7, pc}
	...

0800e250 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800e250:	b580      	push	{r7, lr}
 800e252:	b084      	sub	sp, #16
 800e254:	af00      	add	r7, sp, #0
 800e256:	6078      	str	r0, [r7, #4]
 800e258:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	885b      	ldrh	r3, [r3, #2]
 800e25e:	0a1b      	lsrs	r3, r3, #8
 800e260:	b29b      	uxth	r3, r3
 800e262:	3b01      	subs	r3, #1
 800e264:	2b06      	cmp	r3, #6
 800e266:	f200 80c9 	bhi.w	800e3fc <USBD_GetDescriptor+0x1ac>
 800e26a:	a201      	add	r2, pc, #4	; (adr r2, 800e270 <USBD_GetDescriptor+0x20>)
 800e26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e270:	0800e28d 	.word	0x0800e28d
 800e274:	0800e2a5 	.word	0x0800e2a5
 800e278:	0800e2e5 	.word	0x0800e2e5
 800e27c:	0800e3fd 	.word	0x0800e3fd
 800e280:	0800e3fd 	.word	0x0800e3fd
 800e284:	0800e3a9 	.word	0x0800e3a9
 800e288:	0800e3cf 	.word	0x0800e3cf
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	7c12      	ldrb	r2, [r2, #16]
 800e298:	f107 010a 	add.w	r1, r7, #10
 800e29c:	4610      	mov	r0, r2
 800e29e:	4798      	blx	r3
 800e2a0:	60f8      	str	r0, [r7, #12]
    break;
 800e2a2:	e0b0      	b.n	800e406 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	7c1b      	ldrb	r3, [r3, #16]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d10d      	bne.n	800e2c8 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e2b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2b4:	f107 020a 	add.w	r2, r7, #10
 800e2b8:	4610      	mov	r0, r2
 800e2ba:	4798      	blx	r3
 800e2bc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	3301      	adds	r3, #1
 800e2c2:	2202      	movs	r2, #2
 800e2c4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e2c6:	e09e      	b.n	800e406 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2d0:	f107 020a 	add.w	r2, r7, #10
 800e2d4:	4610      	mov	r0, r2
 800e2d6:	4798      	blx	r3
 800e2d8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	3301      	adds	r3, #1
 800e2de:	2202      	movs	r2, #2
 800e2e0:	701a      	strb	r2, [r3, #0]
    break;
 800e2e2:	e090      	b.n	800e406 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	885b      	ldrh	r3, [r3, #2]
 800e2e8:	b2db      	uxtb	r3, r3
 800e2ea:	2b05      	cmp	r3, #5
 800e2ec:	d856      	bhi.n	800e39c <USBD_GetDescriptor+0x14c>
 800e2ee:	a201      	add	r2, pc, #4	; (adr r2, 800e2f4 <USBD_GetDescriptor+0xa4>)
 800e2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2f4:	0800e30d 	.word	0x0800e30d
 800e2f8:	0800e325 	.word	0x0800e325
 800e2fc:	0800e33d 	.word	0x0800e33d
 800e300:	0800e355 	.word	0x0800e355
 800e304:	0800e36d 	.word	0x0800e36d
 800e308:	0800e385 	.word	0x0800e385
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e312:	685b      	ldr	r3, [r3, #4]
 800e314:	687a      	ldr	r2, [r7, #4]
 800e316:	7c12      	ldrb	r2, [r2, #16]
 800e318:	f107 010a 	add.w	r1, r7, #10
 800e31c:	4610      	mov	r0, r2
 800e31e:	4798      	blx	r3
 800e320:	60f8      	str	r0, [r7, #12]
      break;
 800e322:	e040      	b.n	800e3a6 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e32a:	689b      	ldr	r3, [r3, #8]
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	7c12      	ldrb	r2, [r2, #16]
 800e330:	f107 010a 	add.w	r1, r7, #10
 800e334:	4610      	mov	r0, r2
 800e336:	4798      	blx	r3
 800e338:	60f8      	str	r0, [r7, #12]
      break;
 800e33a:	e034      	b.n	800e3a6 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e342:	68db      	ldr	r3, [r3, #12]
 800e344:	687a      	ldr	r2, [r7, #4]
 800e346:	7c12      	ldrb	r2, [r2, #16]
 800e348:	f107 010a 	add.w	r1, r7, #10
 800e34c:	4610      	mov	r0, r2
 800e34e:	4798      	blx	r3
 800e350:	60f8      	str	r0, [r7, #12]
      break;
 800e352:	e028      	b.n	800e3a6 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e35a:	691b      	ldr	r3, [r3, #16]
 800e35c:	687a      	ldr	r2, [r7, #4]
 800e35e:	7c12      	ldrb	r2, [r2, #16]
 800e360:	f107 010a 	add.w	r1, r7, #10
 800e364:	4610      	mov	r0, r2
 800e366:	4798      	blx	r3
 800e368:	60f8      	str	r0, [r7, #12]
      break;
 800e36a:	e01c      	b.n	800e3a6 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e372:	695b      	ldr	r3, [r3, #20]
 800e374:	687a      	ldr	r2, [r7, #4]
 800e376:	7c12      	ldrb	r2, [r2, #16]
 800e378:	f107 010a 	add.w	r1, r7, #10
 800e37c:	4610      	mov	r0, r2
 800e37e:	4798      	blx	r3
 800e380:	60f8      	str	r0, [r7, #12]
      break;
 800e382:	e010      	b.n	800e3a6 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e38a:	699b      	ldr	r3, [r3, #24]
 800e38c:	687a      	ldr	r2, [r7, #4]
 800e38e:	7c12      	ldrb	r2, [r2, #16]
 800e390:	f107 010a 	add.w	r1, r7, #10
 800e394:	4610      	mov	r0, r2
 800e396:	4798      	blx	r3
 800e398:	60f8      	str	r0, [r7, #12]
      break;
 800e39a:	e004      	b.n	800e3a6 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800e39c:	6839      	ldr	r1, [r7, #0]
 800e39e:	6878      	ldr	r0, [r7, #4]
 800e3a0:	f000 f9f9 	bl	800e796 <USBD_CtlError>
      return;
 800e3a4:	e04b      	b.n	800e43e <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800e3a6:	e02e      	b.n	800e406 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	7c1b      	ldrb	r3, [r3, #16]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d109      	bne.n	800e3c4 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e3b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3b8:	f107 020a 	add.w	r2, r7, #10
 800e3bc:	4610      	mov	r0, r2
 800e3be:	4798      	blx	r3
 800e3c0:	60f8      	str	r0, [r7, #12]
      break;
 800e3c2:	e020      	b.n	800e406 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e3c4:	6839      	ldr	r1, [r7, #0]
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f000 f9e5 	bl	800e796 <USBD_CtlError>
      return;
 800e3cc:	e037      	b.n	800e43e <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	7c1b      	ldrb	r3, [r3, #16]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d10d      	bne.n	800e3f2 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e3dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3de:	f107 020a 	add.w	r2, r7, #10
 800e3e2:	4610      	mov	r0, r2
 800e3e4:	4798      	blx	r3
 800e3e6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	3301      	adds	r3, #1
 800e3ec:	2207      	movs	r2, #7
 800e3ee:	701a      	strb	r2, [r3, #0]
      break;
 800e3f0:	e009      	b.n	800e406 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e3f2:	6839      	ldr	r1, [r7, #0]
 800e3f4:	6878      	ldr	r0, [r7, #4]
 800e3f6:	f000 f9ce 	bl	800e796 <USBD_CtlError>
      return;
 800e3fa:	e020      	b.n	800e43e <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800e3fc:	6839      	ldr	r1, [r7, #0]
 800e3fe:	6878      	ldr	r0, [r7, #4]
 800e400:	f000 f9c9 	bl	800e796 <USBD_CtlError>
    return;
 800e404:	e01b      	b.n	800e43e <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800e406:	897b      	ldrh	r3, [r7, #10]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d011      	beq.n	800e430 <USBD_GetDescriptor+0x1e0>
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	88db      	ldrh	r3, [r3, #6]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d00d      	beq.n	800e430 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	88da      	ldrh	r2, [r3, #6]
 800e418:	897b      	ldrh	r3, [r7, #10]
 800e41a:	4293      	cmp	r3, r2
 800e41c:	bf28      	it	cs
 800e41e:	4613      	movcs	r3, r2
 800e420:	b29b      	uxth	r3, r3
 800e422:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800e424:	897b      	ldrh	r3, [r7, #10]
 800e426:	461a      	mov	r2, r3
 800e428:	68f9      	ldr	r1, [r7, #12]
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f000 fa1e 	bl	800e86c <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	88db      	ldrh	r3, [r3, #6]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d102      	bne.n	800e43e <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 fa75 	bl	800e928 <USBD_CtlSendStatus>
  }
}
 800e43e:	3710      	adds	r7, #16
 800e440:	46bd      	mov	sp, r7
 800e442:	bd80      	pop	{r7, pc}

0800e444 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b084      	sub	sp, #16
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]
 800e44c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	889b      	ldrh	r3, [r3, #4]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d130      	bne.n	800e4b8 <USBD_SetAddress+0x74>
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	88db      	ldrh	r3, [r3, #6]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d12c      	bne.n	800e4b8 <USBD_SetAddress+0x74>
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	885b      	ldrh	r3, [r3, #2]
 800e462:	2b7f      	cmp	r3, #127	; 0x7f
 800e464:	d828      	bhi.n	800e4b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	885b      	ldrh	r3, [r3, #2]
 800e46a:	b2db      	uxtb	r3, r3
 800e46c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e470:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e478:	2b03      	cmp	r3, #3
 800e47a:	d104      	bne.n	800e486 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800e47c:	6839      	ldr	r1, [r7, #0]
 800e47e:	6878      	ldr	r0, [r7, #4]
 800e480:	f000 f989 	bl	800e796 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e484:	e01c      	b.n	800e4c0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	7bfa      	ldrb	r2, [r7, #15]
 800e48a:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e48e:	7bfb      	ldrb	r3, [r7, #15]
 800e490:	4619      	mov	r1, r3
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f004 f8a6 	bl	80125e4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e498:	6878      	ldr	r0, [r7, #4]
 800e49a:	f000 fa45 	bl	800e928 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e49e:	7bfb      	ldrb	r3, [r7, #15]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d004      	beq.n	800e4ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2202      	movs	r2, #2
 800e4a8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4ac:	e008      	b.n	800e4c0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4b6:	e003      	b.n	800e4c0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e4b8:	6839      	ldr	r1, [r7, #0]
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f000 f96b 	bl	800e796 <USBD_CtlError>
  }
}
 800e4c0:	bf00      	nop
 800e4c2:	3710      	adds	r7, #16
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	885b      	ldrh	r3, [r3, #2]
 800e4d6:	b2da      	uxtb	r2, r3
 800e4d8:	4b41      	ldr	r3, [pc, #260]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e4da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e4dc:	4b40      	ldr	r3, [pc, #256]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e4de:	781b      	ldrb	r3, [r3, #0]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d904      	bls.n	800e4ee <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e4e4:	6839      	ldr	r1, [r7, #0]
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 f955 	bl	800e796 <USBD_CtlError>
 800e4ec:	e075      	b.n	800e5da <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e4f4:	2b02      	cmp	r3, #2
 800e4f6:	d002      	beq.n	800e4fe <USBD_SetConfig+0x36>
 800e4f8:	2b03      	cmp	r3, #3
 800e4fa:	d023      	beq.n	800e544 <USBD_SetConfig+0x7c>
 800e4fc:	e062      	b.n	800e5c4 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800e4fe:	4b38      	ldr	r3, [pc, #224]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e500:	781b      	ldrb	r3, [r3, #0]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d01a      	beq.n	800e53c <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800e506:	4b36      	ldr	r3, [pc, #216]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	461a      	mov	r2, r3
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2203      	movs	r2, #3
 800e514:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e518:	4b31      	ldr	r3, [pc, #196]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	4619      	mov	r1, r3
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f7ff fa2a 	bl	800d978 <USBD_SetClassConfig>
 800e524:	4603      	mov	r3, r0
 800e526:	2b02      	cmp	r3, #2
 800e528:	d104      	bne.n	800e534 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800e52a:	6839      	ldr	r1, [r7, #0]
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f000 f932 	bl	800e796 <USBD_CtlError>
          return;
 800e532:	e052      	b.n	800e5da <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800e534:	6878      	ldr	r0, [r7, #4]
 800e536:	f000 f9f7 	bl	800e928 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e53a:	e04e      	b.n	800e5da <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e53c:	6878      	ldr	r0, [r7, #4]
 800e53e:	f000 f9f3 	bl	800e928 <USBD_CtlSendStatus>
      break;
 800e542:	e04a      	b.n	800e5da <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e544:	4b26      	ldr	r3, [pc, #152]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d112      	bne.n	800e572 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2202      	movs	r2, #2
 800e550:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800e554:	4b22      	ldr	r3, [pc, #136]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e556:	781b      	ldrb	r3, [r3, #0]
 800e558:	461a      	mov	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800e55e:	4b20      	ldr	r3, [pc, #128]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e560:	781b      	ldrb	r3, [r3, #0]
 800e562:	4619      	mov	r1, r3
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f7ff fa26 	bl	800d9b6 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f000 f9dc 	bl	800e928 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e570:	e033      	b.n	800e5da <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800e572:	4b1b      	ldr	r3, [pc, #108]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e574:	781b      	ldrb	r3, [r3, #0]
 800e576:	461a      	mov	r2, r3
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	685b      	ldr	r3, [r3, #4]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d01d      	beq.n	800e5bc <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	685b      	ldr	r3, [r3, #4]
 800e584:	b2db      	uxtb	r3, r3
 800e586:	4619      	mov	r1, r3
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f7ff fa14 	bl	800d9b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e58e:	4b14      	ldr	r3, [pc, #80]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	461a      	mov	r2, r3
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e598:	4b11      	ldr	r3, [pc, #68]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	4619      	mov	r1, r3
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f7ff f9ea 	bl	800d978 <USBD_SetClassConfig>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	2b02      	cmp	r3, #2
 800e5a8:	d104      	bne.n	800e5b4 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800e5aa:	6839      	ldr	r1, [r7, #0]
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f000 f8f2 	bl	800e796 <USBD_CtlError>
          return;
 800e5b2:	e012      	b.n	800e5da <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f000 f9b7 	bl	800e928 <USBD_CtlSendStatus>
      break;
 800e5ba:	e00e      	b.n	800e5da <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f000 f9b3 	bl	800e928 <USBD_CtlSendStatus>
      break;
 800e5c2:	e00a      	b.n	800e5da <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800e5c4:	6839      	ldr	r1, [r7, #0]
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 f8e5 	bl	800e796 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800e5cc:	4b04      	ldr	r3, [pc, #16]	; (800e5e0 <USBD_SetConfig+0x118>)
 800e5ce:	781b      	ldrb	r3, [r3, #0]
 800e5d0:	4619      	mov	r1, r3
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f7ff f9ef 	bl	800d9b6 <USBD_ClrClassConfig>
      break;
 800e5d8:	bf00      	nop
    }
  }
}
 800e5da:	3708      	adds	r7, #8
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}
 800e5e0:	20001484 	.word	0x20001484

0800e5e4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b082      	sub	sp, #8
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
 800e5ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	88db      	ldrh	r3, [r3, #6]
 800e5f2:	2b01      	cmp	r3, #1
 800e5f4:	d004      	beq.n	800e600 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800e5f6:	6839      	ldr	r1, [r7, #0]
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f000 f8cc 	bl	800e796 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800e5fe:	e021      	b.n	800e644 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e606:	2b01      	cmp	r3, #1
 800e608:	db17      	blt.n	800e63a <USBD_GetConfig+0x56>
 800e60a:	2b02      	cmp	r3, #2
 800e60c:	dd02      	ble.n	800e614 <USBD_GetConfig+0x30>
 800e60e:	2b03      	cmp	r3, #3
 800e610:	d00b      	beq.n	800e62a <USBD_GetConfig+0x46>
 800e612:	e012      	b.n	800e63a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2200      	movs	r2, #0
 800e618:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	3308      	adds	r3, #8
 800e61e:	2201      	movs	r2, #1
 800e620:	4619      	mov	r1, r3
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f000 f922 	bl	800e86c <USBD_CtlSendData>
      break;
 800e628:	e00c      	b.n	800e644 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3304      	adds	r3, #4
 800e62e:	2201      	movs	r2, #1
 800e630:	4619      	mov	r1, r3
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 f91a 	bl	800e86c <USBD_CtlSendData>
      break;
 800e638:	e004      	b.n	800e644 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800e63a:	6839      	ldr	r1, [r7, #0]
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f000 f8aa 	bl	800e796 <USBD_CtlError>
      break;
 800e642:	bf00      	nop
}
 800e644:	bf00      	nop
 800e646:	3708      	adds	r7, #8
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}

0800e64c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b082      	sub	sp, #8
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
 800e654:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e65c:	3b01      	subs	r3, #1
 800e65e:	2b02      	cmp	r3, #2
 800e660:	d81e      	bhi.n	800e6a0 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	88db      	ldrh	r3, [r3, #6]
 800e666:	2b02      	cmp	r3, #2
 800e668:	d004      	beq.n	800e674 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800e66a:	6839      	ldr	r1, [r7, #0]
 800e66c:	6878      	ldr	r0, [r7, #4]
 800e66e:	f000 f892 	bl	800e796 <USBD_CtlError>
      break;
 800e672:	e01a      	b.n	800e6aa <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	2201      	movs	r2, #1
 800e678:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800e680:	2b00      	cmp	r3, #0
 800e682:	d005      	beq.n	800e690 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	68db      	ldr	r3, [r3, #12]
 800e688:	f043 0202 	orr.w	r2, r3, #2
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	330c      	adds	r3, #12
 800e694:	2202      	movs	r2, #2
 800e696:	4619      	mov	r1, r3
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f000 f8e7 	bl	800e86c <USBD_CtlSendData>
    break;
 800e69e:	e004      	b.n	800e6aa <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800e6a0:	6839      	ldr	r1, [r7, #0]
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f000 f877 	bl	800e796 <USBD_CtlError>
    break;
 800e6a8:	bf00      	nop
  }
}
 800e6aa:	bf00      	nop
 800e6ac:	3708      	adds	r7, #8
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}

0800e6b2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e6b2:	b580      	push	{r7, lr}
 800e6b4:	b082      	sub	sp, #8
 800e6b6:	af00      	add	r7, sp, #0
 800e6b8:	6078      	str	r0, [r7, #4]
 800e6ba:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	885b      	ldrh	r3, [r3, #2]
 800e6c0:	2b01      	cmp	r3, #1
 800e6c2:	d106      	bne.n	800e6d2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2201      	movs	r2, #1
 800e6c8:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800e6cc:	6878      	ldr	r0, [r7, #4]
 800e6ce:	f000 f92b 	bl	800e928 <USBD_CtlSendStatus>
  }

}
 800e6d2:	bf00      	nop
 800e6d4:	3708      	adds	r7, #8
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}

0800e6da <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e6da:	b580      	push	{r7, lr}
 800e6dc:	b082      	sub	sp, #8
 800e6de:	af00      	add	r7, sp, #0
 800e6e0:	6078      	str	r0, [r7, #4]
 800e6e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e6ea:	3b01      	subs	r3, #1
 800e6ec:	2b02      	cmp	r3, #2
 800e6ee:	d80b      	bhi.n	800e708 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	885b      	ldrh	r3, [r3, #2]
 800e6f4:	2b01      	cmp	r3, #1
 800e6f6:	d10c      	bne.n	800e712 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f000 f911 	bl	800e928 <USBD_CtlSendStatus>
    }
    break;
 800e706:	e004      	b.n	800e712 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 f843 	bl	800e796 <USBD_CtlError>
    break;
 800e710:	e000      	b.n	800e714 <USBD_ClrFeature+0x3a>
    break;
 800e712:	bf00      	nop
  }
}
 800e714:	bf00      	nop
 800e716:	3708      	adds	r7, #8
 800e718:	46bd      	mov	sp, r7
 800e71a:	bd80      	pop	{r7, pc}

0800e71c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b083      	sub	sp, #12
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	781a      	ldrb	r2, [r3, #0]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	785a      	ldrb	r2, [r3, #1]
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	3302      	adds	r3, #2
 800e73a:	781b      	ldrb	r3, [r3, #0]
 800e73c:	b29a      	uxth	r2, r3
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	3303      	adds	r3, #3
 800e742:	781b      	ldrb	r3, [r3, #0]
 800e744:	b29b      	uxth	r3, r3
 800e746:	021b      	lsls	r3, r3, #8
 800e748:	b29b      	uxth	r3, r3
 800e74a:	4413      	add	r3, r2
 800e74c:	b29a      	uxth	r2, r3
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	3304      	adds	r3, #4
 800e756:	781b      	ldrb	r3, [r3, #0]
 800e758:	b29a      	uxth	r2, r3
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	3305      	adds	r3, #5
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	b29b      	uxth	r3, r3
 800e762:	021b      	lsls	r3, r3, #8
 800e764:	b29b      	uxth	r3, r3
 800e766:	4413      	add	r3, r2
 800e768:	b29a      	uxth	r2, r3
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800e76e:	683b      	ldr	r3, [r7, #0]
 800e770:	3306      	adds	r3, #6
 800e772:	781b      	ldrb	r3, [r3, #0]
 800e774:	b29a      	uxth	r2, r3
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	3307      	adds	r3, #7
 800e77a:	781b      	ldrb	r3, [r3, #0]
 800e77c:	b29b      	uxth	r3, r3
 800e77e:	021b      	lsls	r3, r3, #8
 800e780:	b29b      	uxth	r3, r3
 800e782:	4413      	add	r3, r2
 800e784:	b29a      	uxth	r2, r3
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	80da      	strh	r2, [r3, #6]

}
 800e78a:	bf00      	nop
 800e78c:	370c      	adds	r7, #12
 800e78e:	46bd      	mov	sp, r7
 800e790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e794:	4770      	bx	lr

0800e796 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e796:	b580      	push	{r7, lr}
 800e798:	b082      	sub	sp, #8
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
 800e79e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800e7a0:	2180      	movs	r1, #128	; 0x80
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f003 feb4 	bl	8012510 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	f003 feb0 	bl	8012510 <USBD_LL_StallEP>
}
 800e7b0:	bf00      	nop
 800e7b2:	3708      	adds	r7, #8
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}

0800e7b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b086      	sub	sp, #24
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	60f8      	str	r0, [r7, #12]
 800e7c0:	60b9      	str	r1, [r7, #8]
 800e7c2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d032      	beq.n	800e834 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e7ce:	68f8      	ldr	r0, [r7, #12]
 800e7d0:	f000 f834 	bl	800e83c <USBD_GetLen>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	3301      	adds	r3, #1
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	005b      	lsls	r3, r3, #1
 800e7dc:	b29a      	uxth	r2, r3
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e7e2:	7dfb      	ldrb	r3, [r7, #23]
 800e7e4:	1c5a      	adds	r2, r3, #1
 800e7e6:	75fa      	strb	r2, [r7, #23]
 800e7e8:	461a      	mov	r2, r3
 800e7ea:	68bb      	ldr	r3, [r7, #8]
 800e7ec:	4413      	add	r3, r2
 800e7ee:	687a      	ldr	r2, [r7, #4]
 800e7f0:	7812      	ldrb	r2, [r2, #0]
 800e7f2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e7f4:	7dfb      	ldrb	r3, [r7, #23]
 800e7f6:	1c5a      	adds	r2, r3, #1
 800e7f8:	75fa      	strb	r2, [r7, #23]
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	4413      	add	r3, r2
 800e800:	2203      	movs	r2, #3
 800e802:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e804:	e012      	b.n	800e82c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	1c5a      	adds	r2, r3, #1
 800e80a:	60fa      	str	r2, [r7, #12]
 800e80c:	7dfa      	ldrb	r2, [r7, #23]
 800e80e:	1c51      	adds	r1, r2, #1
 800e810:	75f9      	strb	r1, [r7, #23]
 800e812:	4611      	mov	r1, r2
 800e814:	68ba      	ldr	r2, [r7, #8]
 800e816:	440a      	add	r2, r1
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e81c:	7dfb      	ldrb	r3, [r7, #23]
 800e81e:	1c5a      	adds	r2, r3, #1
 800e820:	75fa      	strb	r2, [r7, #23]
 800e822:	461a      	mov	r2, r3
 800e824:	68bb      	ldr	r3, [r7, #8]
 800e826:	4413      	add	r3, r2
 800e828:	2200      	movs	r2, #0
 800e82a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	781b      	ldrb	r3, [r3, #0]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d1e8      	bne.n	800e806 <USBD_GetString+0x4e>
    }
  }
}
 800e834:	bf00      	nop
 800e836:	3718      	adds	r7, #24
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}

0800e83c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b085      	sub	sp, #20
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800e844:	2300      	movs	r3, #0
 800e846:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800e848:	e005      	b.n	800e856 <USBD_GetLen+0x1a>
    {
        len++;
 800e84a:	7bfb      	ldrb	r3, [r7, #15]
 800e84c:	3301      	adds	r3, #1
 800e84e:	73fb      	strb	r3, [r7, #15]
        buf++;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	3301      	adds	r3, #1
 800e854:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	781b      	ldrb	r3, [r3, #0]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d1f5      	bne.n	800e84a <USBD_GetLen+0xe>
    }

    return len;
 800e85e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e860:	4618      	mov	r0, r3
 800e862:	3714      	adds	r7, #20
 800e864:	46bd      	mov	sp, r7
 800e866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86a:	4770      	bx	lr

0800e86c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	4613      	mov	r3, r2
 800e878:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	2202      	movs	r2, #2
 800e87e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800e882:	88fa      	ldrh	r2, [r7, #6]
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e888:	88fa      	ldrh	r2, [r7, #6]
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e88e:	88fb      	ldrh	r3, [r7, #6]
 800e890:	68ba      	ldr	r2, [r7, #8]
 800e892:	2100      	movs	r1, #0
 800e894:	68f8      	ldr	r0, [r7, #12]
 800e896:	f003 fec4 	bl	8012622 <USBD_LL_Transmit>

  return USBD_OK;
 800e89a:	2300      	movs	r3, #0
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3710      	adds	r7, #16
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	60f8      	str	r0, [r7, #12]
 800e8ac:	60b9      	str	r1, [r7, #8]
 800e8ae:	4613      	mov	r3, r2
 800e8b0:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e8b2:	88fb      	ldrh	r3, [r7, #6]
 800e8b4:	68ba      	ldr	r2, [r7, #8]
 800e8b6:	2100      	movs	r1, #0
 800e8b8:	68f8      	ldr	r0, [r7, #12]
 800e8ba:	f003 feb2 	bl	8012622 <USBD_LL_Transmit>

  return USBD_OK;
 800e8be:	2300      	movs	r3, #0
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	3710      	adds	r7, #16
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}

0800e8c8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b084      	sub	sp, #16
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	2203      	movs	r2, #3
 800e8da:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800e8de:	88fa      	ldrh	r2, [r7, #6]
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800e8e6:	88fa      	ldrh	r2, [r7, #6]
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800e8ee:	88fb      	ldrh	r3, [r7, #6]
 800e8f0:	68ba      	ldr	r2, [r7, #8]
 800e8f2:	2100      	movs	r1, #0
 800e8f4:	68f8      	ldr	r0, [r7, #12]
 800e8f6:	f003 feb7 	bl	8012668 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e8fa:	2300      	movs	r3, #0
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3710      	adds	r7, #16
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}

0800e904 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	60f8      	str	r0, [r7, #12]
 800e90c:	60b9      	str	r1, [r7, #8]
 800e90e:	4613      	mov	r3, r2
 800e910:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e912:	88fb      	ldrh	r3, [r7, #6]
 800e914:	68ba      	ldr	r2, [r7, #8]
 800e916:	2100      	movs	r1, #0
 800e918:	68f8      	ldr	r0, [r7, #12]
 800e91a:	f003 fea5 	bl	8012668 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e91e:	2300      	movs	r3, #0
}
 800e920:	4618      	mov	r0, r3
 800e922:	3710      	adds	r7, #16
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b082      	sub	sp, #8
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2204      	movs	r2, #4
 800e934:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e938:	2300      	movs	r3, #0
 800e93a:	2200      	movs	r2, #0
 800e93c:	2100      	movs	r1, #0
 800e93e:	6878      	ldr	r0, [r7, #4]
 800e940:	f003 fe6f 	bl	8012622 <USBD_LL_Transmit>

  return USBD_OK;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	3708      	adds	r7, #8
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}

0800e94e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800e94e:	b580      	push	{r7, lr}
 800e950:	b082      	sub	sp, #8
 800e952:	af00      	add	r7, sp, #0
 800e954:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2205      	movs	r2, #5
 800e95a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e95e:	2300      	movs	r3, #0
 800e960:	2200      	movs	r2, #0
 800e962:	2100      	movs	r1, #0
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	f003 fe7f 	bl	8012668 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e96a:	2300      	movs	r3, #0
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3708      	adds	r7, #8
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e974:	b480      	push	{r7}
 800e976:	b085      	sub	sp, #20
 800e978:	af00      	add	r7, sp, #0
 800e97a:	4603      	mov	r3, r0
 800e97c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e97e:	2300      	movs	r3, #0
 800e980:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e986:	2b84      	cmp	r3, #132	; 0x84
 800e988:	d005      	beq.n	800e996 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e98a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	4413      	add	r3, r2
 800e992:	3303      	adds	r3, #3
 800e994:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e996:	68fb      	ldr	r3, [r7, #12]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3714      	adds	r7, #20
 800e99c:	46bd      	mov	sp, r7
 800e99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a2:	4770      	bx	lr

0800e9a4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	b083      	sub	sp, #12
 800e9a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9aa:	f3ef 8305 	mrs	r3, IPSR
 800e9ae:	607b      	str	r3, [r7, #4]
  return(result);
 800e9b0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	bf14      	ite	ne
 800e9b6:	2301      	movne	r3, #1
 800e9b8:	2300      	moveq	r3, #0
 800e9ba:	b2db      	uxtb	r3, r3
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	370c      	adds	r7, #12
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e9cc:	f001 fd56 	bl	801047c <vTaskStartScheduler>
  
  return osOK;
 800e9d0:	2300      	movs	r3, #0
}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	bd80      	pop	{r7, pc}

0800e9d6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e9d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9d8:	b089      	sub	sp, #36	; 0x24
 800e9da:	af04      	add	r7, sp, #16
 800e9dc:	6078      	str	r0, [r7, #4]
 800e9de:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	695b      	ldr	r3, [r3, #20]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d020      	beq.n	800ea2a <osThreadCreate+0x54>
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	699b      	ldr	r3, [r3, #24]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d01c      	beq.n	800ea2a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	685c      	ldr	r4, [r3, #4]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681d      	ldr	r5, [r3, #0]
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	691e      	ldr	r6, [r3, #16]
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7ff ffb6 	bl	800e974 <makeFreeRtosPriority>
 800ea08:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	695b      	ldr	r3, [r3, #20]
 800ea0e:	687a      	ldr	r2, [r7, #4]
 800ea10:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea12:	9202      	str	r2, [sp, #8]
 800ea14:	9301      	str	r3, [sp, #4]
 800ea16:	9100      	str	r1, [sp, #0]
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	4632      	mov	r2, r6
 800ea1c:	4629      	mov	r1, r5
 800ea1e:	4620      	mov	r0, r4
 800ea20:	f001 fb71 	bl	8010106 <xTaskCreateStatic>
 800ea24:	4603      	mov	r3, r0
 800ea26:	60fb      	str	r3, [r7, #12]
 800ea28:	e01c      	b.n	800ea64 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	685c      	ldr	r4, [r3, #4]
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea36:	b29e      	uxth	r6, r3
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7ff ff98 	bl	800e974 <makeFreeRtosPriority>
 800ea44:	4602      	mov	r2, r0
 800ea46:	f107 030c 	add.w	r3, r7, #12
 800ea4a:	9301      	str	r3, [sp, #4]
 800ea4c:	9200      	str	r2, [sp, #0]
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	4632      	mov	r2, r6
 800ea52:	4629      	mov	r1, r5
 800ea54:	4620      	mov	r0, r4
 800ea56:	f001 fbaf 	bl	80101b8 <xTaskCreate>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d001      	beq.n	800ea64 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ea60:	2300      	movs	r3, #0
 800ea62:	e000      	b.n	800ea66 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ea64:	68fb      	ldr	r3, [r7, #12]
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3714      	adds	r7, #20
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ea6e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ea6e:	b580      	push	{r7, lr}
 800ea70:	b084      	sub	sp, #16
 800ea72:	af00      	add	r7, sp, #0
 800ea74:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d001      	beq.n	800ea84 <osDelay+0x16>
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	e000      	b.n	800ea86 <osDelay+0x18>
 800ea84:	2301      	movs	r3, #1
 800ea86:	4618      	mov	r0, r3
 800ea88:	f001 fcc4 	bl	8010414 <vTaskDelay>
  
  return osOK;
 800ea8c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ea8e:	4618      	mov	r0, r3
 800ea90:	3710      	adds	r7, #16
 800ea92:	46bd      	mov	sp, r7
 800ea94:	bd80      	pop	{r7, pc}
	...

0800ea98 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b086      	sub	sp, #24
 800ea9c:	af02      	add	r7, sp, #8
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800eaaa:	f7ff ff7b 	bl	800e9a4 <inHandlerMode>
 800eaae:	4603      	mov	r3, r0
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d01c      	beq.n	800eaee <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 800eab4:	6839      	ldr	r1, [r7, #0]
 800eab6:	f107 0208 	add.w	r2, r7, #8
 800eaba:	f107 030c 	add.w	r3, r7, #12
 800eabe:	9300      	str	r3, [sp, #0]
 800eac0:	4613      	mov	r3, r2
 800eac2:	2201      	movs	r2, #1
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f002 fbab 	bl	8011220 <xTaskGenericNotifyFromISR>
 800eaca:	4603      	mov	r3, r0
 800eacc:	2b01      	cmp	r3, #1
 800eace:	d002      	beq.n	800ead6 <osSignalSet+0x3e>
      return 0x80000000;
 800ead0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ead4:	e019      	b.n	800eb0a <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d015      	beq.n	800eb08 <osSignalSet+0x70>
 800eadc:	4b0d      	ldr	r3, [pc, #52]	; (800eb14 <osSignalSet+0x7c>)
 800eade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eae2:	601a      	str	r2, [r3, #0]
 800eae4:	f3bf 8f4f 	dsb	sy
 800eae8:	f3bf 8f6f 	isb	sy
 800eaec:	e00c      	b.n	800eb08 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 800eaee:	6839      	ldr	r1, [r7, #0]
 800eaf0:	f107 0308 	add.w	r3, r7, #8
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f002 faf2 	bl	80110e0 <xTaskGenericNotify>
 800eafc:	4603      	mov	r3, r0
 800eafe:	2b01      	cmp	r3, #1
 800eb00:	d002      	beq.n	800eb08 <osSignalSet+0x70>
    return 0x80000000;
 800eb02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb06:	e000      	b.n	800eb0a <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 800eb08:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3710      	adds	r7, #16
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	e000ed04 	.word	0xe000ed04

0800eb18 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800eb18:	b590      	push	{r4, r7, lr}
 800eb1a:	b089      	sub	sp, #36	; 0x24
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	60b9      	str	r1, [r7, #8]
 800eb22:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 800eb24:	2300      	movs	r3, #0
 800eb26:	617b      	str	r3, [r7, #20]
  ticks = 0;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb32:	d103      	bne.n	800eb3c <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 800eb34:	f04f 33ff 	mov.w	r3, #4294967295
 800eb38:	61fb      	str	r3, [r7, #28]
 800eb3a:	e009      	b.n	800eb50 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d006      	beq.n	800eb50 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800eb46:	69fb      	ldr	r3, [r7, #28]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d101      	bne.n	800eb50 <osSignalWait+0x38>
      ticks = 1;
 800eb4c:	2301      	movs	r3, #1
 800eb4e:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 800eb50:	f7ff ff28 	bl	800e9a4 <inHandlerMode>
 800eb54:	4603      	mov	r3, r0
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d002      	beq.n	800eb60 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800eb5a:	2382      	movs	r3, #130	; 0x82
 800eb5c:	613b      	str	r3, [r7, #16]
 800eb5e:	e01b      	b.n	800eb98 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 800eb60:	68b9      	ldr	r1, [r7, #8]
 800eb62:	f107 0310 	add.w	r3, r7, #16
 800eb66:	1d1a      	adds	r2, r3, #4
 800eb68:	69fb      	ldr	r3, [r7, #28]
 800eb6a:	2000      	movs	r0, #0
 800eb6c:	f002 fa5e 	bl	801102c <xTaskNotifyWait>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b01      	cmp	r3, #1
 800eb74:	d008      	beq.n	800eb88 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800eb76:	69fb      	ldr	r3, [r7, #28]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d102      	bne.n	800eb82 <osSignalWait+0x6a>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	613b      	str	r3, [r7, #16]
 800eb80:	e00a      	b.n	800eb98 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 800eb82:	2340      	movs	r3, #64	; 0x40
 800eb84:	613b      	str	r3, [r7, #16]
 800eb86:	e007      	b.n	800eb98 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	da02      	bge.n	800eb94 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800eb8e:	2386      	movs	r3, #134	; 0x86
 800eb90:	613b      	str	r3, [r7, #16]
 800eb92:	e001      	b.n	800eb98 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 800eb94:	2308      	movs	r3, #8
 800eb96:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	461c      	mov	r4, r3
 800eb9c:	f107 0310 	add.w	r3, r7, #16
 800eba0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eba4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	3724      	adds	r7, #36	; 0x24
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd90      	pop	{r4, r7, pc}

0800ebb0 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b082      	sub	sp, #8
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d007      	beq.n	800ebd0 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	4619      	mov	r1, r3
 800ebc6:	2001      	movs	r0, #1
 800ebc8:	f000 fce0 	bl	800f58c <xQueueCreateMutexStatic>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	e003      	b.n	800ebd8 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800ebd0:	2001      	movs	r0, #1
 800ebd2:	f000 fcc3 	bl	800f55c <xQueueCreateMutex>
 800ebd6:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3708      	adds	r7, #8
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	bd80      	pop	{r7, pc}

0800ebe0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b084      	sub	sp, #16
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ebea:	2300      	movs	r3, #0
 800ebec:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d101      	bne.n	800ebf8 <osMutexWait+0x18>
    return osErrorParameter;
 800ebf4:	2380      	movs	r3, #128	; 0x80
 800ebf6:	e03a      	b.n	800ec6e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec02:	d103      	bne.n	800ec0c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800ec04:	f04f 33ff 	mov.w	r3, #4294967295
 800ec08:	60fb      	str	r3, [r7, #12]
 800ec0a:	e009      	b.n	800ec20 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d006      	beq.n	800ec20 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d101      	bne.n	800ec20 <osMutexWait+0x40>
      ticks = 1;
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ec20:	f7ff fec0 	bl	800e9a4 <inHandlerMode>
 800ec24:	4603      	mov	r3, r0
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d017      	beq.n	800ec5a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ec2a:	f107 0308 	add.w	r3, r7, #8
 800ec2e:	461a      	mov	r2, r3
 800ec30:	2100      	movs	r1, #0
 800ec32:	6878      	ldr	r0, [r7, #4]
 800ec34:	f001 f8c2 	bl	800fdbc <xQueueReceiveFromISR>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	2b01      	cmp	r3, #1
 800ec3c:	d001      	beq.n	800ec42 <osMutexWait+0x62>
      return osErrorOS;
 800ec3e:	23ff      	movs	r3, #255	; 0xff
 800ec40:	e015      	b.n	800ec6e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d011      	beq.n	800ec6c <osMutexWait+0x8c>
 800ec48:	4b0b      	ldr	r3, [pc, #44]	; (800ec78 <osMutexWait+0x98>)
 800ec4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec4e:	601a      	str	r2, [r3, #0]
 800ec50:	f3bf 8f4f 	dsb	sy
 800ec54:	f3bf 8f6f 	isb	sy
 800ec58:	e008      	b.n	800ec6c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800ec5a:	68f9      	ldr	r1, [r7, #12]
 800ec5c:	6878      	ldr	r0, [r7, #4]
 800ec5e:	f000 ffa5 	bl	800fbac <xQueueSemaphoreTake>
 800ec62:	4603      	mov	r3, r0
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d001      	beq.n	800ec6c <osMutexWait+0x8c>
    return osErrorOS;
 800ec68:	23ff      	movs	r3, #255	; 0xff
 800ec6a:	e000      	b.n	800ec6e <osMutexWait+0x8e>
  }
  
  return osOK;
 800ec6c:	2300      	movs	r3, #0
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	3710      	adds	r7, #16
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	e000ed04 	.word	0xe000ed04

0800ec7c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b084      	sub	sp, #16
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ec84:	2300      	movs	r3, #0
 800ec86:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ec88:	2300      	movs	r3, #0
 800ec8a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800ec8c:	f7ff fe8a 	bl	800e9a4 <inHandlerMode>
 800ec90:	4603      	mov	r3, r0
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d016      	beq.n	800ecc4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ec96:	f107 0308 	add.w	r3, r7, #8
 800ec9a:	4619      	mov	r1, r3
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f000 fe1f 	bl	800f8e0 <xQueueGiveFromISR>
 800eca2:	4603      	mov	r3, r0
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d001      	beq.n	800ecac <osMutexRelease+0x30>
      return osErrorOS;
 800eca8:	23ff      	movs	r3, #255	; 0xff
 800ecaa:	e017      	b.n	800ecdc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d013      	beq.n	800ecda <osMutexRelease+0x5e>
 800ecb2:	4b0c      	ldr	r3, [pc, #48]	; (800ece4 <osMutexRelease+0x68>)
 800ecb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ecb8:	601a      	str	r2, [r3, #0]
 800ecba:	f3bf 8f4f 	dsb	sy
 800ecbe:	f3bf 8f6f 	isb	sy
 800ecc2:	e00a      	b.n	800ecda <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	2100      	movs	r1, #0
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f000 fc7a 	bl	800f5c4 <xQueueGenericSend>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b01      	cmp	r3, #1
 800ecd4:	d001      	beq.n	800ecda <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800ecd6:	23ff      	movs	r3, #255	; 0xff
 800ecd8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800ecda:	68fb      	ldr	r3, [r7, #12]
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3710      	adds	r7, #16
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	e000ed04 	.word	0xe000ed04

0800ece8 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b086      	sub	sp, #24
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	685b      	ldr	r3, [r3, #4]
 800ecf4:	3303      	adds	r3, #3
 800ecf6:	f023 0303 	bic.w	r3, r3, #3
 800ecfa:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800ecfc:	2014      	movs	r0, #20
 800ecfe:	f002 fdff 	bl	8011900 <pvPortMalloc>
 800ed02:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d046      	beq.n	800ed98 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681a      	ldr	r2, [r3, #0]
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800ed12:	68fa      	ldr	r2, [r7, #12]
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	4618      	mov	r0, r3
 800ed24:	f002 fdec 	bl	8011900 <pvPortMalloc>
 800ed28:	4602      	mov	r2, r0
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d02b      	beq.n	800ed8e <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	68fa      	ldr	r2, [r7, #12]
 800ed3c:	fb02 f303 	mul.w	r3, r2, r3
 800ed40:	4618      	mov	r0, r3
 800ed42:	f002 fddd 	bl	8011900 <pvPortMalloc>
 800ed46:	4602      	mov	r2, r0
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800ed4c:	697b      	ldr	r3, [r7, #20]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d011      	beq.n	800ed78 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800ed54:	2300      	movs	r3, #0
 800ed56:	613b      	str	r3, [r7, #16]
 800ed58:	e008      	b.n	800ed6c <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	685a      	ldr	r2, [r3, #4]
 800ed5e:	693b      	ldr	r3, [r7, #16]
 800ed60:	4413      	add	r3, r2
 800ed62:	2200      	movs	r2, #0
 800ed64:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	3301      	adds	r3, #1
 800ed6a:	613b      	str	r3, [r7, #16]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	693a      	ldr	r2, [r7, #16]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d3f1      	bcc.n	800ed5a <osPoolCreate+0x72>
 800ed76:	e00f      	b.n	800ed98 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	685b      	ldr	r3, [r3, #4]
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f002 fe81 	bl	8011a84 <vPortFree>
        vPortFree(thePool);
 800ed82:	6978      	ldr	r0, [r7, #20]
 800ed84:	f002 fe7e 	bl	8011a84 <vPortFree>
        thePool = NULL;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	617b      	str	r3, [r7, #20]
 800ed8c:	e004      	b.n	800ed98 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800ed8e:	6978      	ldr	r0, [r7, #20]
 800ed90:	f002 fe78 	bl	8011a84 <vPortFree>
      thePool = NULL;
 800ed94:	2300      	movs	r3, #0
 800ed96:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800ed98:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3718      	adds	r7, #24
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}

0800eda2 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800eda2:	b580      	push	{r7, lr}
 800eda4:	b08a      	sub	sp, #40	; 0x28
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800edaa:	2300      	movs	r3, #0
 800edac:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 800edae:	2300      	movs	r3, #0
 800edb0:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800edb2:	f7ff fdf7 	bl	800e9a4 <inHandlerMode>
 800edb6:	4603      	mov	r3, r0
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00e      	beq.n	800edda <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800edbc:	f3ef 8211 	mrs	r2, BASEPRI
 800edc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edc4:	f383 8811 	msr	BASEPRI, r3
 800edc8:	f3bf 8f6f 	isb	sy
 800edcc:	f3bf 8f4f 	dsb	sy
 800edd0:	617a      	str	r2, [r7, #20]
 800edd2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800edd4:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 800edd6:	627b      	str	r3, [r7, #36]	; 0x24
 800edd8:	e001      	b.n	800edde <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800edda:	f002 fc77 	bl	80116cc <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800edde:	2300      	movs	r3, #0
 800ede0:	61fb      	str	r3, [r7, #28]
 800ede2:	e029      	b.n	800ee38 <osPoolAlloc+0x96>
    index = pool_id->currentIndex + i;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	691b      	ldr	r3, [r3, #16]
 800ede8:	69fa      	ldr	r2, [r7, #28]
 800edea:	4413      	add	r3, r2
 800edec:	61bb      	str	r3, [r7, #24]
    if (index >= pool_id->pool_sz) {
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	689b      	ldr	r3, [r3, #8]
 800edf2:	69ba      	ldr	r2, [r7, #24]
 800edf4:	429a      	cmp	r2, r3
 800edf6:	d301      	bcc.n	800edfc <osPoolAlloc+0x5a>
      index = 0;
 800edf8:	2300      	movs	r3, #0
 800edfa:	61bb      	str	r3, [r7, #24]
    }
    
    if (pool_id->markers[index] == 0) {
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	685a      	ldr	r2, [r3, #4]
 800ee00:	69bb      	ldr	r3, [r7, #24]
 800ee02:	4413      	add	r3, r2
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d113      	bne.n	800ee32 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	685a      	ldr	r2, [r3, #4]
 800ee0e:	69bb      	ldr	r3, [r7, #24]
 800ee10:	4413      	add	r3, r2
 800ee12:	2201      	movs	r2, #1
 800ee14:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	4619      	mov	r1, r3
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	69ba      	ldr	r2, [r7, #24]
 800ee22:	fb02 f303 	mul.w	r3, r2, r3
 800ee26:	440b      	add	r3, r1
 800ee28:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	69ba      	ldr	r2, [r7, #24]
 800ee2e:	611a      	str	r2, [r3, #16]
      break;
 800ee30:	e007      	b.n	800ee42 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	3301      	adds	r3, #1
 800ee36:	61fb      	str	r3, [r7, #28]
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	689b      	ldr	r3, [r3, #8]
 800ee3c:	69fa      	ldr	r2, [r7, #28]
 800ee3e:	429a      	cmp	r2, r3
 800ee40:	d3d0      	bcc.n	800ede4 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800ee42:	f7ff fdaf 	bl	800e9a4 <inHandlerMode>
 800ee46:	4603      	mov	r3, r0
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d005      	beq.n	800ee58 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800ee4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee4e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f383 8811 	msr	BASEPRI, r3
 800ee56:	e001      	b.n	800ee5c <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800ee58:	f002 fc66 	bl	8011728 <vPortExitCritical>
  }
  
  return p;
 800ee5c:	6a3b      	ldr	r3, [r7, #32]
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3728      	adds	r7, #40	; 0x28
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}

0800ee66 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800ee66:	b480      	push	{r7}
 800ee68:	b085      	sub	sp, #20
 800ee6a:	af00      	add	r7, sp, #0
 800ee6c:	6078      	str	r0, [r7, #4]
 800ee6e:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d101      	bne.n	800ee7a <osPoolFree+0x14>
    return osErrorParameter;
 800ee76:	2380      	movs	r3, #128	; 0x80
 800ee78:	e030      	b.n	800eedc <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d101      	bne.n	800ee84 <osPoolFree+0x1e>
    return osErrorParameter;
 800ee80:	2380      	movs	r3, #128	; 0x80
 800ee82:	e02b      	b.n	800eedc <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	683a      	ldr	r2, [r7, #0]
 800ee8a:	429a      	cmp	r2, r3
 800ee8c:	d201      	bcs.n	800ee92 <osPoolFree+0x2c>
    return osErrorParameter;
 800ee8e:	2380      	movs	r3, #128	; 0x80
 800ee90:	e024      	b.n	800eedc <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	6812      	ldr	r2, [r2, #0]
 800ee98:	1a9b      	subs	r3, r3, r2
 800ee9a:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	68da      	ldr	r2, [r3, #12]
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	fbb3 f1f2 	udiv	r1, r3, r2
 800eea6:	fb02 f201 	mul.w	r2, r2, r1
 800eeaa:	1a9b      	subs	r3, r3, r2
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d001      	beq.n	800eeb4 <osPoolFree+0x4e>
    return osErrorParameter;
 800eeb0:	2380      	movs	r3, #128	; 0x80
 800eeb2:	e013      	b.n	800eedc <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	68db      	ldr	r3, [r3, #12]
 800eeb8:	68fa      	ldr	r2, [r7, #12]
 800eeba:	fbb2 f3f3 	udiv	r3, r2, r3
 800eebe:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	689b      	ldr	r3, [r3, #8]
 800eec4:	68fa      	ldr	r2, [r7, #12]
 800eec6:	429a      	cmp	r2, r3
 800eec8:	d301      	bcc.n	800eece <osPoolFree+0x68>
    return osErrorParameter;
 800eeca:	2380      	movs	r3, #128	; 0x80
 800eecc:	e006      	b.n	800eedc <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	685a      	ldr	r2, [r3, #4]
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	4413      	add	r3, r2
 800eed6:	2200      	movs	r2, #0
 800eed8:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800eeda:	2300      	movs	r3, #0
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3714      	adds	r7, #20
 800eee0:	46bd      	mov	sp, r7
 800eee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee6:	4770      	bx	lr

0800eee8 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800eee8:	b590      	push	{r4, r7, lr}
 800eeea:	b087      	sub	sp, #28
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
 800eef0:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	60fb      	str	r3, [r7, #12]
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	685b      	ldr	r3, [r3, #4]
 800eefc:	613b      	str	r3, [r7, #16]
 800eefe:	2300      	movs	r3, #0
 800ef00:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	689c      	ldr	r4, [r3, #8]
 800ef06:	200c      	movs	r0, #12
 800ef08:	f002 fcfa 	bl	8011900 <pvPortMalloc>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	689b      	ldr	r3, [r3, #8]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d101      	bne.n	800ef1e <osMailCreate+0x36>
    return NULL;
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	e038      	b.n	800ef90 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	689b      	ldr	r3, [r3, #8]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	687a      	ldr	r2, [r7, #4]
 800ef26:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	6818      	ldr	r0, [r3, #0]
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	689b      	ldr	r3, [r3, #8]
 800ef30:	681c      	ldr	r4, [r3, #0]
 800ef32:	2200      	movs	r2, #0
 800ef34:	2104      	movs	r1, #4
 800ef36:	f000 fa9b 	bl	800f470 <xQueueGenericCreate>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	689b      	ldr	r3, [r3, #8]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	685b      	ldr	r3, [r3, #4]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d107      	bne.n	800ef5a <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4618      	mov	r0, r3
 800ef52:	f002 fd97 	bl	8011a84 <vPortFree>
    return NULL;
 800ef56:	2300      	movs	r3, #0
 800ef58:	e01a      	b.n	800ef90 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	689b      	ldr	r3, [r3, #8]
 800ef5e:	681c      	ldr	r4, [r3, #0]
 800ef60:	f107 030c 	add.w	r3, r7, #12
 800ef64:	4618      	mov	r0, r3
 800ef66:	f7ff febf 	bl	800ece8 <osPoolCreate>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	689b      	ldr	r3, [r3, #8]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	689b      	ldr	r3, [r3, #8]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d107      	bne.n	800ef8a <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	689b      	ldr	r3, [r3, #8]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	4618      	mov	r0, r3
 800ef82:	f002 fd7f 	bl	8011a84 <vPortFree>
    return NULL;
 800ef86:	2300      	movs	r3, #0
 800ef88:	e002      	b.n	800ef90 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	689b      	ldr	r3, [r3, #8]
 800ef8e:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800ef90:	4618      	mov	r0, r3
 800ef92:	371c      	adds	r7, #28
 800ef94:	46bd      	mov	sp, r7
 800ef96:	bd90      	pop	{r4, r7, pc}

0800ef98 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
 800efa0:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d101      	bne.n	800efac <osMailAlloc+0x14>
    return NULL;
 800efa8:	2300      	movs	r3, #0
 800efaa:	e006      	b.n	800efba <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	689b      	ldr	r3, [r3, #8]
 800efb0:	4618      	mov	r0, r3
 800efb2:	f7ff fef6 	bl	800eda2 <osPoolAlloc>
 800efb6:	60f8      	str	r0, [r7, #12]
  
  return p;
 800efb8:	68fb      	ldr	r3, [r7, #12]
}
 800efba:	4618      	mov	r0, r3
 800efbc:	3710      	adds	r7, #16
 800efbe:	46bd      	mov	sp, r7
 800efc0:	bd80      	pop	{r7, pc}
	...

0800efc4 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
 800efcc:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d101      	bne.n	800efd8 <osMailPut+0x14>
    return osErrorParameter;
 800efd4:	2380      	movs	r3, #128	; 0x80
 800efd6:	e02c      	b.n	800f032 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800efd8:	2300      	movs	r3, #0
 800efda:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800efdc:	f7ff fce2 	bl	800e9a4 <inHandlerMode>
 800efe0:	4603      	mov	r3, r0
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d018      	beq.n	800f018 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6858      	ldr	r0, [r3, #4]
 800efea:	f107 020c 	add.w	r2, r7, #12
 800efee:	4639      	mov	r1, r7
 800eff0:	2300      	movs	r3, #0
 800eff2:	f000 fbe1 	bl	800f7b8 <xQueueGenericSendFromISR>
 800eff6:	4603      	mov	r3, r0
 800eff8:	2b01      	cmp	r3, #1
 800effa:	d001      	beq.n	800f000 <osMailPut+0x3c>
      return osErrorOS;
 800effc:	23ff      	movs	r3, #255	; 0xff
 800effe:	e018      	b.n	800f032 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d014      	beq.n	800f030 <osMailPut+0x6c>
 800f006:	4b0d      	ldr	r3, [pc, #52]	; (800f03c <osMailPut+0x78>)
 800f008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f00c:	601a      	str	r2, [r3, #0]
 800f00e:	f3bf 8f4f 	dsb	sy
 800f012:	f3bf 8f6f 	isb	sy
 800f016:	e00b      	b.n	800f030 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	6858      	ldr	r0, [r3, #4]
 800f01c:	4639      	mov	r1, r7
 800f01e:	2300      	movs	r3, #0
 800f020:	2200      	movs	r2, #0
 800f022:	f000 facf 	bl	800f5c4 <xQueueGenericSend>
 800f026:	4603      	mov	r3, r0
 800f028:	2b01      	cmp	r3, #1
 800f02a:	d001      	beq.n	800f030 <osMailPut+0x6c>
      return osErrorOS;
 800f02c:	23ff      	movs	r3, #255	; 0xff
 800f02e:	e000      	b.n	800f032 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800f030:	2300      	movs	r3, #0
}
 800f032:	4618      	mov	r0, r3
 800f034:	3710      	adds	r7, #16
 800f036:	46bd      	mov	sp, r7
 800f038:	bd80      	pop	{r7, pc}
 800f03a:	bf00      	nop
 800f03c:	e000ed04 	.word	0xe000ed04

0800f040 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800f040:	b590      	push	{r4, r7, lr}
 800f042:	b08b      	sub	sp, #44	; 0x2c
 800f044:	af00      	add	r7, sp, #0
 800f046:	60f8      	str	r0, [r7, #12]
 800f048:	60b9      	str	r1, [r7, #8]
 800f04a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800f050:	68bb      	ldr	r3, [r7, #8]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d10a      	bne.n	800f06c <osMailGet+0x2c>
    event.status = osErrorParameter;
 800f056:	2380      	movs	r3, #128	; 0x80
 800f058:	617b      	str	r3, [r7, #20]
    return event;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	461c      	mov	r4, r3
 800f05e:	f107 0314 	add.w	r3, r7, #20
 800f062:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f066:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f06a:	e056      	b.n	800f11a <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f06c:	2300      	movs	r3, #0
 800f06e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f070:	2300      	movs	r3, #0
 800f072:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f07a:	d103      	bne.n	800f084 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 800f07c:	f04f 33ff 	mov.w	r3, #4294967295
 800f080:	627b      	str	r3, [r7, #36]	; 0x24
 800f082:	e009      	b.n	800f098 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d006      	beq.n	800f098 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800f08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f090:	2b00      	cmp	r3, #0
 800f092:	d101      	bne.n	800f098 <osMailGet+0x58>
      ticks = 1;
 800f094:	2301      	movs	r3, #1
 800f096:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f098:	f7ff fc84 	bl	800e9a4 <inHandlerMode>
 800f09c:	4603      	mov	r3, r0
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d01d      	beq.n	800f0de <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800f0a2:	68bb      	ldr	r3, [r7, #8]
 800f0a4:	6858      	ldr	r0, [r3, #4]
 800f0a6:	f107 0220 	add.w	r2, r7, #32
 800f0aa:	f107 0314 	add.w	r3, r7, #20
 800f0ae:	3304      	adds	r3, #4
 800f0b0:	4619      	mov	r1, r3
 800f0b2:	f000 fe83 	bl	800fdbc <xQueueReceiveFromISR>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d102      	bne.n	800f0c2 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800f0bc:	2320      	movs	r3, #32
 800f0be:	617b      	str	r3, [r7, #20]
 800f0c0:	e001      	b.n	800f0c6 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f0c6:	6a3b      	ldr	r3, [r7, #32]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d01e      	beq.n	800f10a <osMailGet+0xca>
 800f0cc:	4b15      	ldr	r3, [pc, #84]	; (800f124 <osMailGet+0xe4>)
 800f0ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	f3bf 8f4f 	dsb	sy
 800f0d8:	f3bf 8f6f 	isb	sy
 800f0dc:	e015      	b.n	800f10a <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800f0de:	68bb      	ldr	r3, [r7, #8]
 800f0e0:	6858      	ldr	r0, [r3, #4]
 800f0e2:	f107 0314 	add.w	r3, r7, #20
 800f0e6:	3304      	adds	r3, #4
 800f0e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	f000 fc82 	bl	800f9f4 <xQueueReceive>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d102      	bne.n	800f0fc <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800f0f6:	2320      	movs	r3, #32
 800f0f8:	617b      	str	r3, [r7, #20]
 800f0fa:	e006      	b.n	800f10a <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d101      	bne.n	800f106 <osMailGet+0xc6>
 800f102:	2300      	movs	r3, #0
 800f104:	e000      	b.n	800f108 <osMailGet+0xc8>
 800f106:	2340      	movs	r3, #64	; 0x40
 800f108:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	461c      	mov	r4, r3
 800f10e:	f107 0314 	add.w	r3, r7, #20
 800f112:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f11a:	68f8      	ldr	r0, [r7, #12]
 800f11c:	372c      	adds	r7, #44	; 0x2c
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd90      	pop	{r4, r7, pc}
 800f122:	bf00      	nop
 800f124:	e000ed04 	.word	0xe000ed04

0800f128 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b082      	sub	sp, #8
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
 800f130:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d101      	bne.n	800f13c <osMailFree+0x14>
    return osErrorParameter;
 800f138:	2380      	movs	r3, #128	; 0x80
 800f13a:	e006      	b.n	800f14a <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	689b      	ldr	r3, [r3, #8]
 800f140:	6839      	ldr	r1, [r7, #0]
 800f142:	4618      	mov	r0, r3
 800f144:	f7ff fe8f 	bl	800ee66 <osPoolFree>
 800f148:	4603      	mov	r3, r0
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3708      	adds	r7, #8
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}

0800f152 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f152:	b480      	push	{r7}
 800f154:	b083      	sub	sp, #12
 800f156:	af00      	add	r7, sp, #0
 800f158:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f103 0208 	add.w	r2, r3, #8
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	f04f 32ff 	mov.w	r2, #4294967295
 800f16a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f103 0208 	add.w	r2, r3, #8
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	f103 0208 	add.w	r2, r3, #8
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2200      	movs	r2, #0
 800f184:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f186:	bf00      	nop
 800f188:	370c      	adds	r7, #12
 800f18a:	46bd      	mov	sp, r7
 800f18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f190:	4770      	bx	lr

0800f192 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f192:	b480      	push	{r7}
 800f194:	b083      	sub	sp, #12
 800f196:	af00      	add	r7, sp, #0
 800f198:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	2200      	movs	r2, #0
 800f19e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f1a0:	bf00      	nop
 800f1a2:	370c      	adds	r7, #12
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1aa:	4770      	bx	lr

0800f1ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b085      	sub	sp, #20
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	685b      	ldr	r3, [r3, #4]
 800f1ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	68fa      	ldr	r2, [r7, #12]
 800f1c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	689a      	ldr	r2, [r3, #8]
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	689b      	ldr	r3, [r3, #8]
 800f1ce:	683a      	ldr	r2, [r7, #0]
 800f1d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	683a      	ldr	r2, [r7, #0]
 800f1d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	687a      	ldr	r2, [r7, #4]
 800f1dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	1c5a      	adds	r2, r3, #1
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	601a      	str	r2, [r3, #0]
}
 800f1e8:	bf00      	nop
 800f1ea:	3714      	adds	r7, #20
 800f1ec:	46bd      	mov	sp, r7
 800f1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f2:	4770      	bx	lr

0800f1f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f1f4:	b480      	push	{r7}
 800f1f6:	b085      	sub	sp, #20
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]
 800f1fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f20a:	d103      	bne.n	800f214 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	691b      	ldr	r3, [r3, #16]
 800f210:	60fb      	str	r3, [r7, #12]
 800f212:	e00c      	b.n	800f22e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	3308      	adds	r3, #8
 800f218:	60fb      	str	r3, [r7, #12]
 800f21a:	e002      	b.n	800f222 <vListInsert+0x2e>
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	685b      	ldr	r3, [r3, #4]
 800f220:	60fb      	str	r3, [r7, #12]
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	685b      	ldr	r3, [r3, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	68ba      	ldr	r2, [r7, #8]
 800f22a:	429a      	cmp	r2, r3
 800f22c:	d2f6      	bcs.n	800f21c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	685a      	ldr	r2, [r3, #4]
 800f232:	683b      	ldr	r3, [r7, #0]
 800f234:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	685b      	ldr	r3, [r3, #4]
 800f23a:	683a      	ldr	r2, [r7, #0]
 800f23c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	68fa      	ldr	r2, [r7, #12]
 800f242:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	683a      	ldr	r2, [r7, #0]
 800f248:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	687a      	ldr	r2, [r7, #4]
 800f24e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	1c5a      	adds	r2, r3, #1
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	601a      	str	r2, [r3, #0]
}
 800f25a:	bf00      	nop
 800f25c:	3714      	adds	r7, #20
 800f25e:	46bd      	mov	sp, r7
 800f260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f264:	4770      	bx	lr

0800f266 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f266:	b480      	push	{r7}
 800f268:	b085      	sub	sp, #20
 800f26a:	af00      	add	r7, sp, #0
 800f26c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	687a      	ldr	r2, [r7, #4]
 800f27a:	6892      	ldr	r2, [r2, #8]
 800f27c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	689b      	ldr	r3, [r3, #8]
 800f282:	687a      	ldr	r2, [r7, #4]
 800f284:	6852      	ldr	r2, [r2, #4]
 800f286:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	687a      	ldr	r2, [r7, #4]
 800f28e:	429a      	cmp	r2, r3
 800f290:	d103      	bne.n	800f29a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	689a      	ldr	r2, [r3, #8]
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	2200      	movs	r2, #0
 800f29e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	1e5a      	subs	r2, r3, #1
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	681b      	ldr	r3, [r3, #0]
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3714      	adds	r7, #20
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b8:	4770      	bx	lr
	...

0800f2bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b084      	sub	sp, #16
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d109      	bne.n	800f2e4 <xQueueGenericReset+0x28>
	__asm volatile
 800f2d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2d4:	f383 8811 	msr	BASEPRI, r3
 800f2d8:	f3bf 8f6f 	isb	sy
 800f2dc:	f3bf 8f4f 	dsb	sy
 800f2e0:	60bb      	str	r3, [r7, #8]
 800f2e2:	e7fe      	b.n	800f2e2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800f2e4:	f002 f9f2 	bl	80116cc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681a      	ldr	r2, [r3, #0]
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2f0:	68f9      	ldr	r1, [r7, #12]
 800f2f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f2f4:	fb01 f303 	mul.w	r3, r1, r3
 800f2f8:	441a      	add	r2, r3
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	2200      	movs	r2, #0
 800f302:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	681a      	ldr	r2, [r3, #0]
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f314:	3b01      	subs	r3, #1
 800f316:	68f9      	ldr	r1, [r7, #12]
 800f318:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f31a:	fb01 f303 	mul.w	r3, r1, r3
 800f31e:	441a      	add	r2, r3
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	22ff      	movs	r2, #255	; 0xff
 800f328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	22ff      	movs	r2, #255	; 0xff
 800f330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d114      	bne.n	800f364 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	691b      	ldr	r3, [r3, #16]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d01a      	beq.n	800f378 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	3310      	adds	r3, #16
 800f346:	4618      	mov	r0, r3
 800f348:	f001 fada 	bl	8010900 <xTaskRemoveFromEventList>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d012      	beq.n	800f378 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f352:	4b0d      	ldr	r3, [pc, #52]	; (800f388 <xQueueGenericReset+0xcc>)
 800f354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f358:	601a      	str	r2, [r3, #0]
 800f35a:	f3bf 8f4f 	dsb	sy
 800f35e:	f3bf 8f6f 	isb	sy
 800f362:	e009      	b.n	800f378 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	3310      	adds	r3, #16
 800f368:	4618      	mov	r0, r3
 800f36a:	f7ff fef2 	bl	800f152 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	3324      	adds	r3, #36	; 0x24
 800f372:	4618      	mov	r0, r3
 800f374:	f7ff feed 	bl	800f152 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f378:	f002 f9d6 	bl	8011728 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f37c:	2301      	movs	r3, #1
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3710      	adds	r7, #16
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}
 800f386:	bf00      	nop
 800f388:	e000ed04 	.word	0xe000ed04

0800f38c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b08e      	sub	sp, #56	; 0x38
 800f390:	af02      	add	r7, sp, #8
 800f392:	60f8      	str	r0, [r7, #12]
 800f394:	60b9      	str	r1, [r7, #8]
 800f396:	607a      	str	r2, [r7, #4]
 800f398:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d109      	bne.n	800f3b4 <xQueueGenericCreateStatic+0x28>
 800f3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3a4:	f383 8811 	msr	BASEPRI, r3
 800f3a8:	f3bf 8f6f 	isb	sy
 800f3ac:	f3bf 8f4f 	dsb	sy
 800f3b0:	62bb      	str	r3, [r7, #40]	; 0x28
 800f3b2:	e7fe      	b.n	800f3b2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d109      	bne.n	800f3ce <xQueueGenericCreateStatic+0x42>
 800f3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3be:	f383 8811 	msr	BASEPRI, r3
 800f3c2:	f3bf 8f6f 	isb	sy
 800f3c6:	f3bf 8f4f 	dsb	sy
 800f3ca:	627b      	str	r3, [r7, #36]	; 0x24
 800f3cc:	e7fe      	b.n	800f3cc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d002      	beq.n	800f3da <xQueueGenericCreateStatic+0x4e>
 800f3d4:	68bb      	ldr	r3, [r7, #8]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d001      	beq.n	800f3de <xQueueGenericCreateStatic+0x52>
 800f3da:	2301      	movs	r3, #1
 800f3dc:	e000      	b.n	800f3e0 <xQueueGenericCreateStatic+0x54>
 800f3de:	2300      	movs	r3, #0
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d109      	bne.n	800f3f8 <xQueueGenericCreateStatic+0x6c>
 800f3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e8:	f383 8811 	msr	BASEPRI, r3
 800f3ec:	f3bf 8f6f 	isb	sy
 800f3f0:	f3bf 8f4f 	dsb	sy
 800f3f4:	623b      	str	r3, [r7, #32]
 800f3f6:	e7fe      	b.n	800f3f6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d102      	bne.n	800f404 <xQueueGenericCreateStatic+0x78>
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d101      	bne.n	800f408 <xQueueGenericCreateStatic+0x7c>
 800f404:	2301      	movs	r3, #1
 800f406:	e000      	b.n	800f40a <xQueueGenericCreateStatic+0x7e>
 800f408:	2300      	movs	r3, #0
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d109      	bne.n	800f422 <xQueueGenericCreateStatic+0x96>
 800f40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f412:	f383 8811 	msr	BASEPRI, r3
 800f416:	f3bf 8f6f 	isb	sy
 800f41a:	f3bf 8f4f 	dsb	sy
 800f41e:	61fb      	str	r3, [r7, #28]
 800f420:	e7fe      	b.n	800f420 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f422:	2348      	movs	r3, #72	; 0x48
 800f424:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	2b48      	cmp	r3, #72	; 0x48
 800f42a:	d009      	beq.n	800f440 <xQueueGenericCreateStatic+0xb4>
 800f42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f430:	f383 8811 	msr	BASEPRI, r3
 800f434:	f3bf 8f6f 	isb	sy
 800f438:	f3bf 8f4f 	dsb	sy
 800f43c:	61bb      	str	r3, [r7, #24]
 800f43e:	e7fe      	b.n	800f43e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f446:	2b00      	cmp	r3, #0
 800f448:	d00d      	beq.n	800f466 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f44c:	2201      	movs	r2, #1
 800f44e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f452:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f458:	9300      	str	r3, [sp, #0]
 800f45a:	4613      	mov	r3, r2
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	68b9      	ldr	r1, [r7, #8]
 800f460:	68f8      	ldr	r0, [r7, #12]
 800f462:	f000 f842 	bl	800f4ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f468:	4618      	mov	r0, r3
 800f46a:	3730      	adds	r7, #48	; 0x30
 800f46c:	46bd      	mov	sp, r7
 800f46e:	bd80      	pop	{r7, pc}

0800f470 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f470:	b580      	push	{r7, lr}
 800f472:	b08a      	sub	sp, #40	; 0x28
 800f474:	af02      	add	r7, sp, #8
 800f476:	60f8      	str	r0, [r7, #12]
 800f478:	60b9      	str	r1, [r7, #8]
 800f47a:	4613      	mov	r3, r2
 800f47c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d109      	bne.n	800f498 <xQueueGenericCreate+0x28>
 800f484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f488:	f383 8811 	msr	BASEPRI, r3
 800f48c:	f3bf 8f6f 	isb	sy
 800f490:	f3bf 8f4f 	dsb	sy
 800f494:	613b      	str	r3, [r7, #16]
 800f496:	e7fe      	b.n	800f496 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d102      	bne.n	800f4a4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	61fb      	str	r3, [r7, #28]
 800f4a2:	e004      	b.n	800f4ae <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	68ba      	ldr	r2, [r7, #8]
 800f4a8:	fb02 f303 	mul.w	r3, r2, r3
 800f4ac:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800f4ae:	69fb      	ldr	r3, [r7, #28]
 800f4b0:	3348      	adds	r3, #72	; 0x48
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f002 fa24 	bl	8011900 <pvPortMalloc>
 800f4b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f4ba:	69bb      	ldr	r3, [r7, #24]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d00f      	beq.n	800f4e0 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800f4c0:	69bb      	ldr	r3, [r7, #24]
 800f4c2:	3348      	adds	r3, #72	; 0x48
 800f4c4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f4c6:	69bb      	ldr	r3, [r7, #24]
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f4ce:	79fa      	ldrb	r2, [r7, #7]
 800f4d0:	69bb      	ldr	r3, [r7, #24]
 800f4d2:	9300      	str	r3, [sp, #0]
 800f4d4:	4613      	mov	r3, r2
 800f4d6:	697a      	ldr	r2, [r7, #20]
 800f4d8:	68b9      	ldr	r1, [r7, #8]
 800f4da:	68f8      	ldr	r0, [r7, #12]
 800f4dc:	f000 f805 	bl	800f4ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f4e0:	69bb      	ldr	r3, [r7, #24]
	}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3720      	adds	r7, #32
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}

0800f4ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f4ea:	b580      	push	{r7, lr}
 800f4ec:	b084      	sub	sp, #16
 800f4ee:	af00      	add	r7, sp, #0
 800f4f0:	60f8      	str	r0, [r7, #12]
 800f4f2:	60b9      	str	r1, [r7, #8]
 800f4f4:	607a      	str	r2, [r7, #4]
 800f4f6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f4f8:	68bb      	ldr	r3, [r7, #8]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d103      	bne.n	800f506 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	69ba      	ldr	r2, [r7, #24]
 800f502:	601a      	str	r2, [r3, #0]
 800f504:	e002      	b.n	800f50c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f506:	69bb      	ldr	r3, [r7, #24]
 800f508:	687a      	ldr	r2, [r7, #4]
 800f50a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f50c:	69bb      	ldr	r3, [r7, #24]
 800f50e:	68fa      	ldr	r2, [r7, #12]
 800f510:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f512:	69bb      	ldr	r3, [r7, #24]
 800f514:	68ba      	ldr	r2, [r7, #8]
 800f516:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f518:	2101      	movs	r1, #1
 800f51a:	69b8      	ldr	r0, [r7, #24]
 800f51c:	f7ff fece 	bl	800f2bc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f520:	bf00      	nop
 800f522:	3710      	adds	r7, #16
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}

0800f528 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b082      	sub	sp, #8
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d00e      	beq.n	800f554 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2200      	movs	r2, #0
 800f53a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2200      	movs	r2, #0
 800f540:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2200      	movs	r2, #0
 800f546:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f548:	2300      	movs	r3, #0
 800f54a:	2200      	movs	r2, #0
 800f54c:	2100      	movs	r1, #0
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f000 f838 	bl	800f5c4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f554:	bf00      	nop
 800f556:	3708      	adds	r7, #8
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}

0800f55c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b086      	sub	sp, #24
 800f560:	af00      	add	r7, sp, #0
 800f562:	4603      	mov	r3, r0
 800f564:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f566:	2301      	movs	r3, #1
 800f568:	617b      	str	r3, [r7, #20]
 800f56a:	2300      	movs	r3, #0
 800f56c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f56e:	79fb      	ldrb	r3, [r7, #7]
 800f570:	461a      	mov	r2, r3
 800f572:	6939      	ldr	r1, [r7, #16]
 800f574:	6978      	ldr	r0, [r7, #20]
 800f576:	f7ff ff7b 	bl	800f470 <xQueueGenericCreate>
 800f57a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f57c:	68f8      	ldr	r0, [r7, #12]
 800f57e:	f7ff ffd3 	bl	800f528 <prvInitialiseMutex>

		return pxNewQueue;
 800f582:	68fb      	ldr	r3, [r7, #12]
	}
 800f584:	4618      	mov	r0, r3
 800f586:	3718      	adds	r7, #24
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}

0800f58c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b088      	sub	sp, #32
 800f590:	af02      	add	r7, sp, #8
 800f592:	4603      	mov	r3, r0
 800f594:	6039      	str	r1, [r7, #0]
 800f596:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f598:	2301      	movs	r3, #1
 800f59a:	617b      	str	r3, [r7, #20]
 800f59c:	2300      	movs	r3, #0
 800f59e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f5a0:	79fb      	ldrb	r3, [r7, #7]
 800f5a2:	9300      	str	r3, [sp, #0]
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	6939      	ldr	r1, [r7, #16]
 800f5aa:	6978      	ldr	r0, [r7, #20]
 800f5ac:	f7ff feee 	bl	800f38c <xQueueGenericCreateStatic>
 800f5b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f5b2:	68f8      	ldr	r0, [r7, #12]
 800f5b4:	f7ff ffb8 	bl	800f528 <prvInitialiseMutex>

		return pxNewQueue;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
	}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3718      	adds	r7, #24
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
	...

0800f5c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b08e      	sub	sp, #56	; 0x38
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	60f8      	str	r0, [r7, #12]
 800f5cc:	60b9      	str	r1, [r7, #8]
 800f5ce:	607a      	str	r2, [r7, #4]
 800f5d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d109      	bne.n	800f5f4 <xQueueGenericSend+0x30>
 800f5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5e4:	f383 8811 	msr	BASEPRI, r3
 800f5e8:	f3bf 8f6f 	isb	sy
 800f5ec:	f3bf 8f4f 	dsb	sy
 800f5f0:	62bb      	str	r3, [r7, #40]	; 0x28
 800f5f2:	e7fe      	b.n	800f5f2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f5f4:	68bb      	ldr	r3, [r7, #8]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d103      	bne.n	800f602 <xQueueGenericSend+0x3e>
 800f5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d101      	bne.n	800f606 <xQueueGenericSend+0x42>
 800f602:	2301      	movs	r3, #1
 800f604:	e000      	b.n	800f608 <xQueueGenericSend+0x44>
 800f606:	2300      	movs	r3, #0
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d109      	bne.n	800f620 <xQueueGenericSend+0x5c>
 800f60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f610:	f383 8811 	msr	BASEPRI, r3
 800f614:	f3bf 8f6f 	isb	sy
 800f618:	f3bf 8f4f 	dsb	sy
 800f61c:	627b      	str	r3, [r7, #36]	; 0x24
 800f61e:	e7fe      	b.n	800f61e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	2b02      	cmp	r3, #2
 800f624:	d103      	bne.n	800f62e <xQueueGenericSend+0x6a>
 800f626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f62a:	2b01      	cmp	r3, #1
 800f62c:	d101      	bne.n	800f632 <xQueueGenericSend+0x6e>
 800f62e:	2301      	movs	r3, #1
 800f630:	e000      	b.n	800f634 <xQueueGenericSend+0x70>
 800f632:	2300      	movs	r3, #0
 800f634:	2b00      	cmp	r3, #0
 800f636:	d109      	bne.n	800f64c <xQueueGenericSend+0x88>
 800f638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f63c:	f383 8811 	msr	BASEPRI, r3
 800f640:	f3bf 8f6f 	isb	sy
 800f644:	f3bf 8f4f 	dsb	sy
 800f648:	623b      	str	r3, [r7, #32]
 800f64a:	e7fe      	b.n	800f64a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f64c:	f001 fb14 	bl	8010c78 <xTaskGetSchedulerState>
 800f650:	4603      	mov	r3, r0
 800f652:	2b00      	cmp	r3, #0
 800f654:	d102      	bne.n	800f65c <xQueueGenericSend+0x98>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d101      	bne.n	800f660 <xQueueGenericSend+0x9c>
 800f65c:	2301      	movs	r3, #1
 800f65e:	e000      	b.n	800f662 <xQueueGenericSend+0x9e>
 800f660:	2300      	movs	r3, #0
 800f662:	2b00      	cmp	r3, #0
 800f664:	d109      	bne.n	800f67a <xQueueGenericSend+0xb6>
 800f666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f66a:	f383 8811 	msr	BASEPRI, r3
 800f66e:	f3bf 8f6f 	isb	sy
 800f672:	f3bf 8f4f 	dsb	sy
 800f676:	61fb      	str	r3, [r7, #28]
 800f678:	e7fe      	b.n	800f678 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f67a:	f002 f827 	bl	80116cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f686:	429a      	cmp	r2, r3
 800f688:	d302      	bcc.n	800f690 <xQueueGenericSend+0xcc>
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	2b02      	cmp	r3, #2
 800f68e:	d129      	bne.n	800f6e4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f690:	683a      	ldr	r2, [r7, #0]
 800f692:	68b9      	ldr	r1, [r7, #8]
 800f694:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f696:	f000 fc26 	bl	800fee6 <prvCopyDataToQueue>
 800f69a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f69e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d010      	beq.n	800f6c6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6a6:	3324      	adds	r3, #36	; 0x24
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f001 f929 	bl	8010900 <xTaskRemoveFromEventList>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d013      	beq.n	800f6dc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f6b4:	4b3f      	ldr	r3, [pc, #252]	; (800f7b4 <xQueueGenericSend+0x1f0>)
 800f6b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6ba:	601a      	str	r2, [r3, #0]
 800f6bc:	f3bf 8f4f 	dsb	sy
 800f6c0:	f3bf 8f6f 	isb	sy
 800f6c4:	e00a      	b.n	800f6dc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d007      	beq.n	800f6dc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f6cc:	4b39      	ldr	r3, [pc, #228]	; (800f7b4 <xQueueGenericSend+0x1f0>)
 800f6ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6d2:	601a      	str	r2, [r3, #0]
 800f6d4:	f3bf 8f4f 	dsb	sy
 800f6d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f6dc:	f002 f824 	bl	8011728 <vPortExitCritical>
				return pdPASS;
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	e063      	b.n	800f7ac <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d103      	bne.n	800f6f2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f6ea:	f002 f81d 	bl	8011728 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	e05c      	b.n	800f7ac <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f6f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d106      	bne.n	800f706 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f6f8:	f107 0314 	add.w	r3, r7, #20
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	f001 f961 	bl	80109c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f702:	2301      	movs	r3, #1
 800f704:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f706:	f002 f80f 	bl	8011728 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f70a:	f000 ff15 	bl	8010538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f70e:	f001 ffdd 	bl	80116cc <vPortEnterCritical>
 800f712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f714:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f718:	b25b      	sxtb	r3, r3
 800f71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f71e:	d103      	bne.n	800f728 <xQueueGenericSend+0x164>
 800f720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f722:	2200      	movs	r2, #0
 800f724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f72a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f72e:	b25b      	sxtb	r3, r3
 800f730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f734:	d103      	bne.n	800f73e <xQueueGenericSend+0x17a>
 800f736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f738:	2200      	movs	r2, #0
 800f73a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f73e:	f001 fff3 	bl	8011728 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f742:	1d3a      	adds	r2, r7, #4
 800f744:	f107 0314 	add.w	r3, r7, #20
 800f748:	4611      	mov	r1, r2
 800f74a:	4618      	mov	r0, r3
 800f74c:	f001 f950 	bl	80109f0 <xTaskCheckForTimeOut>
 800f750:	4603      	mov	r3, r0
 800f752:	2b00      	cmp	r3, #0
 800f754:	d124      	bne.n	800f7a0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f756:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f758:	f000 fcbd 	bl	80100d6 <prvIsQueueFull>
 800f75c:	4603      	mov	r3, r0
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d018      	beq.n	800f794 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f764:	3310      	adds	r3, #16
 800f766:	687a      	ldr	r2, [r7, #4]
 800f768:	4611      	mov	r1, r2
 800f76a:	4618      	mov	r0, r3
 800f76c:	f001 f8a4 	bl	80108b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f770:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f772:	f000 fc48 	bl	8010006 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f776:	f000 feed 	bl	8010554 <xTaskResumeAll>
 800f77a:	4603      	mov	r3, r0
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	f47f af7c 	bne.w	800f67a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800f782:	4b0c      	ldr	r3, [pc, #48]	; (800f7b4 <xQueueGenericSend+0x1f0>)
 800f784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f788:	601a      	str	r2, [r3, #0]
 800f78a:	f3bf 8f4f 	dsb	sy
 800f78e:	f3bf 8f6f 	isb	sy
 800f792:	e772      	b.n	800f67a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f796:	f000 fc36 	bl	8010006 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f79a:	f000 fedb 	bl	8010554 <xTaskResumeAll>
 800f79e:	e76c      	b.n	800f67a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f7a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7a2:	f000 fc30 	bl	8010006 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7a6:	f000 fed5 	bl	8010554 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f7aa:	2300      	movs	r3, #0
		}
	}
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3738      	adds	r7, #56	; 0x38
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}
 800f7b4:	e000ed04 	.word	0xe000ed04

0800f7b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b08e      	sub	sp, #56	; 0x38
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	60f8      	str	r0, [r7, #12]
 800f7c0:	60b9      	str	r1, [r7, #8]
 800f7c2:	607a      	str	r2, [r7, #4]
 800f7c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d109      	bne.n	800f7e4 <xQueueGenericSendFromISR+0x2c>
 800f7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7d4:	f383 8811 	msr	BASEPRI, r3
 800f7d8:	f3bf 8f6f 	isb	sy
 800f7dc:	f3bf 8f4f 	dsb	sy
 800f7e0:	627b      	str	r3, [r7, #36]	; 0x24
 800f7e2:	e7fe      	b.n	800f7e2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d103      	bne.n	800f7f2 <xQueueGenericSendFromISR+0x3a>
 800f7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d101      	bne.n	800f7f6 <xQueueGenericSendFromISR+0x3e>
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	e000      	b.n	800f7f8 <xQueueGenericSendFromISR+0x40>
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d109      	bne.n	800f810 <xQueueGenericSendFromISR+0x58>
 800f7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f800:	f383 8811 	msr	BASEPRI, r3
 800f804:	f3bf 8f6f 	isb	sy
 800f808:	f3bf 8f4f 	dsb	sy
 800f80c:	623b      	str	r3, [r7, #32]
 800f80e:	e7fe      	b.n	800f80e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	2b02      	cmp	r3, #2
 800f814:	d103      	bne.n	800f81e <xQueueGenericSendFromISR+0x66>
 800f816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f81a:	2b01      	cmp	r3, #1
 800f81c:	d101      	bne.n	800f822 <xQueueGenericSendFromISR+0x6a>
 800f81e:	2301      	movs	r3, #1
 800f820:	e000      	b.n	800f824 <xQueueGenericSendFromISR+0x6c>
 800f822:	2300      	movs	r3, #0
 800f824:	2b00      	cmp	r3, #0
 800f826:	d109      	bne.n	800f83c <xQueueGenericSendFromISR+0x84>
 800f828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f82c:	f383 8811 	msr	BASEPRI, r3
 800f830:	f3bf 8f6f 	isb	sy
 800f834:	f3bf 8f4f 	dsb	sy
 800f838:	61fb      	str	r3, [r7, #28]
 800f83a:	e7fe      	b.n	800f83a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f83c:	f002 f822 	bl	8011884 <vPortValidateInterruptPriority>
	__asm volatile
 800f840:	f3ef 8211 	mrs	r2, BASEPRI
 800f844:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f848:	f383 8811 	msr	BASEPRI, r3
 800f84c:	f3bf 8f6f 	isb	sy
 800f850:	f3bf 8f4f 	dsb	sy
 800f854:	61ba      	str	r2, [r7, #24]
 800f856:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f858:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f85a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f85c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f85e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f864:	429a      	cmp	r2, r3
 800f866:	d302      	bcc.n	800f86e <xQueueGenericSendFromISR+0xb6>
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	2b02      	cmp	r3, #2
 800f86c:	d12c      	bne.n	800f8c8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f870:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f878:	683a      	ldr	r2, [r7, #0]
 800f87a:	68b9      	ldr	r1, [r7, #8]
 800f87c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f87e:	f000 fb32 	bl	800fee6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f882:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f88a:	d112      	bne.n	800f8b2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f88e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f890:	2b00      	cmp	r3, #0
 800f892:	d016      	beq.n	800f8c2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f896:	3324      	adds	r3, #36	; 0x24
 800f898:	4618      	mov	r0, r3
 800f89a:	f001 f831 	bl	8010900 <xTaskRemoveFromEventList>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d00e      	beq.n	800f8c2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d00b      	beq.n	800f8c2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	2201      	movs	r2, #1
 800f8ae:	601a      	str	r2, [r3, #0]
 800f8b0:	e007      	b.n	800f8c2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f8b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f8b6:	3301      	adds	r3, #1
 800f8b8:	b2db      	uxtb	r3, r3
 800f8ba:	b25a      	sxtb	r2, r3
 800f8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f8c2:	2301      	movs	r3, #1
 800f8c4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800f8c6:	e001      	b.n	800f8cc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	637b      	str	r3, [r7, #52]	; 0x34
 800f8cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f8ce:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f8d0:	693b      	ldr	r3, [r7, #16]
 800f8d2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f8d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3738      	adds	r7, #56	; 0x38
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}

0800f8e0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	b08e      	sub	sp, #56	; 0x38
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	6078      	str	r0, [r7, #4]
 800f8e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d109      	bne.n	800f908 <xQueueGiveFromISR+0x28>
	__asm volatile
 800f8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f8:	f383 8811 	msr	BASEPRI, r3
 800f8fc:	f3bf 8f6f 	isb	sy
 800f900:	f3bf 8f4f 	dsb	sy
 800f904:	623b      	str	r3, [r7, #32]
 800f906:	e7fe      	b.n	800f906 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f90a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d009      	beq.n	800f924 <xQueueGiveFromISR+0x44>
 800f910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f914:	f383 8811 	msr	BASEPRI, r3
 800f918:	f3bf 8f6f 	isb	sy
 800f91c:	f3bf 8f4f 	dsb	sy
 800f920:	61fb      	str	r3, [r7, #28]
 800f922:	e7fe      	b.n	800f922 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800f924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d103      	bne.n	800f934 <xQueueGiveFromISR+0x54>
 800f92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f92e:	685b      	ldr	r3, [r3, #4]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d101      	bne.n	800f938 <xQueueGiveFromISR+0x58>
 800f934:	2301      	movs	r3, #1
 800f936:	e000      	b.n	800f93a <xQueueGiveFromISR+0x5a>
 800f938:	2300      	movs	r3, #0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d109      	bne.n	800f952 <xQueueGiveFromISR+0x72>
 800f93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f942:	f383 8811 	msr	BASEPRI, r3
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	f3bf 8f4f 	dsb	sy
 800f94e:	61bb      	str	r3, [r7, #24]
 800f950:	e7fe      	b.n	800f950 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f952:	f001 ff97 	bl	8011884 <vPortValidateInterruptPriority>
	__asm volatile
 800f956:	f3ef 8211 	mrs	r2, BASEPRI
 800f95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f95e:	f383 8811 	msr	BASEPRI, r3
 800f962:	f3bf 8f6f 	isb	sy
 800f966:	f3bf 8f4f 	dsb	sy
 800f96a:	617a      	str	r2, [r7, #20]
 800f96c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f96e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f970:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f976:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f97a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f97c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f97e:	429a      	cmp	r2, r3
 800f980:	d22b      	bcs.n	800f9da <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f984:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f98e:	1c5a      	adds	r2, r3, #1
 800f990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f992:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f994:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f99c:	d112      	bne.n	800f9c4 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d016      	beq.n	800f9d4 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9a8:	3324      	adds	r3, #36	; 0x24
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f000 ffa8 	bl	8010900 <xTaskRemoveFromEventList>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d00e      	beq.n	800f9d4 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f9b6:	683b      	ldr	r3, [r7, #0]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d00b      	beq.n	800f9d4 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	601a      	str	r2, [r3, #0]
 800f9c2:	e007      	b.n	800f9d4 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f9c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f9c8:	3301      	adds	r3, #1
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	b25a      	sxtb	r2, r3
 800f9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	637b      	str	r3, [r7, #52]	; 0x34
 800f9d8:	e001      	b.n	800f9de <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f9da:	2300      	movs	r3, #0
 800f9dc:	637b      	str	r3, [r7, #52]	; 0x34
 800f9de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9e0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f9e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3738      	adds	r7, #56	; 0x38
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}
	...

0800f9f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b08c      	sub	sp, #48	; 0x30
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	60b9      	str	r1, [r7, #8]
 800f9fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fa00:	2300      	movs	r3, #0
 800fa02:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fa08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d109      	bne.n	800fa22 <xQueueReceive+0x2e>
	__asm volatile
 800fa0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa12:	f383 8811 	msr	BASEPRI, r3
 800fa16:	f3bf 8f6f 	isb	sy
 800fa1a:	f3bf 8f4f 	dsb	sy
 800fa1e:	623b      	str	r3, [r7, #32]
 800fa20:	e7fe      	b.n	800fa20 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d103      	bne.n	800fa30 <xQueueReceive+0x3c>
 800fa28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d101      	bne.n	800fa34 <xQueueReceive+0x40>
 800fa30:	2301      	movs	r3, #1
 800fa32:	e000      	b.n	800fa36 <xQueueReceive+0x42>
 800fa34:	2300      	movs	r3, #0
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d109      	bne.n	800fa4e <xQueueReceive+0x5a>
 800fa3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa3e:	f383 8811 	msr	BASEPRI, r3
 800fa42:	f3bf 8f6f 	isb	sy
 800fa46:	f3bf 8f4f 	dsb	sy
 800fa4a:	61fb      	str	r3, [r7, #28]
 800fa4c:	e7fe      	b.n	800fa4c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fa4e:	f001 f913 	bl	8010c78 <xTaskGetSchedulerState>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d102      	bne.n	800fa5e <xQueueReceive+0x6a>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d101      	bne.n	800fa62 <xQueueReceive+0x6e>
 800fa5e:	2301      	movs	r3, #1
 800fa60:	e000      	b.n	800fa64 <xQueueReceive+0x70>
 800fa62:	2300      	movs	r3, #0
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d109      	bne.n	800fa7c <xQueueReceive+0x88>
 800fa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa6c:	f383 8811 	msr	BASEPRI, r3
 800fa70:	f3bf 8f6f 	isb	sy
 800fa74:	f3bf 8f4f 	dsb	sy
 800fa78:	61bb      	str	r3, [r7, #24]
 800fa7a:	e7fe      	b.n	800fa7a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800fa7c:	f001 fe26 	bl	80116cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa84:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d01f      	beq.n	800facc <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fa8c:	68b9      	ldr	r1, [r7, #8]
 800fa8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa90:	f000 fa93 	bl	800ffba <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fa94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa96:	1e5a      	subs	r2, r3, #1
 800fa98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa9a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa9e:	691b      	ldr	r3, [r3, #16]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d00f      	beq.n	800fac4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800faa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faa6:	3310      	adds	r3, #16
 800faa8:	4618      	mov	r0, r3
 800faaa:	f000 ff29 	bl	8010900 <xTaskRemoveFromEventList>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d007      	beq.n	800fac4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fab4:	4b3c      	ldr	r3, [pc, #240]	; (800fba8 <xQueueReceive+0x1b4>)
 800fab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800faba:	601a      	str	r2, [r3, #0]
 800fabc:	f3bf 8f4f 	dsb	sy
 800fac0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fac4:	f001 fe30 	bl	8011728 <vPortExitCritical>
				return pdPASS;
 800fac8:	2301      	movs	r3, #1
 800faca:	e069      	b.n	800fba0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d103      	bne.n	800fada <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fad2:	f001 fe29 	bl	8011728 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fad6:	2300      	movs	r3, #0
 800fad8:	e062      	b.n	800fba0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d106      	bne.n	800faee <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fae0:	f107 0310 	add.w	r3, r7, #16
 800fae4:	4618      	mov	r0, r3
 800fae6:	f000 ff6d 	bl	80109c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800faea:	2301      	movs	r3, #1
 800faec:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800faee:	f001 fe1b 	bl	8011728 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800faf2:	f000 fd21 	bl	8010538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800faf6:	f001 fde9 	bl	80116cc <vPortEnterCritical>
 800fafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fafc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb00:	b25b      	sxtb	r3, r3
 800fb02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb06:	d103      	bne.n	800fb10 <xQueueReceive+0x11c>
 800fb08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb16:	b25b      	sxtb	r3, r3
 800fb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb1c:	d103      	bne.n	800fb26 <xQueueReceive+0x132>
 800fb1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb20:	2200      	movs	r2, #0
 800fb22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb26:	f001 fdff 	bl	8011728 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fb2a:	1d3a      	adds	r2, r7, #4
 800fb2c:	f107 0310 	add.w	r3, r7, #16
 800fb30:	4611      	mov	r1, r2
 800fb32:	4618      	mov	r0, r3
 800fb34:	f000 ff5c 	bl	80109f0 <xTaskCheckForTimeOut>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d123      	bne.n	800fb86 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb40:	f000 fab3 	bl	80100aa <prvIsQueueEmpty>
 800fb44:	4603      	mov	r3, r0
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d017      	beq.n	800fb7a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fb4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb4c:	3324      	adds	r3, #36	; 0x24
 800fb4e:	687a      	ldr	r2, [r7, #4]
 800fb50:	4611      	mov	r1, r2
 800fb52:	4618      	mov	r0, r3
 800fb54:	f000 feb0 	bl	80108b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fb58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb5a:	f000 fa54 	bl	8010006 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fb5e:	f000 fcf9 	bl	8010554 <xTaskResumeAll>
 800fb62:	4603      	mov	r3, r0
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d189      	bne.n	800fa7c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800fb68:	4b0f      	ldr	r3, [pc, #60]	; (800fba8 <xQueueReceive+0x1b4>)
 800fb6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb6e:	601a      	str	r2, [r3, #0]
 800fb70:	f3bf 8f4f 	dsb	sy
 800fb74:	f3bf 8f6f 	isb	sy
 800fb78:	e780      	b.n	800fa7c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fb7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb7c:	f000 fa43 	bl	8010006 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fb80:	f000 fce8 	bl	8010554 <xTaskResumeAll>
 800fb84:	e77a      	b.n	800fa7c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fb86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb88:	f000 fa3d 	bl	8010006 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fb8c:	f000 fce2 	bl	8010554 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb92:	f000 fa8a 	bl	80100aa <prvIsQueueEmpty>
 800fb96:	4603      	mov	r3, r0
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	f43f af6f 	beq.w	800fa7c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fb9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800fba0:	4618      	mov	r0, r3
 800fba2:	3730      	adds	r7, #48	; 0x30
 800fba4:	46bd      	mov	sp, r7
 800fba6:	bd80      	pop	{r7, pc}
 800fba8:	e000ed04 	.word	0xe000ed04

0800fbac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b08e      	sub	sp, #56	; 0x38
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
 800fbb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fbbe:	2300      	movs	r3, #0
 800fbc0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fbc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d109      	bne.n	800fbdc <xQueueSemaphoreTake+0x30>
 800fbc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbcc:	f383 8811 	msr	BASEPRI, r3
 800fbd0:	f3bf 8f6f 	isb	sy
 800fbd4:	f3bf 8f4f 	dsb	sy
 800fbd8:	623b      	str	r3, [r7, #32]
 800fbda:	e7fe      	b.n	800fbda <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fbdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d009      	beq.n	800fbf8 <xQueueSemaphoreTake+0x4c>
 800fbe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbe8:	f383 8811 	msr	BASEPRI, r3
 800fbec:	f3bf 8f6f 	isb	sy
 800fbf0:	f3bf 8f4f 	dsb	sy
 800fbf4:	61fb      	str	r3, [r7, #28]
 800fbf6:	e7fe      	b.n	800fbf6 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fbf8:	f001 f83e 	bl	8010c78 <xTaskGetSchedulerState>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d102      	bne.n	800fc08 <xQueueSemaphoreTake+0x5c>
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d101      	bne.n	800fc0c <xQueueSemaphoreTake+0x60>
 800fc08:	2301      	movs	r3, #1
 800fc0a:	e000      	b.n	800fc0e <xQueueSemaphoreTake+0x62>
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d109      	bne.n	800fc26 <xQueueSemaphoreTake+0x7a>
 800fc12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc16:	f383 8811 	msr	BASEPRI, r3
 800fc1a:	f3bf 8f6f 	isb	sy
 800fc1e:	f3bf 8f4f 	dsb	sy
 800fc22:	61bb      	str	r3, [r7, #24]
 800fc24:	e7fe      	b.n	800fc24 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800fc26:	f001 fd51 	bl	80116cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fc2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc2e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fc30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d024      	beq.n	800fc80 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc38:	1e5a      	subs	r2, r3, #1
 800fc3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc3c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d104      	bne.n	800fc50 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800fc46:	f001 f9dd 	bl	8011004 <pvTaskIncrementMutexHeldCount>
 800fc4a:	4602      	mov	r2, r0
 800fc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc4e:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fc50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc52:	691b      	ldr	r3, [r3, #16]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d00f      	beq.n	800fc78 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fc58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc5a:	3310      	adds	r3, #16
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	f000 fe4f 	bl	8010900 <xTaskRemoveFromEventList>
 800fc62:	4603      	mov	r3, r0
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d007      	beq.n	800fc78 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fc68:	4b53      	ldr	r3, [pc, #332]	; (800fdb8 <xQueueSemaphoreTake+0x20c>)
 800fc6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc6e:	601a      	str	r2, [r3, #0]
 800fc70:	f3bf 8f4f 	dsb	sy
 800fc74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fc78:	f001 fd56 	bl	8011728 <vPortExitCritical>
				return pdPASS;
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	e096      	b.n	800fdae <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d110      	bne.n	800fca8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800fc86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d009      	beq.n	800fca0 <xQueueSemaphoreTake+0xf4>
 800fc8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc90:	f383 8811 	msr	BASEPRI, r3
 800fc94:	f3bf 8f6f 	isb	sy
 800fc98:	f3bf 8f4f 	dsb	sy
 800fc9c:	617b      	str	r3, [r7, #20]
 800fc9e:	e7fe      	b.n	800fc9e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fca0:	f001 fd42 	bl	8011728 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fca4:	2300      	movs	r3, #0
 800fca6:	e082      	b.n	800fdae <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d106      	bne.n	800fcbc <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fcae:	f107 030c 	add.w	r3, r7, #12
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f000 fe86 	bl	80109c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fcb8:	2301      	movs	r3, #1
 800fcba:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fcbc:	f001 fd34 	bl	8011728 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fcc0:	f000 fc3a 	bl	8010538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fcc4:	f001 fd02 	bl	80116cc <vPortEnterCritical>
 800fcc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fcce:	b25b      	sxtb	r3, r3
 800fcd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcd4:	d103      	bne.n	800fcde <xQueueSemaphoreTake+0x132>
 800fcd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcd8:	2200      	movs	r2, #0
 800fcda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fcde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fce0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fce4:	b25b      	sxtb	r3, r3
 800fce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcea:	d103      	bne.n	800fcf4 <xQueueSemaphoreTake+0x148>
 800fcec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcee:	2200      	movs	r2, #0
 800fcf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fcf4:	f001 fd18 	bl	8011728 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fcf8:	463a      	mov	r2, r7
 800fcfa:	f107 030c 	add.w	r3, r7, #12
 800fcfe:	4611      	mov	r1, r2
 800fd00:	4618      	mov	r0, r3
 800fd02:	f000 fe75 	bl	80109f0 <xTaskCheckForTimeOut>
 800fd06:	4603      	mov	r3, r0
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d132      	bne.n	800fd72 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd0e:	f000 f9cc 	bl	80100aa <prvIsQueueEmpty>
 800fd12:	4603      	mov	r3, r0
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d026      	beq.n	800fd66 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fd18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d109      	bne.n	800fd34 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800fd20:	f001 fcd4 	bl	80116cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800fd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	4618      	mov	r0, r3
 800fd2a:	f000 ffc3 	bl	8010cb4 <xTaskPriorityInherit>
 800fd2e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800fd30:	f001 fcfa 	bl	8011728 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fd34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd36:	3324      	adds	r3, #36	; 0x24
 800fd38:	683a      	ldr	r2, [r7, #0]
 800fd3a:	4611      	mov	r1, r2
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	f000 fdbb 	bl	80108b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fd42:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd44:	f000 f95f 	bl	8010006 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fd48:	f000 fc04 	bl	8010554 <xTaskResumeAll>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	f47f af69 	bne.w	800fc26 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800fd54:	4b18      	ldr	r3, [pc, #96]	; (800fdb8 <xQueueSemaphoreTake+0x20c>)
 800fd56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd5a:	601a      	str	r2, [r3, #0]
 800fd5c:	f3bf 8f4f 	dsb	sy
 800fd60:	f3bf 8f6f 	isb	sy
 800fd64:	e75f      	b.n	800fc26 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fd66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd68:	f000 f94d 	bl	8010006 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fd6c:	f000 fbf2 	bl	8010554 <xTaskResumeAll>
 800fd70:	e759      	b.n	800fc26 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800fd72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd74:	f000 f947 	bl	8010006 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fd78:	f000 fbec 	bl	8010554 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd7e:	f000 f994 	bl	80100aa <prvIsQueueEmpty>
 800fd82:	4603      	mov	r3, r0
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	f43f af4e 	beq.w	800fc26 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800fd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d00d      	beq.n	800fdac <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800fd90:	f001 fc9c 	bl	80116cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fd94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd96:	f000 f88e 	bl	800feb6 <prvGetDisinheritPriorityAfterTimeout>
 800fd9a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800fd9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd9e:	685b      	ldr	r3, [r3, #4]
 800fda0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fda2:	4618      	mov	r0, r3
 800fda4:	f001 f890 	bl	8010ec8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800fda8:	f001 fcbe 	bl	8011728 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fdac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	3738      	adds	r7, #56	; 0x38
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	bd80      	pop	{r7, pc}
 800fdb6:	bf00      	nop
 800fdb8:	e000ed04 	.word	0xe000ed04

0800fdbc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b08e      	sub	sp, #56	; 0x38
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	60f8      	str	r0, [r7, #12]
 800fdc4:	60b9      	str	r1, [r7, #8]
 800fdc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d109      	bne.n	800fde6 <xQueueReceiveFromISR+0x2a>
 800fdd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdd6:	f383 8811 	msr	BASEPRI, r3
 800fdda:	f3bf 8f6f 	isb	sy
 800fdde:	f3bf 8f4f 	dsb	sy
 800fde2:	623b      	str	r3, [r7, #32]
 800fde4:	e7fe      	b.n	800fde4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d103      	bne.n	800fdf4 <xQueueReceiveFromISR+0x38>
 800fdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d101      	bne.n	800fdf8 <xQueueReceiveFromISR+0x3c>
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	e000      	b.n	800fdfa <xQueueReceiveFromISR+0x3e>
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d109      	bne.n	800fe12 <xQueueReceiveFromISR+0x56>
 800fdfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe02:	f383 8811 	msr	BASEPRI, r3
 800fe06:	f3bf 8f6f 	isb	sy
 800fe0a:	f3bf 8f4f 	dsb	sy
 800fe0e:	61fb      	str	r3, [r7, #28]
 800fe10:	e7fe      	b.n	800fe10 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe12:	f001 fd37 	bl	8011884 <vPortValidateInterruptPriority>
	__asm volatile
 800fe16:	f3ef 8211 	mrs	r2, BASEPRI
 800fe1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe1e:	f383 8811 	msr	BASEPRI, r3
 800fe22:	f3bf 8f6f 	isb	sy
 800fe26:	f3bf 8f4f 	dsb	sy
 800fe2a:	61ba      	str	r2, [r7, #24]
 800fe2c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fe2e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fe30:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fe32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe36:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d02f      	beq.n	800fe9e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fe3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fe44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fe48:	68b9      	ldr	r1, [r7, #8]
 800fe4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe4c:	f000 f8b5 	bl	800ffba <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fe50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe52:	1e5a      	subs	r2, r3, #1
 800fe54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe56:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fe58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fe5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe60:	d112      	bne.n	800fe88 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe64:	691b      	ldr	r3, [r3, #16]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d016      	beq.n	800fe98 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe6c:	3310      	adds	r3, #16
 800fe6e:	4618      	mov	r0, r3
 800fe70:	f000 fd46 	bl	8010900 <xTaskRemoveFromEventList>
 800fe74:	4603      	mov	r3, r0
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d00e      	beq.n	800fe98 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00b      	beq.n	800fe98 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2201      	movs	r2, #1
 800fe84:	601a      	str	r2, [r3, #0]
 800fe86:	e007      	b.n	800fe98 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fe88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fe8c:	3301      	adds	r3, #1
 800fe8e:	b2db      	uxtb	r3, r3
 800fe90:	b25a      	sxtb	r2, r3
 800fe92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800fe98:	2301      	movs	r3, #1
 800fe9a:	637b      	str	r3, [r7, #52]	; 0x34
 800fe9c:	e001      	b.n	800fea2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	637b      	str	r3, [r7, #52]	; 0x34
 800fea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fea6:	693b      	ldr	r3, [r7, #16]
 800fea8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800feac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800feae:	4618      	mov	r0, r3
 800feb0:	3738      	adds	r7, #56	; 0x38
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}

0800feb6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800feb6:	b480      	push	{r7}
 800feb8:	b085      	sub	sp, #20
 800feba:	af00      	add	r7, sp, #0
 800febc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d006      	beq.n	800fed4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	f1c3 0307 	rsb	r3, r3, #7
 800fed0:	60fb      	str	r3, [r7, #12]
 800fed2:	e001      	b.n	800fed8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800fed4:	2300      	movs	r3, #0
 800fed6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800fed8:	68fb      	ldr	r3, [r7, #12]
	}
 800feda:	4618      	mov	r0, r3
 800fedc:	3714      	adds	r7, #20
 800fede:	46bd      	mov	sp, r7
 800fee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee4:	4770      	bx	lr

0800fee6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fee6:	b580      	push	{r7, lr}
 800fee8:	b086      	sub	sp, #24
 800feea:	af00      	add	r7, sp, #0
 800feec:	60f8      	str	r0, [r7, #12]
 800feee:	60b9      	str	r1, [r7, #8]
 800fef0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fef2:	2300      	movs	r3, #0
 800fef4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fefa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d10d      	bne.n	800ff20 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d14d      	bne.n	800ffa8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	685b      	ldr	r3, [r3, #4]
 800ff10:	4618      	mov	r0, r3
 800ff12:	f000 ff55 	bl	8010dc0 <xTaskPriorityDisinherit>
 800ff16:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	605a      	str	r2, [r3, #4]
 800ff1e:	e043      	b.n	800ffa8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d119      	bne.n	800ff5a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	6898      	ldr	r0, [r3, #8]
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff2e:	461a      	mov	r2, r3
 800ff30:	68b9      	ldr	r1, [r7, #8]
 800ff32:	f002 fc35 	bl	80127a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	689a      	ldr	r2, [r3, #8]
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff3e:	441a      	add	r2, r3
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	689a      	ldr	r2, [r3, #8]
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	429a      	cmp	r2, r3
 800ff4e:	d32b      	bcc.n	800ffa8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	681a      	ldr	r2, [r3, #0]
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	609a      	str	r2, [r3, #8]
 800ff58:	e026      	b.n	800ffa8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	68d8      	ldr	r0, [r3, #12]
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff62:	461a      	mov	r2, r3
 800ff64:	68b9      	ldr	r1, [r7, #8]
 800ff66:	f002 fc1b 	bl	80127a0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	68da      	ldr	r2, [r3, #12]
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff72:	425b      	negs	r3, r3
 800ff74:	441a      	add	r2, r3
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	68da      	ldr	r2, [r3, #12]
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d207      	bcs.n	800ff96 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	685a      	ldr	r2, [r3, #4]
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff8e:	425b      	negs	r3, r3
 800ff90:	441a      	add	r2, r3
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	2b02      	cmp	r3, #2
 800ff9a:	d105      	bne.n	800ffa8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d002      	beq.n	800ffa8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ffa2:	693b      	ldr	r3, [r7, #16]
 800ffa4:	3b01      	subs	r3, #1
 800ffa6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ffa8:	693b      	ldr	r3, [r7, #16]
 800ffaa:	1c5a      	adds	r2, r3, #1
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ffb0:	697b      	ldr	r3, [r7, #20]
}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	3718      	adds	r7, #24
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}

0800ffba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ffba:	b580      	push	{r7, lr}
 800ffbc:	b082      	sub	sp, #8
 800ffbe:	af00      	add	r7, sp, #0
 800ffc0:	6078      	str	r0, [r7, #4]
 800ffc2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d018      	beq.n	800fffe <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	68da      	ldr	r2, [r3, #12]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd4:	441a      	add	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	68da      	ldr	r2, [r3, #12]
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	685b      	ldr	r3, [r3, #4]
 800ffe2:	429a      	cmp	r2, r3
 800ffe4:	d303      	bcc.n	800ffee <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681a      	ldr	r2, [r3, #0]
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	68d9      	ldr	r1, [r3, #12]
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fff6:	461a      	mov	r2, r3
 800fff8:	6838      	ldr	r0, [r7, #0]
 800fffa:	f002 fbd1 	bl	80127a0 <memcpy>
	}
}
 800fffe:	bf00      	nop
 8010000:	3708      	adds	r7, #8
 8010002:	46bd      	mov	sp, r7
 8010004:	bd80      	pop	{r7, pc}

08010006 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010006:	b580      	push	{r7, lr}
 8010008:	b084      	sub	sp, #16
 801000a:	af00      	add	r7, sp, #0
 801000c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801000e:	f001 fb5d 	bl	80116cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010018:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801001a:	e011      	b.n	8010040 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010020:	2b00      	cmp	r3, #0
 8010022:	d012      	beq.n	801004a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	3324      	adds	r3, #36	; 0x24
 8010028:	4618      	mov	r0, r3
 801002a:	f000 fc69 	bl	8010900 <xTaskRemoveFromEventList>
 801002e:	4603      	mov	r3, r0
 8010030:	2b00      	cmp	r3, #0
 8010032:	d001      	beq.n	8010038 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010034:	f000 fd3c 	bl	8010ab0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010038:	7bfb      	ldrb	r3, [r7, #15]
 801003a:	3b01      	subs	r3, #1
 801003c:	b2db      	uxtb	r3, r3
 801003e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010044:	2b00      	cmp	r3, #0
 8010046:	dce9      	bgt.n	801001c <prvUnlockQueue+0x16>
 8010048:	e000      	b.n	801004c <prvUnlockQueue+0x46>
					break;
 801004a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	22ff      	movs	r2, #255	; 0xff
 8010050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010054:	f001 fb68 	bl	8011728 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010058:	f001 fb38 	bl	80116cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010062:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010064:	e011      	b.n	801008a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	691b      	ldr	r3, [r3, #16]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d012      	beq.n	8010094 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	3310      	adds	r3, #16
 8010072:	4618      	mov	r0, r3
 8010074:	f000 fc44 	bl	8010900 <xTaskRemoveFromEventList>
 8010078:	4603      	mov	r3, r0
 801007a:	2b00      	cmp	r3, #0
 801007c:	d001      	beq.n	8010082 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801007e:	f000 fd17 	bl	8010ab0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010082:	7bbb      	ldrb	r3, [r7, #14]
 8010084:	3b01      	subs	r3, #1
 8010086:	b2db      	uxtb	r3, r3
 8010088:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801008a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801008e:	2b00      	cmp	r3, #0
 8010090:	dce9      	bgt.n	8010066 <prvUnlockQueue+0x60>
 8010092:	e000      	b.n	8010096 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010094:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	22ff      	movs	r2, #255	; 0xff
 801009a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801009e:	f001 fb43 	bl	8011728 <vPortExitCritical>
}
 80100a2:	bf00      	nop
 80100a4:	3710      	adds	r7, #16
 80100a6:	46bd      	mov	sp, r7
 80100a8:	bd80      	pop	{r7, pc}

080100aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80100aa:	b580      	push	{r7, lr}
 80100ac:	b084      	sub	sp, #16
 80100ae:	af00      	add	r7, sp, #0
 80100b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100b2:	f001 fb0b 	bl	80116cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d102      	bne.n	80100c4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80100be:	2301      	movs	r3, #1
 80100c0:	60fb      	str	r3, [r7, #12]
 80100c2:	e001      	b.n	80100c8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80100c4:	2300      	movs	r3, #0
 80100c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80100c8:	f001 fb2e 	bl	8011728 <vPortExitCritical>

	return xReturn;
 80100cc:	68fb      	ldr	r3, [r7, #12]
}
 80100ce:	4618      	mov	r0, r3
 80100d0:	3710      	adds	r7, #16
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}

080100d6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80100d6:	b580      	push	{r7, lr}
 80100d8:	b084      	sub	sp, #16
 80100da:	af00      	add	r7, sp, #0
 80100dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100de:	f001 faf5 	bl	80116cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d102      	bne.n	80100f4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80100ee:	2301      	movs	r3, #1
 80100f0:	60fb      	str	r3, [r7, #12]
 80100f2:	e001      	b.n	80100f8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80100f4:	2300      	movs	r3, #0
 80100f6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80100f8:	f001 fb16 	bl	8011728 <vPortExitCritical>

	return xReturn;
 80100fc:	68fb      	ldr	r3, [r7, #12]
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3710      	adds	r7, #16
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}

08010106 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010106:	b580      	push	{r7, lr}
 8010108:	b08e      	sub	sp, #56	; 0x38
 801010a:	af04      	add	r7, sp, #16
 801010c:	60f8      	str	r0, [r7, #12]
 801010e:	60b9      	str	r1, [r7, #8]
 8010110:	607a      	str	r2, [r7, #4]
 8010112:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010116:	2b00      	cmp	r3, #0
 8010118:	d109      	bne.n	801012e <xTaskCreateStatic+0x28>
	__asm volatile
 801011a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801011e:	f383 8811 	msr	BASEPRI, r3
 8010122:	f3bf 8f6f 	isb	sy
 8010126:	f3bf 8f4f 	dsb	sy
 801012a:	623b      	str	r3, [r7, #32]
 801012c:	e7fe      	b.n	801012c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 801012e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010130:	2b00      	cmp	r3, #0
 8010132:	d109      	bne.n	8010148 <xTaskCreateStatic+0x42>
 8010134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010138:	f383 8811 	msr	BASEPRI, r3
 801013c:	f3bf 8f6f 	isb	sy
 8010140:	f3bf 8f4f 	dsb	sy
 8010144:	61fb      	str	r3, [r7, #28]
 8010146:	e7fe      	b.n	8010146 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010148:	2354      	movs	r3, #84	; 0x54
 801014a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	2b54      	cmp	r3, #84	; 0x54
 8010150:	d009      	beq.n	8010166 <xTaskCreateStatic+0x60>
 8010152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010156:	f383 8811 	msr	BASEPRI, r3
 801015a:	f3bf 8f6f 	isb	sy
 801015e:	f3bf 8f4f 	dsb	sy
 8010162:	61bb      	str	r3, [r7, #24]
 8010164:	e7fe      	b.n	8010164 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010168:	2b00      	cmp	r3, #0
 801016a:	d01e      	beq.n	80101aa <xTaskCreateStatic+0xa4>
 801016c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801016e:	2b00      	cmp	r3, #0
 8010170:	d01b      	beq.n	80101aa <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010174:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010178:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801017a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801017c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801017e:	2202      	movs	r2, #2
 8010180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010184:	2300      	movs	r3, #0
 8010186:	9303      	str	r3, [sp, #12]
 8010188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018a:	9302      	str	r3, [sp, #8]
 801018c:	f107 0314 	add.w	r3, r7, #20
 8010190:	9301      	str	r3, [sp, #4]
 8010192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	683b      	ldr	r3, [r7, #0]
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	68b9      	ldr	r1, [r7, #8]
 801019c:	68f8      	ldr	r0, [r7, #12]
 801019e:	f000 f850 	bl	8010242 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80101a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80101a4:	f000 f8cc 	bl	8010340 <prvAddNewTaskToReadyList>
 80101a8:	e001      	b.n	80101ae <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80101aa:	2300      	movs	r3, #0
 80101ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80101ae:	697b      	ldr	r3, [r7, #20]
	}
 80101b0:	4618      	mov	r0, r3
 80101b2:	3728      	adds	r7, #40	; 0x28
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}

080101b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b08c      	sub	sp, #48	; 0x30
 80101bc:	af04      	add	r7, sp, #16
 80101be:	60f8      	str	r0, [r7, #12]
 80101c0:	60b9      	str	r1, [r7, #8]
 80101c2:	603b      	str	r3, [r7, #0]
 80101c4:	4613      	mov	r3, r2
 80101c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80101c8:	88fb      	ldrh	r3, [r7, #6]
 80101ca:	009b      	lsls	r3, r3, #2
 80101cc:	4618      	mov	r0, r3
 80101ce:	f001 fb97 	bl	8011900 <pvPortMalloc>
 80101d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80101d4:	697b      	ldr	r3, [r7, #20]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d00e      	beq.n	80101f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80101da:	2054      	movs	r0, #84	; 0x54
 80101dc:	f001 fb90 	bl	8011900 <pvPortMalloc>
 80101e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80101e2:	69fb      	ldr	r3, [r7, #28]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d003      	beq.n	80101f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80101e8:	69fb      	ldr	r3, [r7, #28]
 80101ea:	697a      	ldr	r2, [r7, #20]
 80101ec:	631a      	str	r2, [r3, #48]	; 0x30
 80101ee:	e005      	b.n	80101fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80101f0:	6978      	ldr	r0, [r7, #20]
 80101f2:	f001 fc47 	bl	8011a84 <vPortFree>
 80101f6:	e001      	b.n	80101fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80101f8:	2300      	movs	r3, #0
 80101fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80101fc:	69fb      	ldr	r3, [r7, #28]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d017      	beq.n	8010232 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010202:	69fb      	ldr	r3, [r7, #28]
 8010204:	2200      	movs	r2, #0
 8010206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801020a:	88fa      	ldrh	r2, [r7, #6]
 801020c:	2300      	movs	r3, #0
 801020e:	9303      	str	r3, [sp, #12]
 8010210:	69fb      	ldr	r3, [r7, #28]
 8010212:	9302      	str	r3, [sp, #8]
 8010214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010216:	9301      	str	r3, [sp, #4]
 8010218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801021a:	9300      	str	r3, [sp, #0]
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	68b9      	ldr	r1, [r7, #8]
 8010220:	68f8      	ldr	r0, [r7, #12]
 8010222:	f000 f80e 	bl	8010242 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010226:	69f8      	ldr	r0, [r7, #28]
 8010228:	f000 f88a 	bl	8010340 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801022c:	2301      	movs	r3, #1
 801022e:	61bb      	str	r3, [r7, #24]
 8010230:	e002      	b.n	8010238 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010232:	f04f 33ff 	mov.w	r3, #4294967295
 8010236:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010238:	69bb      	ldr	r3, [r7, #24]
	}
 801023a:	4618      	mov	r0, r3
 801023c:	3720      	adds	r7, #32
 801023e:	46bd      	mov	sp, r7
 8010240:	bd80      	pop	{r7, pc}

08010242 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010242:	b580      	push	{r7, lr}
 8010244:	b088      	sub	sp, #32
 8010246:	af00      	add	r7, sp, #0
 8010248:	60f8      	str	r0, [r7, #12]
 801024a:	60b9      	str	r1, [r7, #8]
 801024c:	607a      	str	r2, [r7, #4]
 801024e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8010250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801025a:	3b01      	subs	r3, #1
 801025c:	009b      	lsls	r3, r3, #2
 801025e:	4413      	add	r3, r2
 8010260:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8010262:	69bb      	ldr	r3, [r7, #24]
 8010264:	f023 0307 	bic.w	r3, r3, #7
 8010268:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801026a:	69bb      	ldr	r3, [r7, #24]
 801026c:	f003 0307 	and.w	r3, r3, #7
 8010270:	2b00      	cmp	r3, #0
 8010272:	d009      	beq.n	8010288 <prvInitialiseNewTask+0x46>
 8010274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010278:	f383 8811 	msr	BASEPRI, r3
 801027c:	f3bf 8f6f 	isb	sy
 8010280:	f3bf 8f4f 	dsb	sy
 8010284:	617b      	str	r3, [r7, #20]
 8010286:	e7fe      	b.n	8010286 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010288:	2300      	movs	r3, #0
 801028a:	61fb      	str	r3, [r7, #28]
 801028c:	e012      	b.n	80102b4 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801028e:	68ba      	ldr	r2, [r7, #8]
 8010290:	69fb      	ldr	r3, [r7, #28]
 8010292:	4413      	add	r3, r2
 8010294:	7819      	ldrb	r1, [r3, #0]
 8010296:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010298:	69fb      	ldr	r3, [r7, #28]
 801029a:	4413      	add	r3, r2
 801029c:	3334      	adds	r3, #52	; 0x34
 801029e:	460a      	mov	r2, r1
 80102a0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80102a2:	68ba      	ldr	r2, [r7, #8]
 80102a4:	69fb      	ldr	r3, [r7, #28]
 80102a6:	4413      	add	r3, r2
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d006      	beq.n	80102bc <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	3301      	adds	r3, #1
 80102b2:	61fb      	str	r3, [r7, #28]
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	2b0f      	cmp	r3, #15
 80102b8:	d9e9      	bls.n	801028e <prvInitialiseNewTask+0x4c>
 80102ba:	e000      	b.n	80102be <prvInitialiseNewTask+0x7c>
		{
			break;
 80102bc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80102be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102c0:	2200      	movs	r2, #0
 80102c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80102c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102c8:	2b06      	cmp	r3, #6
 80102ca:	d901      	bls.n	80102d0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80102cc:	2306      	movs	r3, #6
 80102ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80102d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80102d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80102d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80102da:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80102dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102de:	2200      	movs	r2, #0
 80102e0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80102e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102e4:	3304      	adds	r3, #4
 80102e6:	4618      	mov	r0, r3
 80102e8:	f7fe ff53 	bl	800f192 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80102ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ee:	3318      	adds	r3, #24
 80102f0:	4618      	mov	r0, r3
 80102f2:	f7fe ff4e 	bl	800f192 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80102f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80102fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102fe:	f1c3 0207 	rsb	r2, r3, #7
 8010302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010304:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801030a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801030c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801030e:	2200      	movs	r2, #0
 8010310:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010314:	2200      	movs	r2, #0
 8010316:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801031a:	683a      	ldr	r2, [r7, #0]
 801031c:	68f9      	ldr	r1, [r7, #12]
 801031e:	69b8      	ldr	r0, [r7, #24]
 8010320:	f001 f8aa 	bl	8011478 <pxPortInitialiseStack>
 8010324:	4602      	mov	r2, r0
 8010326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010328:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 801032a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801032c:	2b00      	cmp	r3, #0
 801032e:	d002      	beq.n	8010336 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010332:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010334:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010336:	bf00      	nop
 8010338:	3720      	adds	r7, #32
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
	...

08010340 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b082      	sub	sp, #8
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010348:	f001 f9c0 	bl	80116cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801034c:	4b2a      	ldr	r3, [pc, #168]	; (80103f8 <prvAddNewTaskToReadyList+0xb8>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	3301      	adds	r3, #1
 8010352:	4a29      	ldr	r2, [pc, #164]	; (80103f8 <prvAddNewTaskToReadyList+0xb8>)
 8010354:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010356:	4b29      	ldr	r3, [pc, #164]	; (80103fc <prvAddNewTaskToReadyList+0xbc>)
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d109      	bne.n	8010372 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801035e:	4a27      	ldr	r2, [pc, #156]	; (80103fc <prvAddNewTaskToReadyList+0xbc>)
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010364:	4b24      	ldr	r3, [pc, #144]	; (80103f8 <prvAddNewTaskToReadyList+0xb8>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	2b01      	cmp	r3, #1
 801036a:	d110      	bne.n	801038e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801036c:	f000 fbc4 	bl	8010af8 <prvInitialiseTaskLists>
 8010370:	e00d      	b.n	801038e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010372:	4b23      	ldr	r3, [pc, #140]	; (8010400 <prvAddNewTaskToReadyList+0xc0>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d109      	bne.n	801038e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801037a:	4b20      	ldr	r3, [pc, #128]	; (80103fc <prvAddNewTaskToReadyList+0xbc>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010384:	429a      	cmp	r2, r3
 8010386:	d802      	bhi.n	801038e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010388:	4a1c      	ldr	r2, [pc, #112]	; (80103fc <prvAddNewTaskToReadyList+0xbc>)
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801038e:	4b1d      	ldr	r3, [pc, #116]	; (8010404 <prvAddNewTaskToReadyList+0xc4>)
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	3301      	adds	r3, #1
 8010394:	4a1b      	ldr	r2, [pc, #108]	; (8010404 <prvAddNewTaskToReadyList+0xc4>)
 8010396:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801039c:	2201      	movs	r2, #1
 801039e:	409a      	lsls	r2, r3
 80103a0:	4b19      	ldr	r3, [pc, #100]	; (8010408 <prvAddNewTaskToReadyList+0xc8>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	4313      	orrs	r3, r2
 80103a6:	4a18      	ldr	r2, [pc, #96]	; (8010408 <prvAddNewTaskToReadyList+0xc8>)
 80103a8:	6013      	str	r3, [r2, #0]
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103ae:	4613      	mov	r3, r2
 80103b0:	009b      	lsls	r3, r3, #2
 80103b2:	4413      	add	r3, r2
 80103b4:	009b      	lsls	r3, r3, #2
 80103b6:	4a15      	ldr	r2, [pc, #84]	; (801040c <prvAddNewTaskToReadyList+0xcc>)
 80103b8:	441a      	add	r2, r3
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	3304      	adds	r3, #4
 80103be:	4619      	mov	r1, r3
 80103c0:	4610      	mov	r0, r2
 80103c2:	f7fe fef3 	bl	800f1ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80103c6:	f001 f9af 	bl	8011728 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80103ca:	4b0d      	ldr	r3, [pc, #52]	; (8010400 <prvAddNewTaskToReadyList+0xc0>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d00e      	beq.n	80103f0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80103d2:	4b0a      	ldr	r3, [pc, #40]	; (80103fc <prvAddNewTaskToReadyList+0xbc>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103dc:	429a      	cmp	r2, r3
 80103de:	d207      	bcs.n	80103f0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80103e0:	4b0b      	ldr	r3, [pc, #44]	; (8010410 <prvAddNewTaskToReadyList+0xd0>)
 80103e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80103e6:	601a      	str	r2, [r3, #0]
 80103e8:	f3bf 8f4f 	dsb	sy
 80103ec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80103f0:	bf00      	nop
 80103f2:	3708      	adds	r7, #8
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}
 80103f8:	20001588 	.word	0x20001588
 80103fc:	20001488 	.word	0x20001488
 8010400:	20001594 	.word	0x20001594
 8010404:	200015a4 	.word	0x200015a4
 8010408:	20001590 	.word	0x20001590
 801040c:	2000148c 	.word	0x2000148c
 8010410:	e000ed04 	.word	0xe000ed04

08010414 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010414:	b580      	push	{r7, lr}
 8010416:	b084      	sub	sp, #16
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801041c:	2300      	movs	r3, #0
 801041e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d016      	beq.n	8010454 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010426:	4b13      	ldr	r3, [pc, #76]	; (8010474 <vTaskDelay+0x60>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d009      	beq.n	8010442 <vTaskDelay+0x2e>
 801042e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	60bb      	str	r3, [r7, #8]
 8010440:	e7fe      	b.n	8010440 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8010442:	f000 f879 	bl	8010538 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010446:	2100      	movs	r1, #0
 8010448:	6878      	ldr	r0, [r7, #4]
 801044a:	f000 ffaf 	bl	80113ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801044e:	f000 f881 	bl	8010554 <xTaskResumeAll>
 8010452:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d107      	bne.n	801046a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 801045a:	4b07      	ldr	r3, [pc, #28]	; (8010478 <vTaskDelay+0x64>)
 801045c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010460:	601a      	str	r2, [r3, #0]
 8010462:	f3bf 8f4f 	dsb	sy
 8010466:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801046a:	bf00      	nop
 801046c:	3710      	adds	r7, #16
 801046e:	46bd      	mov	sp, r7
 8010470:	bd80      	pop	{r7, pc}
 8010472:	bf00      	nop
 8010474:	200015b0 	.word	0x200015b0
 8010478:	e000ed04 	.word	0xe000ed04

0801047c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b08a      	sub	sp, #40	; 0x28
 8010480:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010482:	2300      	movs	r3, #0
 8010484:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010486:	2300      	movs	r3, #0
 8010488:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801048a:	463a      	mov	r2, r7
 801048c:	1d39      	adds	r1, r7, #4
 801048e:	f107 0308 	add.w	r3, r7, #8
 8010492:	4618      	mov	r0, r3
 8010494:	f7f1 fd70 	bl	8001f78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010498:	6839      	ldr	r1, [r7, #0]
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	68ba      	ldr	r2, [r7, #8]
 801049e:	9202      	str	r2, [sp, #8]
 80104a0:	9301      	str	r3, [sp, #4]
 80104a2:	2300      	movs	r3, #0
 80104a4:	9300      	str	r3, [sp, #0]
 80104a6:	2300      	movs	r3, #0
 80104a8:	460a      	mov	r2, r1
 80104aa:	491d      	ldr	r1, [pc, #116]	; (8010520 <vTaskStartScheduler+0xa4>)
 80104ac:	481d      	ldr	r0, [pc, #116]	; (8010524 <vTaskStartScheduler+0xa8>)
 80104ae:	f7ff fe2a 	bl	8010106 <xTaskCreateStatic>
 80104b2:	4602      	mov	r2, r0
 80104b4:	4b1c      	ldr	r3, [pc, #112]	; (8010528 <vTaskStartScheduler+0xac>)
 80104b6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80104b8:	4b1b      	ldr	r3, [pc, #108]	; (8010528 <vTaskStartScheduler+0xac>)
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d002      	beq.n	80104c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80104c0:	2301      	movs	r3, #1
 80104c2:	617b      	str	r3, [r7, #20]
 80104c4:	e001      	b.n	80104ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80104c6:	2300      	movs	r3, #0
 80104c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80104ca:	697b      	ldr	r3, [r7, #20]
 80104cc:	2b01      	cmp	r3, #1
 80104ce:	d115      	bne.n	80104fc <vTaskStartScheduler+0x80>
 80104d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104d4:	f383 8811 	msr	BASEPRI, r3
 80104d8:	f3bf 8f6f 	isb	sy
 80104dc:	f3bf 8f4f 	dsb	sy
 80104e0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80104e2:	4b12      	ldr	r3, [pc, #72]	; (801052c <vTaskStartScheduler+0xb0>)
 80104e4:	f04f 32ff 	mov.w	r2, #4294967295
 80104e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80104ea:	4b11      	ldr	r3, [pc, #68]	; (8010530 <vTaskStartScheduler+0xb4>)
 80104ec:	2201      	movs	r2, #1
 80104ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80104f0:	4b10      	ldr	r3, [pc, #64]	; (8010534 <vTaskStartScheduler+0xb8>)
 80104f2:	2200      	movs	r2, #0
 80104f4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80104f6:	f001 f84b 	bl	8011590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80104fa:	e00d      	b.n	8010518 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010502:	d109      	bne.n	8010518 <vTaskStartScheduler+0x9c>
 8010504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010508:	f383 8811 	msr	BASEPRI, r3
 801050c:	f3bf 8f6f 	isb	sy
 8010510:	f3bf 8f4f 	dsb	sy
 8010514:	60fb      	str	r3, [r7, #12]
 8010516:	e7fe      	b.n	8010516 <vTaskStartScheduler+0x9a>
}
 8010518:	bf00      	nop
 801051a:	3718      	adds	r7, #24
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}
 8010520:	080188f8 	.word	0x080188f8
 8010524:	08010ac9 	.word	0x08010ac9
 8010528:	200015ac 	.word	0x200015ac
 801052c:	200015a8 	.word	0x200015a8
 8010530:	20001594 	.word	0x20001594
 8010534:	2000158c 	.word	0x2000158c

08010538 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010538:	b480      	push	{r7}
 801053a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801053c:	4b04      	ldr	r3, [pc, #16]	; (8010550 <vTaskSuspendAll+0x18>)
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	3301      	adds	r3, #1
 8010542:	4a03      	ldr	r2, [pc, #12]	; (8010550 <vTaskSuspendAll+0x18>)
 8010544:	6013      	str	r3, [r2, #0]
}
 8010546:	bf00      	nop
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr
 8010550:	200015b0 	.word	0x200015b0

08010554 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010554:	b580      	push	{r7, lr}
 8010556:	b084      	sub	sp, #16
 8010558:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801055a:	2300      	movs	r3, #0
 801055c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801055e:	2300      	movs	r3, #0
 8010560:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010562:	4b41      	ldr	r3, [pc, #260]	; (8010668 <xTaskResumeAll+0x114>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d109      	bne.n	801057e <xTaskResumeAll+0x2a>
 801056a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056e:	f383 8811 	msr	BASEPRI, r3
 8010572:	f3bf 8f6f 	isb	sy
 8010576:	f3bf 8f4f 	dsb	sy
 801057a:	603b      	str	r3, [r7, #0]
 801057c:	e7fe      	b.n	801057c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801057e:	f001 f8a5 	bl	80116cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010582:	4b39      	ldr	r3, [pc, #228]	; (8010668 <xTaskResumeAll+0x114>)
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	3b01      	subs	r3, #1
 8010588:	4a37      	ldr	r2, [pc, #220]	; (8010668 <xTaskResumeAll+0x114>)
 801058a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801058c:	4b36      	ldr	r3, [pc, #216]	; (8010668 <xTaskResumeAll+0x114>)
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d161      	bne.n	8010658 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010594:	4b35      	ldr	r3, [pc, #212]	; (801066c <xTaskResumeAll+0x118>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d05d      	beq.n	8010658 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801059c:	e02e      	b.n	80105fc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 801059e:	4b34      	ldr	r3, [pc, #208]	; (8010670 <xTaskResumeAll+0x11c>)
 80105a0:	68db      	ldr	r3, [r3, #12]
 80105a2:	68db      	ldr	r3, [r3, #12]
 80105a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	3318      	adds	r3, #24
 80105aa:	4618      	mov	r0, r3
 80105ac:	f7fe fe5b 	bl	800f266 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	3304      	adds	r3, #4
 80105b4:	4618      	mov	r0, r3
 80105b6:	f7fe fe56 	bl	800f266 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105be:	2201      	movs	r2, #1
 80105c0:	409a      	lsls	r2, r3
 80105c2:	4b2c      	ldr	r3, [pc, #176]	; (8010674 <xTaskResumeAll+0x120>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	4313      	orrs	r3, r2
 80105c8:	4a2a      	ldr	r2, [pc, #168]	; (8010674 <xTaskResumeAll+0x120>)
 80105ca:	6013      	str	r3, [r2, #0]
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80105d0:	4613      	mov	r3, r2
 80105d2:	009b      	lsls	r3, r3, #2
 80105d4:	4413      	add	r3, r2
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	4a27      	ldr	r2, [pc, #156]	; (8010678 <xTaskResumeAll+0x124>)
 80105da:	441a      	add	r2, r3
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	3304      	adds	r3, #4
 80105e0:	4619      	mov	r1, r3
 80105e2:	4610      	mov	r0, r2
 80105e4:	f7fe fde2 	bl	800f1ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80105ec:	4b23      	ldr	r3, [pc, #140]	; (801067c <xTaskResumeAll+0x128>)
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105f2:	429a      	cmp	r2, r3
 80105f4:	d302      	bcc.n	80105fc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80105f6:	4b22      	ldr	r3, [pc, #136]	; (8010680 <xTaskResumeAll+0x12c>)
 80105f8:	2201      	movs	r2, #1
 80105fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105fc:	4b1c      	ldr	r3, [pc, #112]	; (8010670 <xTaskResumeAll+0x11c>)
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d1cc      	bne.n	801059e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d001      	beq.n	801060e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801060a:	f000 fb0f 	bl	8010c2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801060e:	4b1d      	ldr	r3, [pc, #116]	; (8010684 <xTaskResumeAll+0x130>)
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d010      	beq.n	801063c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801061a:	f000 f837 	bl	801068c <xTaskIncrementTick>
 801061e:	4603      	mov	r3, r0
 8010620:	2b00      	cmp	r3, #0
 8010622:	d002      	beq.n	801062a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8010624:	4b16      	ldr	r3, [pc, #88]	; (8010680 <xTaskResumeAll+0x12c>)
 8010626:	2201      	movs	r2, #1
 8010628:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	3b01      	subs	r3, #1
 801062e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d1f1      	bne.n	801061a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8010636:	4b13      	ldr	r3, [pc, #76]	; (8010684 <xTaskResumeAll+0x130>)
 8010638:	2200      	movs	r2, #0
 801063a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801063c:	4b10      	ldr	r3, [pc, #64]	; (8010680 <xTaskResumeAll+0x12c>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d009      	beq.n	8010658 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010644:	2301      	movs	r3, #1
 8010646:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010648:	4b0f      	ldr	r3, [pc, #60]	; (8010688 <xTaskResumeAll+0x134>)
 801064a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801064e:	601a      	str	r2, [r3, #0]
 8010650:	f3bf 8f4f 	dsb	sy
 8010654:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010658:	f001 f866 	bl	8011728 <vPortExitCritical>

	return xAlreadyYielded;
 801065c:	68bb      	ldr	r3, [r7, #8]
}
 801065e:	4618      	mov	r0, r3
 8010660:	3710      	adds	r7, #16
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}
 8010666:	bf00      	nop
 8010668:	200015b0 	.word	0x200015b0
 801066c:	20001588 	.word	0x20001588
 8010670:	20001548 	.word	0x20001548
 8010674:	20001590 	.word	0x20001590
 8010678:	2000148c 	.word	0x2000148c
 801067c:	20001488 	.word	0x20001488
 8010680:	2000159c 	.word	0x2000159c
 8010684:	20001598 	.word	0x20001598
 8010688:	e000ed04 	.word	0xe000ed04

0801068c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b086      	sub	sp, #24
 8010690:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010692:	2300      	movs	r3, #0
 8010694:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010696:	4b50      	ldr	r3, [pc, #320]	; (80107d8 <xTaskIncrementTick+0x14c>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	2b00      	cmp	r3, #0
 801069c:	f040 808c 	bne.w	80107b8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80106a0:	4b4e      	ldr	r3, [pc, #312]	; (80107dc <xTaskIncrementTick+0x150>)
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	3301      	adds	r3, #1
 80106a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80106a8:	4a4c      	ldr	r2, [pc, #304]	; (80107dc <xTaskIncrementTick+0x150>)
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d11f      	bne.n	80106f4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80106b4:	4b4a      	ldr	r3, [pc, #296]	; (80107e0 <xTaskIncrementTick+0x154>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d009      	beq.n	80106d2 <xTaskIncrementTick+0x46>
 80106be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106c2:	f383 8811 	msr	BASEPRI, r3
 80106c6:	f3bf 8f6f 	isb	sy
 80106ca:	f3bf 8f4f 	dsb	sy
 80106ce:	603b      	str	r3, [r7, #0]
 80106d0:	e7fe      	b.n	80106d0 <xTaskIncrementTick+0x44>
 80106d2:	4b43      	ldr	r3, [pc, #268]	; (80107e0 <xTaskIncrementTick+0x154>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	60fb      	str	r3, [r7, #12]
 80106d8:	4b42      	ldr	r3, [pc, #264]	; (80107e4 <xTaskIncrementTick+0x158>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	4a40      	ldr	r2, [pc, #256]	; (80107e0 <xTaskIncrementTick+0x154>)
 80106de:	6013      	str	r3, [r2, #0]
 80106e0:	4a40      	ldr	r2, [pc, #256]	; (80107e4 <xTaskIncrementTick+0x158>)
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	6013      	str	r3, [r2, #0]
 80106e6:	4b40      	ldr	r3, [pc, #256]	; (80107e8 <xTaskIncrementTick+0x15c>)
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	3301      	adds	r3, #1
 80106ec:	4a3e      	ldr	r2, [pc, #248]	; (80107e8 <xTaskIncrementTick+0x15c>)
 80106ee:	6013      	str	r3, [r2, #0]
 80106f0:	f000 fa9c 	bl	8010c2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80106f4:	4b3d      	ldr	r3, [pc, #244]	; (80107ec <xTaskIncrementTick+0x160>)
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	693a      	ldr	r2, [r7, #16]
 80106fa:	429a      	cmp	r2, r3
 80106fc:	d34d      	bcc.n	801079a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80106fe:	4b38      	ldr	r3, [pc, #224]	; (80107e0 <xTaskIncrementTick+0x154>)
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d101      	bne.n	801070c <xTaskIncrementTick+0x80>
 8010708:	2301      	movs	r3, #1
 801070a:	e000      	b.n	801070e <xTaskIncrementTick+0x82>
 801070c:	2300      	movs	r3, #0
 801070e:	2b00      	cmp	r3, #0
 8010710:	d004      	beq.n	801071c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010712:	4b36      	ldr	r3, [pc, #216]	; (80107ec <xTaskIncrementTick+0x160>)
 8010714:	f04f 32ff 	mov.w	r2, #4294967295
 8010718:	601a      	str	r2, [r3, #0]
					break;
 801071a:	e03e      	b.n	801079a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 801071c:	4b30      	ldr	r3, [pc, #192]	; (80107e0 <xTaskIncrementTick+0x154>)
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	68db      	ldr	r3, [r3, #12]
 8010724:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010726:	68bb      	ldr	r3, [r7, #8]
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801072c:	693a      	ldr	r2, [r7, #16]
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	429a      	cmp	r2, r3
 8010732:	d203      	bcs.n	801073c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010734:	4a2d      	ldr	r2, [pc, #180]	; (80107ec <xTaskIncrementTick+0x160>)
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	6013      	str	r3, [r2, #0]
						break;
 801073a:	e02e      	b.n	801079a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801073c:	68bb      	ldr	r3, [r7, #8]
 801073e:	3304      	adds	r3, #4
 8010740:	4618      	mov	r0, r3
 8010742:	f7fe fd90 	bl	800f266 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801074a:	2b00      	cmp	r3, #0
 801074c:	d004      	beq.n	8010758 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801074e:	68bb      	ldr	r3, [r7, #8]
 8010750:	3318      	adds	r3, #24
 8010752:	4618      	mov	r0, r3
 8010754:	f7fe fd87 	bl	800f266 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010758:	68bb      	ldr	r3, [r7, #8]
 801075a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801075c:	2201      	movs	r2, #1
 801075e:	409a      	lsls	r2, r3
 8010760:	4b23      	ldr	r3, [pc, #140]	; (80107f0 <xTaskIncrementTick+0x164>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	4313      	orrs	r3, r2
 8010766:	4a22      	ldr	r2, [pc, #136]	; (80107f0 <xTaskIncrementTick+0x164>)
 8010768:	6013      	str	r3, [r2, #0]
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801076e:	4613      	mov	r3, r2
 8010770:	009b      	lsls	r3, r3, #2
 8010772:	4413      	add	r3, r2
 8010774:	009b      	lsls	r3, r3, #2
 8010776:	4a1f      	ldr	r2, [pc, #124]	; (80107f4 <xTaskIncrementTick+0x168>)
 8010778:	441a      	add	r2, r3
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	3304      	adds	r3, #4
 801077e:	4619      	mov	r1, r3
 8010780:	4610      	mov	r0, r2
 8010782:	f7fe fd13 	bl	800f1ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801078a:	4b1b      	ldr	r3, [pc, #108]	; (80107f8 <xTaskIncrementTick+0x16c>)
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010790:	429a      	cmp	r2, r3
 8010792:	d3b4      	bcc.n	80106fe <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8010794:	2301      	movs	r3, #1
 8010796:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010798:	e7b1      	b.n	80106fe <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801079a:	4b17      	ldr	r3, [pc, #92]	; (80107f8 <xTaskIncrementTick+0x16c>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107a0:	4914      	ldr	r1, [pc, #80]	; (80107f4 <xTaskIncrementTick+0x168>)
 80107a2:	4613      	mov	r3, r2
 80107a4:	009b      	lsls	r3, r3, #2
 80107a6:	4413      	add	r3, r2
 80107a8:	009b      	lsls	r3, r3, #2
 80107aa:	440b      	add	r3, r1
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	2b01      	cmp	r3, #1
 80107b0:	d907      	bls.n	80107c2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80107b2:	2301      	movs	r3, #1
 80107b4:	617b      	str	r3, [r7, #20]
 80107b6:	e004      	b.n	80107c2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80107b8:	4b10      	ldr	r3, [pc, #64]	; (80107fc <xTaskIncrementTick+0x170>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	3301      	adds	r3, #1
 80107be:	4a0f      	ldr	r2, [pc, #60]	; (80107fc <xTaskIncrementTick+0x170>)
 80107c0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80107c2:	4b0f      	ldr	r3, [pc, #60]	; (8010800 <xTaskIncrementTick+0x174>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d001      	beq.n	80107ce <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80107ca:	2301      	movs	r3, #1
 80107cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80107ce:	697b      	ldr	r3, [r7, #20]
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3718      	adds	r7, #24
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}
 80107d8:	200015b0 	.word	0x200015b0
 80107dc:	2000158c 	.word	0x2000158c
 80107e0:	20001540 	.word	0x20001540
 80107e4:	20001544 	.word	0x20001544
 80107e8:	200015a0 	.word	0x200015a0
 80107ec:	200015a8 	.word	0x200015a8
 80107f0:	20001590 	.word	0x20001590
 80107f4:	2000148c 	.word	0x2000148c
 80107f8:	20001488 	.word	0x20001488
 80107fc:	20001598 	.word	0x20001598
 8010800:	2000159c 	.word	0x2000159c

08010804 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010804:	b480      	push	{r7}
 8010806:	b087      	sub	sp, #28
 8010808:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801080a:	4b26      	ldr	r3, [pc, #152]	; (80108a4 <vTaskSwitchContext+0xa0>)
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d003      	beq.n	801081a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010812:	4b25      	ldr	r3, [pc, #148]	; (80108a8 <vTaskSwitchContext+0xa4>)
 8010814:	2201      	movs	r2, #1
 8010816:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010818:	e03e      	b.n	8010898 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 801081a:	4b23      	ldr	r3, [pc, #140]	; (80108a8 <vTaskSwitchContext+0xa4>)
 801081c:	2200      	movs	r2, #0
 801081e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8010820:	4b22      	ldr	r3, [pc, #136]	; (80108ac <vTaskSwitchContext+0xa8>)
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	fab3 f383 	clz	r3, r3
 801082c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801082e:	7afb      	ldrb	r3, [r7, #11]
 8010830:	f1c3 031f 	rsb	r3, r3, #31
 8010834:	617b      	str	r3, [r7, #20]
 8010836:	491e      	ldr	r1, [pc, #120]	; (80108b0 <vTaskSwitchContext+0xac>)
 8010838:	697a      	ldr	r2, [r7, #20]
 801083a:	4613      	mov	r3, r2
 801083c:	009b      	lsls	r3, r3, #2
 801083e:	4413      	add	r3, r2
 8010840:	009b      	lsls	r3, r3, #2
 8010842:	440b      	add	r3, r1
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d109      	bne.n	801085e <vTaskSwitchContext+0x5a>
	__asm volatile
 801084a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801084e:	f383 8811 	msr	BASEPRI, r3
 8010852:	f3bf 8f6f 	isb	sy
 8010856:	f3bf 8f4f 	dsb	sy
 801085a:	607b      	str	r3, [r7, #4]
 801085c:	e7fe      	b.n	801085c <vTaskSwitchContext+0x58>
 801085e:	697a      	ldr	r2, [r7, #20]
 8010860:	4613      	mov	r3, r2
 8010862:	009b      	lsls	r3, r3, #2
 8010864:	4413      	add	r3, r2
 8010866:	009b      	lsls	r3, r3, #2
 8010868:	4a11      	ldr	r2, [pc, #68]	; (80108b0 <vTaskSwitchContext+0xac>)
 801086a:	4413      	add	r3, r2
 801086c:	613b      	str	r3, [r7, #16]
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	685a      	ldr	r2, [r3, #4]
 8010874:	693b      	ldr	r3, [r7, #16]
 8010876:	605a      	str	r2, [r3, #4]
 8010878:	693b      	ldr	r3, [r7, #16]
 801087a:	685a      	ldr	r2, [r3, #4]
 801087c:	693b      	ldr	r3, [r7, #16]
 801087e:	3308      	adds	r3, #8
 8010880:	429a      	cmp	r2, r3
 8010882:	d104      	bne.n	801088e <vTaskSwitchContext+0x8a>
 8010884:	693b      	ldr	r3, [r7, #16]
 8010886:	685b      	ldr	r3, [r3, #4]
 8010888:	685a      	ldr	r2, [r3, #4]
 801088a:	693b      	ldr	r3, [r7, #16]
 801088c:	605a      	str	r2, [r3, #4]
 801088e:	693b      	ldr	r3, [r7, #16]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	68db      	ldr	r3, [r3, #12]
 8010894:	4a07      	ldr	r2, [pc, #28]	; (80108b4 <vTaskSwitchContext+0xb0>)
 8010896:	6013      	str	r3, [r2, #0]
}
 8010898:	bf00      	nop
 801089a:	371c      	adds	r7, #28
 801089c:	46bd      	mov	sp, r7
 801089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a2:	4770      	bx	lr
 80108a4:	200015b0 	.word	0x200015b0
 80108a8:	2000159c 	.word	0x2000159c
 80108ac:	20001590 	.word	0x20001590
 80108b0:	2000148c 	.word	0x2000148c
 80108b4:	20001488 	.word	0x20001488

080108b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b084      	sub	sp, #16
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
 80108c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d109      	bne.n	80108dc <vTaskPlaceOnEventList+0x24>
 80108c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108cc:	f383 8811 	msr	BASEPRI, r3
 80108d0:	f3bf 8f6f 	isb	sy
 80108d4:	f3bf 8f4f 	dsb	sy
 80108d8:	60fb      	str	r3, [r7, #12]
 80108da:	e7fe      	b.n	80108da <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80108dc:	4b07      	ldr	r3, [pc, #28]	; (80108fc <vTaskPlaceOnEventList+0x44>)
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	3318      	adds	r3, #24
 80108e2:	4619      	mov	r1, r3
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f7fe fc85 	bl	800f1f4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80108ea:	2101      	movs	r1, #1
 80108ec:	6838      	ldr	r0, [r7, #0]
 80108ee:	f000 fd5d 	bl	80113ac <prvAddCurrentTaskToDelayedList>
}
 80108f2:	bf00      	nop
 80108f4:	3710      	adds	r7, #16
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}
 80108fa:	bf00      	nop
 80108fc:	20001488 	.word	0x20001488

08010900 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b086      	sub	sp, #24
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	68db      	ldr	r3, [r3, #12]
 801090c:	68db      	ldr	r3, [r3, #12]
 801090e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010910:	693b      	ldr	r3, [r7, #16]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d109      	bne.n	801092a <xTaskRemoveFromEventList+0x2a>
 8010916:	f04f 0350 	mov.w	r3, #80	; 0x50
 801091a:	f383 8811 	msr	BASEPRI, r3
 801091e:	f3bf 8f6f 	isb	sy
 8010922:	f3bf 8f4f 	dsb	sy
 8010926:	60fb      	str	r3, [r7, #12]
 8010928:	e7fe      	b.n	8010928 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801092a:	693b      	ldr	r3, [r7, #16]
 801092c:	3318      	adds	r3, #24
 801092e:	4618      	mov	r0, r3
 8010930:	f7fe fc99 	bl	800f266 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010934:	4b1d      	ldr	r3, [pc, #116]	; (80109ac <xTaskRemoveFromEventList+0xac>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d11c      	bne.n	8010976 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	3304      	adds	r3, #4
 8010940:	4618      	mov	r0, r3
 8010942:	f7fe fc90 	bl	800f266 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010946:	693b      	ldr	r3, [r7, #16]
 8010948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801094a:	2201      	movs	r2, #1
 801094c:	409a      	lsls	r2, r3
 801094e:	4b18      	ldr	r3, [pc, #96]	; (80109b0 <xTaskRemoveFromEventList+0xb0>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	4313      	orrs	r3, r2
 8010954:	4a16      	ldr	r2, [pc, #88]	; (80109b0 <xTaskRemoveFromEventList+0xb0>)
 8010956:	6013      	str	r3, [r2, #0]
 8010958:	693b      	ldr	r3, [r7, #16]
 801095a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801095c:	4613      	mov	r3, r2
 801095e:	009b      	lsls	r3, r3, #2
 8010960:	4413      	add	r3, r2
 8010962:	009b      	lsls	r3, r3, #2
 8010964:	4a13      	ldr	r2, [pc, #76]	; (80109b4 <xTaskRemoveFromEventList+0xb4>)
 8010966:	441a      	add	r2, r3
 8010968:	693b      	ldr	r3, [r7, #16]
 801096a:	3304      	adds	r3, #4
 801096c:	4619      	mov	r1, r3
 801096e:	4610      	mov	r0, r2
 8010970:	f7fe fc1c 	bl	800f1ac <vListInsertEnd>
 8010974:	e005      	b.n	8010982 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	3318      	adds	r3, #24
 801097a:	4619      	mov	r1, r3
 801097c:	480e      	ldr	r0, [pc, #56]	; (80109b8 <xTaskRemoveFromEventList+0xb8>)
 801097e:	f7fe fc15 	bl	800f1ac <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010986:	4b0d      	ldr	r3, [pc, #52]	; (80109bc <xTaskRemoveFromEventList+0xbc>)
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801098c:	429a      	cmp	r2, r3
 801098e:	d905      	bls.n	801099c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010990:	2301      	movs	r3, #1
 8010992:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010994:	4b0a      	ldr	r3, [pc, #40]	; (80109c0 <xTaskRemoveFromEventList+0xc0>)
 8010996:	2201      	movs	r2, #1
 8010998:	601a      	str	r2, [r3, #0]
 801099a:	e001      	b.n	80109a0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 801099c:	2300      	movs	r3, #0
 801099e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80109a0:	697b      	ldr	r3, [r7, #20]
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	3718      	adds	r7, #24
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}
 80109aa:	bf00      	nop
 80109ac:	200015b0 	.word	0x200015b0
 80109b0:	20001590 	.word	0x20001590
 80109b4:	2000148c 	.word	0x2000148c
 80109b8:	20001548 	.word	0x20001548
 80109bc:	20001488 	.word	0x20001488
 80109c0:	2000159c 	.word	0x2000159c

080109c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80109c4:	b480      	push	{r7}
 80109c6:	b083      	sub	sp, #12
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80109cc:	4b06      	ldr	r3, [pc, #24]	; (80109e8 <vTaskInternalSetTimeOutState+0x24>)
 80109ce:	681a      	ldr	r2, [r3, #0]
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80109d4:	4b05      	ldr	r3, [pc, #20]	; (80109ec <vTaskInternalSetTimeOutState+0x28>)
 80109d6:	681a      	ldr	r2, [r3, #0]
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	605a      	str	r2, [r3, #4]
}
 80109dc:	bf00      	nop
 80109de:	370c      	adds	r7, #12
 80109e0:	46bd      	mov	sp, r7
 80109e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e6:	4770      	bx	lr
 80109e8:	200015a0 	.word	0x200015a0
 80109ec:	2000158c 	.word	0x2000158c

080109f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b088      	sub	sp, #32
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
 80109f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d109      	bne.n	8010a14 <xTaskCheckForTimeOut+0x24>
 8010a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a04:	f383 8811 	msr	BASEPRI, r3
 8010a08:	f3bf 8f6f 	isb	sy
 8010a0c:	f3bf 8f4f 	dsb	sy
 8010a10:	613b      	str	r3, [r7, #16]
 8010a12:	e7fe      	b.n	8010a12 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d109      	bne.n	8010a2e <xTaskCheckForTimeOut+0x3e>
 8010a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a1e:	f383 8811 	msr	BASEPRI, r3
 8010a22:	f3bf 8f6f 	isb	sy
 8010a26:	f3bf 8f4f 	dsb	sy
 8010a2a:	60fb      	str	r3, [r7, #12]
 8010a2c:	e7fe      	b.n	8010a2c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8010a2e:	f000 fe4d 	bl	80116cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010a32:	4b1d      	ldr	r3, [pc, #116]	; (8010aa8 <xTaskCheckForTimeOut+0xb8>)
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	685b      	ldr	r3, [r3, #4]
 8010a3c:	69ba      	ldr	r2, [r7, #24]
 8010a3e:	1ad3      	subs	r3, r2, r3
 8010a40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a4a:	d102      	bne.n	8010a52 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	61fb      	str	r3, [r7, #28]
 8010a50:	e023      	b.n	8010a9a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681a      	ldr	r2, [r3, #0]
 8010a56:	4b15      	ldr	r3, [pc, #84]	; (8010aac <xTaskCheckForTimeOut+0xbc>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d007      	beq.n	8010a6e <xTaskCheckForTimeOut+0x7e>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	685b      	ldr	r3, [r3, #4]
 8010a62:	69ba      	ldr	r2, [r7, #24]
 8010a64:	429a      	cmp	r2, r3
 8010a66:	d302      	bcc.n	8010a6e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010a68:	2301      	movs	r3, #1
 8010a6a:	61fb      	str	r3, [r7, #28]
 8010a6c:	e015      	b.n	8010a9a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010a6e:	683b      	ldr	r3, [r7, #0]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	697a      	ldr	r2, [r7, #20]
 8010a74:	429a      	cmp	r2, r3
 8010a76:	d20b      	bcs.n	8010a90 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	681a      	ldr	r2, [r3, #0]
 8010a7c:	697b      	ldr	r3, [r7, #20]
 8010a7e:	1ad2      	subs	r2, r2, r3
 8010a80:	683b      	ldr	r3, [r7, #0]
 8010a82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010a84:	6878      	ldr	r0, [r7, #4]
 8010a86:	f7ff ff9d 	bl	80109c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	61fb      	str	r3, [r7, #28]
 8010a8e:	e004      	b.n	8010a9a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	2200      	movs	r2, #0
 8010a94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010a96:	2301      	movs	r3, #1
 8010a98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010a9a:	f000 fe45 	bl	8011728 <vPortExitCritical>

	return xReturn;
 8010a9e:	69fb      	ldr	r3, [r7, #28]
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	3720      	adds	r7, #32
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}
 8010aa8:	2000158c 	.word	0x2000158c
 8010aac:	200015a0 	.word	0x200015a0

08010ab0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010ab0:	b480      	push	{r7}
 8010ab2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010ab4:	4b03      	ldr	r3, [pc, #12]	; (8010ac4 <vTaskMissedYield+0x14>)
 8010ab6:	2201      	movs	r2, #1
 8010ab8:	601a      	str	r2, [r3, #0]
}
 8010aba:	bf00      	nop
 8010abc:	46bd      	mov	sp, r7
 8010abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac2:	4770      	bx	lr
 8010ac4:	2000159c 	.word	0x2000159c

08010ac8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b082      	sub	sp, #8
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010ad0:	f000 f852 	bl	8010b78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010ad4:	4b06      	ldr	r3, [pc, #24]	; (8010af0 <prvIdleTask+0x28>)
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2b01      	cmp	r3, #1
 8010ada:	d9f9      	bls.n	8010ad0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010adc:	4b05      	ldr	r3, [pc, #20]	; (8010af4 <prvIdleTask+0x2c>)
 8010ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ae2:	601a      	str	r2, [r3, #0]
 8010ae4:	f3bf 8f4f 	dsb	sy
 8010ae8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010aec:	e7f0      	b.n	8010ad0 <prvIdleTask+0x8>
 8010aee:	bf00      	nop
 8010af0:	2000148c 	.word	0x2000148c
 8010af4:	e000ed04 	.word	0xe000ed04

08010af8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b082      	sub	sp, #8
 8010afc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010afe:	2300      	movs	r3, #0
 8010b00:	607b      	str	r3, [r7, #4]
 8010b02:	e00c      	b.n	8010b1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010b04:	687a      	ldr	r2, [r7, #4]
 8010b06:	4613      	mov	r3, r2
 8010b08:	009b      	lsls	r3, r3, #2
 8010b0a:	4413      	add	r3, r2
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	4a12      	ldr	r2, [pc, #72]	; (8010b58 <prvInitialiseTaskLists+0x60>)
 8010b10:	4413      	add	r3, r2
 8010b12:	4618      	mov	r0, r3
 8010b14:	f7fe fb1d 	bl	800f152 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	607b      	str	r3, [r7, #4]
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2b06      	cmp	r3, #6
 8010b22:	d9ef      	bls.n	8010b04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010b24:	480d      	ldr	r0, [pc, #52]	; (8010b5c <prvInitialiseTaskLists+0x64>)
 8010b26:	f7fe fb14 	bl	800f152 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010b2a:	480d      	ldr	r0, [pc, #52]	; (8010b60 <prvInitialiseTaskLists+0x68>)
 8010b2c:	f7fe fb11 	bl	800f152 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010b30:	480c      	ldr	r0, [pc, #48]	; (8010b64 <prvInitialiseTaskLists+0x6c>)
 8010b32:	f7fe fb0e 	bl	800f152 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010b36:	480c      	ldr	r0, [pc, #48]	; (8010b68 <prvInitialiseTaskLists+0x70>)
 8010b38:	f7fe fb0b 	bl	800f152 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010b3c:	480b      	ldr	r0, [pc, #44]	; (8010b6c <prvInitialiseTaskLists+0x74>)
 8010b3e:	f7fe fb08 	bl	800f152 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010b42:	4b0b      	ldr	r3, [pc, #44]	; (8010b70 <prvInitialiseTaskLists+0x78>)
 8010b44:	4a05      	ldr	r2, [pc, #20]	; (8010b5c <prvInitialiseTaskLists+0x64>)
 8010b46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010b48:	4b0a      	ldr	r3, [pc, #40]	; (8010b74 <prvInitialiseTaskLists+0x7c>)
 8010b4a:	4a05      	ldr	r2, [pc, #20]	; (8010b60 <prvInitialiseTaskLists+0x68>)
 8010b4c:	601a      	str	r2, [r3, #0]
}
 8010b4e:	bf00      	nop
 8010b50:	3708      	adds	r7, #8
 8010b52:	46bd      	mov	sp, r7
 8010b54:	bd80      	pop	{r7, pc}
 8010b56:	bf00      	nop
 8010b58:	2000148c 	.word	0x2000148c
 8010b5c:	20001518 	.word	0x20001518
 8010b60:	2000152c 	.word	0x2000152c
 8010b64:	20001548 	.word	0x20001548
 8010b68:	2000155c 	.word	0x2000155c
 8010b6c:	20001574 	.word	0x20001574
 8010b70:	20001540 	.word	0x20001540
 8010b74:	20001544 	.word	0x20001544

08010b78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010b7e:	e019      	b.n	8010bb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010b80:	f000 fda4 	bl	80116cc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8010b84:	4b0f      	ldr	r3, [pc, #60]	; (8010bc4 <prvCheckTasksWaitingTermination+0x4c>)
 8010b86:	68db      	ldr	r3, [r3, #12]
 8010b88:	68db      	ldr	r3, [r3, #12]
 8010b8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	3304      	adds	r3, #4
 8010b90:	4618      	mov	r0, r3
 8010b92:	f7fe fb68 	bl	800f266 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010b96:	4b0c      	ldr	r3, [pc, #48]	; (8010bc8 <prvCheckTasksWaitingTermination+0x50>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	3b01      	subs	r3, #1
 8010b9c:	4a0a      	ldr	r2, [pc, #40]	; (8010bc8 <prvCheckTasksWaitingTermination+0x50>)
 8010b9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010ba0:	4b0a      	ldr	r3, [pc, #40]	; (8010bcc <prvCheckTasksWaitingTermination+0x54>)
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	3b01      	subs	r3, #1
 8010ba6:	4a09      	ldr	r2, [pc, #36]	; (8010bcc <prvCheckTasksWaitingTermination+0x54>)
 8010ba8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010baa:	f000 fdbd 	bl	8011728 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f000 f80e 	bl	8010bd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010bb4:	4b05      	ldr	r3, [pc, #20]	; (8010bcc <prvCheckTasksWaitingTermination+0x54>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d1e1      	bne.n	8010b80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010bbc:	bf00      	nop
 8010bbe:	3708      	adds	r7, #8
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	2000155c 	.word	0x2000155c
 8010bc8:	20001588 	.word	0x20001588
 8010bcc:	20001570 	.word	0x20001570

08010bd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b084      	sub	sp, #16
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d108      	bne.n	8010bf4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010be6:	4618      	mov	r0, r3
 8010be8:	f000 ff4c 	bl	8011a84 <vPortFree>
				vPortFree( pxTCB );
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f000 ff49 	bl	8011a84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010bf2:	e017      	b.n	8010c24 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010bfa:	2b01      	cmp	r3, #1
 8010bfc:	d103      	bne.n	8010c06 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010bfe:	6878      	ldr	r0, [r7, #4]
 8010c00:	f000 ff40 	bl	8011a84 <vPortFree>
	}
 8010c04:	e00e      	b.n	8010c24 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c0c:	2b02      	cmp	r3, #2
 8010c0e:	d009      	beq.n	8010c24 <prvDeleteTCB+0x54>
 8010c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c14:	f383 8811 	msr	BASEPRI, r3
 8010c18:	f3bf 8f6f 	isb	sy
 8010c1c:	f3bf 8f4f 	dsb	sy
 8010c20:	60fb      	str	r3, [r7, #12]
 8010c22:	e7fe      	b.n	8010c22 <prvDeleteTCB+0x52>
	}
 8010c24:	bf00      	nop
 8010c26:	3710      	adds	r7, #16
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}

08010c2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b083      	sub	sp, #12
 8010c30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010c32:	4b0f      	ldr	r3, [pc, #60]	; (8010c70 <prvResetNextTaskUnblockTime+0x44>)
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d101      	bne.n	8010c40 <prvResetNextTaskUnblockTime+0x14>
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	e000      	b.n	8010c42 <prvResetNextTaskUnblockTime+0x16>
 8010c40:	2300      	movs	r3, #0
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d004      	beq.n	8010c50 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010c46:	4b0b      	ldr	r3, [pc, #44]	; (8010c74 <prvResetNextTaskUnblockTime+0x48>)
 8010c48:	f04f 32ff 	mov.w	r2, #4294967295
 8010c4c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010c4e:	e008      	b.n	8010c62 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8010c50:	4b07      	ldr	r3, [pc, #28]	; (8010c70 <prvResetNextTaskUnblockTime+0x44>)
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	68db      	ldr	r3, [r3, #12]
 8010c56:	68db      	ldr	r3, [r3, #12]
 8010c58:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	685b      	ldr	r3, [r3, #4]
 8010c5e:	4a05      	ldr	r2, [pc, #20]	; (8010c74 <prvResetNextTaskUnblockTime+0x48>)
 8010c60:	6013      	str	r3, [r2, #0]
}
 8010c62:	bf00      	nop
 8010c64:	370c      	adds	r7, #12
 8010c66:	46bd      	mov	sp, r7
 8010c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6c:	4770      	bx	lr
 8010c6e:	bf00      	nop
 8010c70:	20001540 	.word	0x20001540
 8010c74:	200015a8 	.word	0x200015a8

08010c78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010c78:	b480      	push	{r7}
 8010c7a:	b083      	sub	sp, #12
 8010c7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010c7e:	4b0b      	ldr	r3, [pc, #44]	; (8010cac <xTaskGetSchedulerState+0x34>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d102      	bne.n	8010c8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010c86:	2301      	movs	r3, #1
 8010c88:	607b      	str	r3, [r7, #4]
 8010c8a:	e008      	b.n	8010c9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c8c:	4b08      	ldr	r3, [pc, #32]	; (8010cb0 <xTaskGetSchedulerState+0x38>)
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d102      	bne.n	8010c9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010c94:	2302      	movs	r3, #2
 8010c96:	607b      	str	r3, [r7, #4]
 8010c98:	e001      	b.n	8010c9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010c9e:	687b      	ldr	r3, [r7, #4]
	}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	370c      	adds	r7, #12
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010caa:	4770      	bx	lr
 8010cac:	20001594 	.word	0x20001594
 8010cb0:	200015b0 	.word	0x200015b0

08010cb4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b084      	sub	sp, #16
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d06e      	beq.n	8010da8 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cce:	4b39      	ldr	r3, [pc, #228]	; (8010db4 <xTaskPriorityInherit+0x100>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cd4:	429a      	cmp	r2, r3
 8010cd6:	d25e      	bcs.n	8010d96 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010cd8:	68bb      	ldr	r3, [r7, #8]
 8010cda:	699b      	ldr	r3, [r3, #24]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	db06      	blt.n	8010cee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ce0:	4b34      	ldr	r3, [pc, #208]	; (8010db4 <xTaskPriorityInherit+0x100>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ce6:	f1c3 0207 	rsb	r2, r3, #7
 8010cea:	68bb      	ldr	r3, [r7, #8]
 8010cec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010cee:	68bb      	ldr	r3, [r7, #8]
 8010cf0:	6959      	ldr	r1, [r3, #20]
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cf6:	4613      	mov	r3, r2
 8010cf8:	009b      	lsls	r3, r3, #2
 8010cfa:	4413      	add	r3, r2
 8010cfc:	009b      	lsls	r3, r3, #2
 8010cfe:	4a2e      	ldr	r2, [pc, #184]	; (8010db8 <xTaskPriorityInherit+0x104>)
 8010d00:	4413      	add	r3, r2
 8010d02:	4299      	cmp	r1, r3
 8010d04:	d101      	bne.n	8010d0a <xTaskPriorityInherit+0x56>
 8010d06:	2301      	movs	r3, #1
 8010d08:	e000      	b.n	8010d0c <xTaskPriorityInherit+0x58>
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d03a      	beq.n	8010d86 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d10:	68bb      	ldr	r3, [r7, #8]
 8010d12:	3304      	adds	r3, #4
 8010d14:	4618      	mov	r0, r3
 8010d16:	f7fe faa6 	bl	800f266 <uxListRemove>
 8010d1a:	4603      	mov	r3, r0
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d115      	bne.n	8010d4c <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8010d20:	68bb      	ldr	r3, [r7, #8]
 8010d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d24:	4924      	ldr	r1, [pc, #144]	; (8010db8 <xTaskPriorityInherit+0x104>)
 8010d26:	4613      	mov	r3, r2
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	4413      	add	r3, r2
 8010d2c:	009b      	lsls	r3, r3, #2
 8010d2e:	440b      	add	r3, r1
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d10a      	bne.n	8010d4c <xTaskPriorityInherit+0x98>
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d3a:	2201      	movs	r2, #1
 8010d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8010d40:	43da      	mvns	r2, r3
 8010d42:	4b1e      	ldr	r3, [pc, #120]	; (8010dbc <xTaskPriorityInherit+0x108>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	4013      	ands	r3, r2
 8010d48:	4a1c      	ldr	r2, [pc, #112]	; (8010dbc <xTaskPriorityInherit+0x108>)
 8010d4a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010d4c:	4b19      	ldr	r3, [pc, #100]	; (8010db4 <xTaskPriorityInherit+0x100>)
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d52:	68bb      	ldr	r3, [r7, #8]
 8010d54:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010d56:	68bb      	ldr	r3, [r7, #8]
 8010d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d5a:	2201      	movs	r2, #1
 8010d5c:	409a      	lsls	r2, r3
 8010d5e:	4b17      	ldr	r3, [pc, #92]	; (8010dbc <xTaskPriorityInherit+0x108>)
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	4313      	orrs	r3, r2
 8010d64:	4a15      	ldr	r2, [pc, #84]	; (8010dbc <xTaskPriorityInherit+0x108>)
 8010d66:	6013      	str	r3, [r2, #0]
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d6c:	4613      	mov	r3, r2
 8010d6e:	009b      	lsls	r3, r3, #2
 8010d70:	4413      	add	r3, r2
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	4a10      	ldr	r2, [pc, #64]	; (8010db8 <xTaskPriorityInherit+0x104>)
 8010d76:	441a      	add	r2, r3
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	3304      	adds	r3, #4
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	4610      	mov	r0, r2
 8010d80:	f7fe fa14 	bl	800f1ac <vListInsertEnd>
 8010d84:	e004      	b.n	8010d90 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010d86:	4b0b      	ldr	r3, [pc, #44]	; (8010db4 <xTaskPriorityInherit+0x100>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d8c:	68bb      	ldr	r3, [r7, #8]
 8010d8e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010d90:	2301      	movs	r3, #1
 8010d92:	60fb      	str	r3, [r7, #12]
 8010d94:	e008      	b.n	8010da8 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010d96:	68bb      	ldr	r3, [r7, #8]
 8010d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010d9a:	4b06      	ldr	r3, [pc, #24]	; (8010db4 <xTaskPriorityInherit+0x100>)
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d201      	bcs.n	8010da8 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010da4:	2301      	movs	r3, #1
 8010da6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010da8:	68fb      	ldr	r3, [r7, #12]
	}
 8010daa:	4618      	mov	r0, r3
 8010dac:	3710      	adds	r7, #16
 8010dae:	46bd      	mov	sp, r7
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	20001488 	.word	0x20001488
 8010db8:	2000148c 	.word	0x2000148c
 8010dbc:	20001590 	.word	0x20001590

08010dc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b086      	sub	sp, #24
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d06c      	beq.n	8010eb0 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010dd6:	4b39      	ldr	r3, [pc, #228]	; (8010ebc <xTaskPriorityDisinherit+0xfc>)
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	693a      	ldr	r2, [r7, #16]
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d009      	beq.n	8010df4 <xTaskPriorityDisinherit+0x34>
 8010de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010de4:	f383 8811 	msr	BASEPRI, r3
 8010de8:	f3bf 8f6f 	isb	sy
 8010dec:	f3bf 8f4f 	dsb	sy
 8010df0:	60fb      	str	r3, [r7, #12]
 8010df2:	e7fe      	b.n	8010df2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8010df4:	693b      	ldr	r3, [r7, #16]
 8010df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d109      	bne.n	8010e10 <xTaskPriorityDisinherit+0x50>
 8010dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e00:	f383 8811 	msr	BASEPRI, r3
 8010e04:	f3bf 8f6f 	isb	sy
 8010e08:	f3bf 8f4f 	dsb	sy
 8010e0c:	60bb      	str	r3, [r7, #8]
 8010e0e:	e7fe      	b.n	8010e0e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8010e10:	693b      	ldr	r3, [r7, #16]
 8010e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e14:	1e5a      	subs	r2, r3, #1
 8010e16:	693b      	ldr	r3, [r7, #16]
 8010e18:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e1e:	693b      	ldr	r3, [r7, #16]
 8010e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d044      	beq.n	8010eb0 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010e26:	693b      	ldr	r3, [r7, #16]
 8010e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d140      	bne.n	8010eb0 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e2e:	693b      	ldr	r3, [r7, #16]
 8010e30:	3304      	adds	r3, #4
 8010e32:	4618      	mov	r0, r3
 8010e34:	f7fe fa17 	bl	800f266 <uxListRemove>
 8010e38:	4603      	mov	r3, r0
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d115      	bne.n	8010e6a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010e3e:	693b      	ldr	r3, [r7, #16]
 8010e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e42:	491f      	ldr	r1, [pc, #124]	; (8010ec0 <xTaskPriorityDisinherit+0x100>)
 8010e44:	4613      	mov	r3, r2
 8010e46:	009b      	lsls	r3, r3, #2
 8010e48:	4413      	add	r3, r2
 8010e4a:	009b      	lsls	r3, r3, #2
 8010e4c:	440b      	add	r3, r1
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d10a      	bne.n	8010e6a <xTaskPriorityDisinherit+0xaa>
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e58:	2201      	movs	r2, #1
 8010e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8010e5e:	43da      	mvns	r2, r3
 8010e60:	4b18      	ldr	r3, [pc, #96]	; (8010ec4 <xTaskPriorityDisinherit+0x104>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	4013      	ands	r3, r2
 8010e66:	4a17      	ldr	r2, [pc, #92]	; (8010ec4 <xTaskPriorityDisinherit+0x104>)
 8010e68:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010e6e:	693b      	ldr	r3, [r7, #16]
 8010e70:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e72:	693b      	ldr	r3, [r7, #16]
 8010e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e76:	f1c3 0207 	rsb	r2, r3, #7
 8010e7a:	693b      	ldr	r3, [r7, #16]
 8010e7c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e82:	2201      	movs	r2, #1
 8010e84:	409a      	lsls	r2, r3
 8010e86:	4b0f      	ldr	r3, [pc, #60]	; (8010ec4 <xTaskPriorityDisinherit+0x104>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	4313      	orrs	r3, r2
 8010e8c:	4a0d      	ldr	r2, [pc, #52]	; (8010ec4 <xTaskPriorityDisinherit+0x104>)
 8010e8e:	6013      	str	r3, [r2, #0]
 8010e90:	693b      	ldr	r3, [r7, #16]
 8010e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e94:	4613      	mov	r3, r2
 8010e96:	009b      	lsls	r3, r3, #2
 8010e98:	4413      	add	r3, r2
 8010e9a:	009b      	lsls	r3, r3, #2
 8010e9c:	4a08      	ldr	r2, [pc, #32]	; (8010ec0 <xTaskPriorityDisinherit+0x100>)
 8010e9e:	441a      	add	r2, r3
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	3304      	adds	r3, #4
 8010ea4:	4619      	mov	r1, r3
 8010ea6:	4610      	mov	r0, r2
 8010ea8:	f7fe f980 	bl	800f1ac <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010eac:	2301      	movs	r3, #1
 8010eae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010eb0:	697b      	ldr	r3, [r7, #20]
	}
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	3718      	adds	r7, #24
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	20001488 	.word	0x20001488
 8010ec0:	2000148c 	.word	0x2000148c
 8010ec4:	20001590 	.word	0x20001590

08010ec8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b088      	sub	sp, #32
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
 8010ed0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010ed6:	2301      	movs	r3, #1
 8010ed8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	f000 8086 	beq.w	8010fee <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010ee2:	69bb      	ldr	r3, [r7, #24]
 8010ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d109      	bne.n	8010efe <vTaskPriorityDisinheritAfterTimeout+0x36>
 8010eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eee:	f383 8811 	msr	BASEPRI, r3
 8010ef2:	f3bf 8f6f 	isb	sy
 8010ef6:	f3bf 8f4f 	dsb	sy
 8010efa:	60fb      	str	r3, [r7, #12]
 8010efc:	e7fe      	b.n	8010efc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010efe:	69bb      	ldr	r3, [r7, #24]
 8010f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f02:	683a      	ldr	r2, [r7, #0]
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d902      	bls.n	8010f0e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	61fb      	str	r3, [r7, #28]
 8010f0c:	e002      	b.n	8010f14 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010f0e:	69bb      	ldr	r3, [r7, #24]
 8010f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f12:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010f14:	69bb      	ldr	r3, [r7, #24]
 8010f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f18:	69fa      	ldr	r2, [r7, #28]
 8010f1a:	429a      	cmp	r2, r3
 8010f1c:	d067      	beq.n	8010fee <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010f1e:	69bb      	ldr	r3, [r7, #24]
 8010f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f22:	697a      	ldr	r2, [r7, #20]
 8010f24:	429a      	cmp	r2, r3
 8010f26:	d162      	bne.n	8010fee <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010f28:	4b33      	ldr	r3, [pc, #204]	; (8010ff8 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	69ba      	ldr	r2, [r7, #24]
 8010f2e:	429a      	cmp	r2, r3
 8010f30:	d109      	bne.n	8010f46 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8010f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f36:	f383 8811 	msr	BASEPRI, r3
 8010f3a:	f3bf 8f6f 	isb	sy
 8010f3e:	f3bf 8f4f 	dsb	sy
 8010f42:	60bb      	str	r3, [r7, #8]
 8010f44:	e7fe      	b.n	8010f44 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010f46:	69bb      	ldr	r3, [r7, #24]
 8010f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f4a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	69fa      	ldr	r2, [r7, #28]
 8010f50:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010f52:	69bb      	ldr	r3, [r7, #24]
 8010f54:	699b      	ldr	r3, [r3, #24]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	db04      	blt.n	8010f64 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f5a:	69fb      	ldr	r3, [r7, #28]
 8010f5c:	f1c3 0207 	rsb	r2, r3, #7
 8010f60:	69bb      	ldr	r3, [r7, #24]
 8010f62:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010f64:	69bb      	ldr	r3, [r7, #24]
 8010f66:	6959      	ldr	r1, [r3, #20]
 8010f68:	693a      	ldr	r2, [r7, #16]
 8010f6a:	4613      	mov	r3, r2
 8010f6c:	009b      	lsls	r3, r3, #2
 8010f6e:	4413      	add	r3, r2
 8010f70:	009b      	lsls	r3, r3, #2
 8010f72:	4a22      	ldr	r2, [pc, #136]	; (8010ffc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010f74:	4413      	add	r3, r2
 8010f76:	4299      	cmp	r1, r3
 8010f78:	d101      	bne.n	8010f7e <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	e000      	b.n	8010f80 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8010f7e:	2300      	movs	r3, #0
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d034      	beq.n	8010fee <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010f84:	69bb      	ldr	r3, [r7, #24]
 8010f86:	3304      	adds	r3, #4
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f7fe f96c 	bl	800f266 <uxListRemove>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d115      	bne.n	8010fc0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010f94:	69bb      	ldr	r3, [r7, #24]
 8010f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f98:	4918      	ldr	r1, [pc, #96]	; (8010ffc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010f9a:	4613      	mov	r3, r2
 8010f9c:	009b      	lsls	r3, r3, #2
 8010f9e:	4413      	add	r3, r2
 8010fa0:	009b      	lsls	r3, r3, #2
 8010fa2:	440b      	add	r3, r1
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d10a      	bne.n	8010fc0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fae:	2201      	movs	r2, #1
 8010fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8010fb4:	43da      	mvns	r2, r3
 8010fb6:	4b12      	ldr	r3, [pc, #72]	; (8011000 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	4013      	ands	r3, r2
 8010fbc:	4a10      	ldr	r2, [pc, #64]	; (8011000 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8010fbe:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010fc0:	69bb      	ldr	r3, [r7, #24]
 8010fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fc4:	2201      	movs	r2, #1
 8010fc6:	409a      	lsls	r2, r3
 8010fc8:	4b0d      	ldr	r3, [pc, #52]	; (8011000 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	4313      	orrs	r3, r2
 8010fce:	4a0c      	ldr	r2, [pc, #48]	; (8011000 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8010fd0:	6013      	str	r3, [r2, #0]
 8010fd2:	69bb      	ldr	r3, [r7, #24]
 8010fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fd6:	4613      	mov	r3, r2
 8010fd8:	009b      	lsls	r3, r3, #2
 8010fda:	4413      	add	r3, r2
 8010fdc:	009b      	lsls	r3, r3, #2
 8010fde:	4a07      	ldr	r2, [pc, #28]	; (8010ffc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010fe0:	441a      	add	r2, r3
 8010fe2:	69bb      	ldr	r3, [r7, #24]
 8010fe4:	3304      	adds	r3, #4
 8010fe6:	4619      	mov	r1, r3
 8010fe8:	4610      	mov	r0, r2
 8010fea:	f7fe f8df 	bl	800f1ac <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010fee:	bf00      	nop
 8010ff0:	3720      	adds	r7, #32
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}
 8010ff6:	bf00      	nop
 8010ff8:	20001488 	.word	0x20001488
 8010ffc:	2000148c 	.word	0x2000148c
 8011000:	20001590 	.word	0x20001590

08011004 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8011004:	b480      	push	{r7}
 8011006:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011008:	4b07      	ldr	r3, [pc, #28]	; (8011028 <pvTaskIncrementMutexHeldCount+0x24>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d004      	beq.n	801101a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011010:	4b05      	ldr	r3, [pc, #20]	; (8011028 <pvTaskIncrementMutexHeldCount+0x24>)
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011016:	3201      	adds	r2, #1
 8011018:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801101a:	4b03      	ldr	r3, [pc, #12]	; (8011028 <pvTaskIncrementMutexHeldCount+0x24>)
 801101c:	681b      	ldr	r3, [r3, #0]
	}
 801101e:	4618      	mov	r0, r3
 8011020:	46bd      	mov	sp, r7
 8011022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011026:	4770      	bx	lr
 8011028:	20001488 	.word	0x20001488

0801102c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 801102c:	b580      	push	{r7, lr}
 801102e:	b086      	sub	sp, #24
 8011030:	af00      	add	r7, sp, #0
 8011032:	60f8      	str	r0, [r7, #12]
 8011034:	60b9      	str	r1, [r7, #8]
 8011036:	607a      	str	r2, [r7, #4]
 8011038:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801103a:	f000 fb47 	bl	80116cc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801103e:	4b26      	ldr	r3, [pc, #152]	; (80110d8 <xTaskNotifyWait+0xac>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011046:	b2db      	uxtb	r3, r3
 8011048:	2b02      	cmp	r3, #2
 801104a:	d01a      	beq.n	8011082 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 801104c:	4b22      	ldr	r3, [pc, #136]	; (80110d8 <xTaskNotifyWait+0xac>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8011052:	68fa      	ldr	r2, [r7, #12]
 8011054:	43d2      	mvns	r2, r2
 8011056:	400a      	ands	r2, r1
 8011058:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801105a:	4b1f      	ldr	r3, [pc, #124]	; (80110d8 <xTaskNotifyWait+0xac>)
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	2201      	movs	r2, #1
 8011060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8011064:	683b      	ldr	r3, [r7, #0]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d00b      	beq.n	8011082 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801106a:	2101      	movs	r1, #1
 801106c:	6838      	ldr	r0, [r7, #0]
 801106e:	f000 f99d 	bl	80113ac <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011072:	4b1a      	ldr	r3, [pc, #104]	; (80110dc <xTaskNotifyWait+0xb0>)
 8011074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011078:	601a      	str	r2, [r3, #0]
 801107a:	f3bf 8f4f 	dsb	sy
 801107e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011082:	f000 fb51 	bl	8011728 <vPortExitCritical>

		taskENTER_CRITICAL();
 8011086:	f000 fb21 	bl	80116cc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	2b00      	cmp	r3, #0
 801108e:	d004      	beq.n	801109a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8011090:	4b11      	ldr	r3, [pc, #68]	; (80110d8 <xTaskNotifyWait+0xac>)
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801109a:	4b0f      	ldr	r3, [pc, #60]	; (80110d8 <xTaskNotifyWait+0xac>)
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80110a2:	b2db      	uxtb	r3, r3
 80110a4:	2b02      	cmp	r3, #2
 80110a6:	d002      	beq.n	80110ae <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80110a8:	2300      	movs	r3, #0
 80110aa:	617b      	str	r3, [r7, #20]
 80110ac:	e008      	b.n	80110c0 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80110ae:	4b0a      	ldr	r3, [pc, #40]	; (80110d8 <xTaskNotifyWait+0xac>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80110b4:	68ba      	ldr	r2, [r7, #8]
 80110b6:	43d2      	mvns	r2, r2
 80110b8:	400a      	ands	r2, r1
 80110ba:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80110bc:	2301      	movs	r3, #1
 80110be:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80110c0:	4b05      	ldr	r3, [pc, #20]	; (80110d8 <xTaskNotifyWait+0xac>)
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	2200      	movs	r2, #0
 80110c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80110ca:	f000 fb2d 	bl	8011728 <vPortExitCritical>

		return xReturn;
 80110ce:	697b      	ldr	r3, [r7, #20]
	}
 80110d0:	4618      	mov	r0, r3
 80110d2:	3718      	adds	r7, #24
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bd80      	pop	{r7, pc}
 80110d8:	20001488 	.word	0x20001488
 80110dc:	e000ed04 	.word	0xe000ed04

080110e0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b08a      	sub	sp, #40	; 0x28
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	603b      	str	r3, [r7, #0]
 80110ec:	4613      	mov	r3, r2
 80110ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80110f0:	2301      	movs	r3, #1
 80110f2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d109      	bne.n	801110e <xTaskGenericNotify+0x2e>
 80110fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110fe:	f383 8811 	msr	BASEPRI, r3
 8011102:	f3bf 8f6f 	isb	sy
 8011106:	f3bf 8f4f 	dsb	sy
 801110a:	61bb      	str	r3, [r7, #24]
 801110c:	e7fe      	b.n	801110c <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8011112:	f000 fadb 	bl	80116cc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8011116:	683b      	ldr	r3, [r7, #0]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d003      	beq.n	8011124 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801111c:	6a3b      	ldr	r3, [r7, #32]
 801111e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011124:	6a3b      	ldr	r3, [r7, #32]
 8011126:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801112a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801112c:	6a3b      	ldr	r3, [r7, #32]
 801112e:	2202      	movs	r2, #2
 8011130:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8011134:	79fb      	ldrb	r3, [r7, #7]
 8011136:	2b04      	cmp	r3, #4
 8011138:	d827      	bhi.n	801118a <xTaskGenericNotify+0xaa>
 801113a:	a201      	add	r2, pc, #4	; (adr r2, 8011140 <xTaskGenericNotify+0x60>)
 801113c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011140:	0801118b 	.word	0x0801118b
 8011144:	08011155 	.word	0x08011155
 8011148:	08011163 	.word	0x08011163
 801114c:	0801116f 	.word	0x0801116f
 8011150:	08011177 	.word	0x08011177
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011154:	6a3b      	ldr	r3, [r7, #32]
 8011156:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011158:	68bb      	ldr	r3, [r7, #8]
 801115a:	431a      	orrs	r2, r3
 801115c:	6a3b      	ldr	r3, [r7, #32]
 801115e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011160:	e013      	b.n	801118a <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011162:	6a3b      	ldr	r3, [r7, #32]
 8011164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011166:	1c5a      	adds	r2, r3, #1
 8011168:	6a3b      	ldr	r3, [r7, #32]
 801116a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801116c:	e00d      	b.n	801118a <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801116e:	6a3b      	ldr	r3, [r7, #32]
 8011170:	68ba      	ldr	r2, [r7, #8]
 8011172:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011174:	e009      	b.n	801118a <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011176:	7ffb      	ldrb	r3, [r7, #31]
 8011178:	2b02      	cmp	r3, #2
 801117a:	d003      	beq.n	8011184 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801117c:	6a3b      	ldr	r3, [r7, #32]
 801117e:	68ba      	ldr	r2, [r7, #8]
 8011180:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011182:	e001      	b.n	8011188 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 8011184:	2300      	movs	r3, #0
 8011186:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8011188:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801118a:	7ffb      	ldrb	r3, [r7, #31]
 801118c:	2b01      	cmp	r3, #1
 801118e:	d138      	bne.n	8011202 <xTaskGenericNotify+0x122>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011190:	6a3b      	ldr	r3, [r7, #32]
 8011192:	3304      	adds	r3, #4
 8011194:	4618      	mov	r0, r3
 8011196:	f7fe f866 	bl	800f266 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 801119a:	6a3b      	ldr	r3, [r7, #32]
 801119c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801119e:	2201      	movs	r2, #1
 80111a0:	409a      	lsls	r2, r3
 80111a2:	4b1b      	ldr	r3, [pc, #108]	; (8011210 <xTaskGenericNotify+0x130>)
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	4313      	orrs	r3, r2
 80111a8:	4a19      	ldr	r2, [pc, #100]	; (8011210 <xTaskGenericNotify+0x130>)
 80111aa:	6013      	str	r3, [r2, #0]
 80111ac:	6a3b      	ldr	r3, [r7, #32]
 80111ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111b0:	4613      	mov	r3, r2
 80111b2:	009b      	lsls	r3, r3, #2
 80111b4:	4413      	add	r3, r2
 80111b6:	009b      	lsls	r3, r3, #2
 80111b8:	4a16      	ldr	r2, [pc, #88]	; (8011214 <xTaskGenericNotify+0x134>)
 80111ba:	441a      	add	r2, r3
 80111bc:	6a3b      	ldr	r3, [r7, #32]
 80111be:	3304      	adds	r3, #4
 80111c0:	4619      	mov	r1, r3
 80111c2:	4610      	mov	r0, r2
 80111c4:	f7fd fff2 	bl	800f1ac <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80111c8:	6a3b      	ldr	r3, [r7, #32]
 80111ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d009      	beq.n	80111e4 <xTaskGenericNotify+0x104>
 80111d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111d4:	f383 8811 	msr	BASEPRI, r3
 80111d8:	f3bf 8f6f 	isb	sy
 80111dc:	f3bf 8f4f 	dsb	sy
 80111e0:	617b      	str	r3, [r7, #20]
 80111e2:	e7fe      	b.n	80111e2 <xTaskGenericNotify+0x102>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80111e4:	6a3b      	ldr	r3, [r7, #32]
 80111e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111e8:	4b0b      	ldr	r3, [pc, #44]	; (8011218 <xTaskGenericNotify+0x138>)
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d907      	bls.n	8011202 <xTaskGenericNotify+0x122>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80111f2:	4b0a      	ldr	r3, [pc, #40]	; (801121c <xTaskGenericNotify+0x13c>)
 80111f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111f8:	601a      	str	r2, [r3, #0]
 80111fa:	f3bf 8f4f 	dsb	sy
 80111fe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011202:	f000 fa91 	bl	8011728 <vPortExitCritical>

		return xReturn;
 8011206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011208:	4618      	mov	r0, r3
 801120a:	3728      	adds	r7, #40	; 0x28
 801120c:	46bd      	mov	sp, r7
 801120e:	bd80      	pop	{r7, pc}
 8011210:	20001590 	.word	0x20001590
 8011214:	2000148c 	.word	0x2000148c
 8011218:	20001488 	.word	0x20001488
 801121c:	e000ed04 	.word	0xe000ed04

08011220 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011220:	b580      	push	{r7, lr}
 8011222:	b08e      	sub	sp, #56	; 0x38
 8011224:	af00      	add	r7, sp, #0
 8011226:	60f8      	str	r0, [r7, #12]
 8011228:	60b9      	str	r1, [r7, #8]
 801122a:	603b      	str	r3, [r7, #0]
 801122c:	4613      	mov	r3, r2
 801122e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011230:	2301      	movs	r3, #1
 8011232:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d109      	bne.n	801124e <xTaskGenericNotifyFromISR+0x2e>
 801123a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801123e:	f383 8811 	msr	BASEPRI, r3
 8011242:	f3bf 8f6f 	isb	sy
 8011246:	f3bf 8f4f 	dsb	sy
 801124a:	627b      	str	r3, [r7, #36]	; 0x24
 801124c:	e7fe      	b.n	801124c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801124e:	f000 fb19 	bl	8011884 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8011256:	f3ef 8211 	mrs	r2, BASEPRI
 801125a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801125e:	f383 8811 	msr	BASEPRI, r3
 8011262:	f3bf 8f6f 	isb	sy
 8011266:	f3bf 8f4f 	dsb	sy
 801126a:	623a      	str	r2, [r7, #32]
 801126c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 801126e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011270:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8011272:	683b      	ldr	r3, [r7, #0]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d003      	beq.n	8011280 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801127a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011282:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801128a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801128c:	2202      	movs	r2, #2
 801128e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8011292:	79fb      	ldrb	r3, [r7, #7]
 8011294:	2b04      	cmp	r3, #4
 8011296:	d829      	bhi.n	80112ec <xTaskGenericNotifyFromISR+0xcc>
 8011298:	a201      	add	r2, pc, #4	; (adr r2, 80112a0 <xTaskGenericNotifyFromISR+0x80>)
 801129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801129e:	bf00      	nop
 80112a0:	080112ed 	.word	0x080112ed
 80112a4:	080112b5 	.word	0x080112b5
 80112a8:	080112c3 	.word	0x080112c3
 80112ac:	080112cf 	.word	0x080112cf
 80112b0:	080112d7 	.word	0x080112d7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80112b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80112b8:	68bb      	ldr	r3, [r7, #8]
 80112ba:	431a      	orrs	r2, r3
 80112bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112be:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80112c0:	e014      	b.n	80112ec <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80112c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80112c6:	1c5a      	adds	r2, r3, #1
 80112c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112ca:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80112cc:	e00e      	b.n	80112ec <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80112ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112d0:	68ba      	ldr	r2, [r7, #8]
 80112d2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80112d4:	e00a      	b.n	80112ec <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80112d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80112da:	2b02      	cmp	r3, #2
 80112dc:	d003      	beq.n	80112e6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80112de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112e0:	68ba      	ldr	r2, [r7, #8]
 80112e2:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80112e4:	e001      	b.n	80112ea <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 80112e6:	2300      	movs	r3, #0
 80112e8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80112ea:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80112ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80112f0:	2b01      	cmp	r3, #1
 80112f2:	d145      	bne.n	8011380 <xTaskGenericNotifyFromISR+0x160>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80112f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d009      	beq.n	8011310 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 80112fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011300:	f383 8811 	msr	BASEPRI, r3
 8011304:	f3bf 8f6f 	isb	sy
 8011308:	f3bf 8f4f 	dsb	sy
 801130c:	61bb      	str	r3, [r7, #24]
 801130e:	e7fe      	b.n	801130e <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011310:	4b20      	ldr	r3, [pc, #128]	; (8011394 <xTaskGenericNotifyFromISR+0x174>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d11c      	bne.n	8011352 <xTaskGenericNotifyFromISR+0x132>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801131a:	3304      	adds	r3, #4
 801131c:	4618      	mov	r0, r3
 801131e:	f7fd ffa2 	bl	800f266 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011326:	2201      	movs	r2, #1
 8011328:	409a      	lsls	r2, r3
 801132a:	4b1b      	ldr	r3, [pc, #108]	; (8011398 <xTaskGenericNotifyFromISR+0x178>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	4313      	orrs	r3, r2
 8011330:	4a19      	ldr	r2, [pc, #100]	; (8011398 <xTaskGenericNotifyFromISR+0x178>)
 8011332:	6013      	str	r3, [r2, #0]
 8011334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011338:	4613      	mov	r3, r2
 801133a:	009b      	lsls	r3, r3, #2
 801133c:	4413      	add	r3, r2
 801133e:	009b      	lsls	r3, r3, #2
 8011340:	4a16      	ldr	r2, [pc, #88]	; (801139c <xTaskGenericNotifyFromISR+0x17c>)
 8011342:	441a      	add	r2, r3
 8011344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011346:	3304      	adds	r3, #4
 8011348:	4619      	mov	r1, r3
 801134a:	4610      	mov	r0, r2
 801134c:	f7fd ff2e 	bl	800f1ac <vListInsertEnd>
 8011350:	e005      	b.n	801135e <xTaskGenericNotifyFromISR+0x13e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011354:	3318      	adds	r3, #24
 8011356:	4619      	mov	r1, r3
 8011358:	4811      	ldr	r0, [pc, #68]	; (80113a0 <xTaskGenericNotifyFromISR+0x180>)
 801135a:	f7fd ff27 	bl	800f1ac <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801135e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011362:	4b10      	ldr	r3, [pc, #64]	; (80113a4 <xTaskGenericNotifyFromISR+0x184>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011368:	429a      	cmp	r2, r3
 801136a:	d909      	bls.n	8011380 <xTaskGenericNotifyFromISR+0x160>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801136c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801136e:	2b00      	cmp	r3, #0
 8011370:	d003      	beq.n	801137a <xTaskGenericNotifyFromISR+0x15a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011374:	2201      	movs	r2, #1
 8011376:	601a      	str	r2, [r3, #0]
 8011378:	e002      	b.n	8011380 <xTaskGenericNotifyFromISR+0x160>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 801137a:	4b0b      	ldr	r3, [pc, #44]	; (80113a8 <xTaskGenericNotifyFromISR+0x188>)
 801137c:	2201      	movs	r2, #1
 801137e:	601a      	str	r2, [r3, #0]
 8011380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011382:	617b      	str	r3, [r7, #20]
	__asm volatile
 8011384:	697b      	ldr	r3, [r7, #20]
 8011386:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801138a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 801138c:	4618      	mov	r0, r3
 801138e:	3738      	adds	r7, #56	; 0x38
 8011390:	46bd      	mov	sp, r7
 8011392:	bd80      	pop	{r7, pc}
 8011394:	200015b0 	.word	0x200015b0
 8011398:	20001590 	.word	0x20001590
 801139c:	2000148c 	.word	0x2000148c
 80113a0:	20001548 	.word	0x20001548
 80113a4:	20001488 	.word	0x20001488
 80113a8:	2000159c 	.word	0x2000159c

080113ac <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b084      	sub	sp, #16
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
 80113b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80113b6:	4b29      	ldr	r3, [pc, #164]	; (801145c <prvAddCurrentTaskToDelayedList+0xb0>)
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80113bc:	4b28      	ldr	r3, [pc, #160]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	3304      	adds	r3, #4
 80113c2:	4618      	mov	r0, r3
 80113c4:	f7fd ff4f 	bl	800f266 <uxListRemove>
 80113c8:	4603      	mov	r3, r0
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d10b      	bne.n	80113e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80113ce:	4b24      	ldr	r3, [pc, #144]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113d4:	2201      	movs	r2, #1
 80113d6:	fa02 f303 	lsl.w	r3, r2, r3
 80113da:	43da      	mvns	r2, r3
 80113dc:	4b21      	ldr	r3, [pc, #132]	; (8011464 <prvAddCurrentTaskToDelayedList+0xb8>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	4013      	ands	r3, r2
 80113e2:	4a20      	ldr	r2, [pc, #128]	; (8011464 <prvAddCurrentTaskToDelayedList+0xb8>)
 80113e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113ec:	d10a      	bne.n	8011404 <prvAddCurrentTaskToDelayedList+0x58>
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d007      	beq.n	8011404 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80113f4:	4b1a      	ldr	r3, [pc, #104]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	3304      	adds	r3, #4
 80113fa:	4619      	mov	r1, r3
 80113fc:	481a      	ldr	r0, [pc, #104]	; (8011468 <prvAddCurrentTaskToDelayedList+0xbc>)
 80113fe:	f7fd fed5 	bl	800f1ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011402:	e026      	b.n	8011452 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011404:	68fa      	ldr	r2, [r7, #12]
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	4413      	add	r3, r2
 801140a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801140c:	4b14      	ldr	r3, [pc, #80]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	68ba      	ldr	r2, [r7, #8]
 8011412:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011414:	68ba      	ldr	r2, [r7, #8]
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	429a      	cmp	r2, r3
 801141a:	d209      	bcs.n	8011430 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801141c:	4b13      	ldr	r3, [pc, #76]	; (801146c <prvAddCurrentTaskToDelayedList+0xc0>)
 801141e:	681a      	ldr	r2, [r3, #0]
 8011420:	4b0f      	ldr	r3, [pc, #60]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	3304      	adds	r3, #4
 8011426:	4619      	mov	r1, r3
 8011428:	4610      	mov	r0, r2
 801142a:	f7fd fee3 	bl	800f1f4 <vListInsert>
}
 801142e:	e010      	b.n	8011452 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011430:	4b0f      	ldr	r3, [pc, #60]	; (8011470 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011432:	681a      	ldr	r2, [r3, #0]
 8011434:	4b0a      	ldr	r3, [pc, #40]	; (8011460 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	3304      	adds	r3, #4
 801143a:	4619      	mov	r1, r3
 801143c:	4610      	mov	r0, r2
 801143e:	f7fd fed9 	bl	800f1f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011442:	4b0c      	ldr	r3, [pc, #48]	; (8011474 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	68ba      	ldr	r2, [r7, #8]
 8011448:	429a      	cmp	r2, r3
 801144a:	d202      	bcs.n	8011452 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801144c:	4a09      	ldr	r2, [pc, #36]	; (8011474 <prvAddCurrentTaskToDelayedList+0xc8>)
 801144e:	68bb      	ldr	r3, [r7, #8]
 8011450:	6013      	str	r3, [r2, #0]
}
 8011452:	bf00      	nop
 8011454:	3710      	adds	r7, #16
 8011456:	46bd      	mov	sp, r7
 8011458:	bd80      	pop	{r7, pc}
 801145a:	bf00      	nop
 801145c:	2000158c 	.word	0x2000158c
 8011460:	20001488 	.word	0x20001488
 8011464:	20001590 	.word	0x20001590
 8011468:	20001574 	.word	0x20001574
 801146c:	20001544 	.word	0x20001544
 8011470:	20001540 	.word	0x20001540
 8011474:	200015a8 	.word	0x200015a8

08011478 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011478:	b480      	push	{r7}
 801147a:	b085      	sub	sp, #20
 801147c:	af00      	add	r7, sp, #0
 801147e:	60f8      	str	r0, [r7, #12]
 8011480:	60b9      	str	r1, [r7, #8]
 8011482:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	3b04      	subs	r3, #4
 8011488:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	3b04      	subs	r3, #4
 8011496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	f023 0201 	bic.w	r2, r3, #1
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	3b04      	subs	r3, #4
 80114a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80114a8:	4a0c      	ldr	r2, [pc, #48]	; (80114dc <pxPortInitialiseStack+0x64>)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	3b14      	subs	r3, #20
 80114b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80114b4:	687a      	ldr	r2, [r7, #4]
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	3b04      	subs	r3, #4
 80114be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	f06f 0202 	mvn.w	r2, #2
 80114c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	3b20      	subs	r3, #32
 80114cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80114ce:	68fb      	ldr	r3, [r7, #12]
}
 80114d0:	4618      	mov	r0, r3
 80114d2:	3714      	adds	r7, #20
 80114d4:	46bd      	mov	sp, r7
 80114d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114da:	4770      	bx	lr
 80114dc:	080114e1 	.word	0x080114e1

080114e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80114e0:	b480      	push	{r7}
 80114e2:	b085      	sub	sp, #20
 80114e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80114e6:	2300      	movs	r3, #0
 80114e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80114ea:	4b11      	ldr	r3, [pc, #68]	; (8011530 <prvTaskExitError+0x50>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114f2:	d009      	beq.n	8011508 <prvTaskExitError+0x28>
	__asm volatile
 80114f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114f8:	f383 8811 	msr	BASEPRI, r3
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f3bf 8f4f 	dsb	sy
 8011504:	60fb      	str	r3, [r7, #12]
 8011506:	e7fe      	b.n	8011506 <prvTaskExitError+0x26>
 8011508:	f04f 0350 	mov.w	r3, #80	; 0x50
 801150c:	f383 8811 	msr	BASEPRI, r3
 8011510:	f3bf 8f6f 	isb	sy
 8011514:	f3bf 8f4f 	dsb	sy
 8011518:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801151a:	bf00      	nop
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d0fc      	beq.n	801151c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011522:	bf00      	nop
 8011524:	3714      	adds	r7, #20
 8011526:	46bd      	mov	sp, r7
 8011528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152c:	4770      	bx	lr
 801152e:	bf00      	nop
 8011530:	20000dd0 	.word	0x20000dd0
	...

08011540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011540:	4b07      	ldr	r3, [pc, #28]	; (8011560 <pxCurrentTCBConst2>)
 8011542:	6819      	ldr	r1, [r3, #0]
 8011544:	6808      	ldr	r0, [r1, #0]
 8011546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801154a:	f380 8809 	msr	PSP, r0
 801154e:	f3bf 8f6f 	isb	sy
 8011552:	f04f 0000 	mov.w	r0, #0
 8011556:	f380 8811 	msr	BASEPRI, r0
 801155a:	4770      	bx	lr
 801155c:	f3af 8000 	nop.w

08011560 <pxCurrentTCBConst2>:
 8011560:	20001488 	.word	0x20001488
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011564:	bf00      	nop
 8011566:	bf00      	nop

08011568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011568:	4808      	ldr	r0, [pc, #32]	; (801158c <prvPortStartFirstTask+0x24>)
 801156a:	6800      	ldr	r0, [r0, #0]
 801156c:	6800      	ldr	r0, [r0, #0]
 801156e:	f380 8808 	msr	MSP, r0
 8011572:	f04f 0000 	mov.w	r0, #0
 8011576:	f380 8814 	msr	CONTROL, r0
 801157a:	b662      	cpsie	i
 801157c:	b661      	cpsie	f
 801157e:	f3bf 8f4f 	dsb	sy
 8011582:	f3bf 8f6f 	isb	sy
 8011586:	df00      	svc	0
 8011588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801158a:	bf00      	nop
 801158c:	e000ed08 	.word	0xe000ed08

08011590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b086      	sub	sp, #24
 8011594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011596:	4b44      	ldr	r3, [pc, #272]	; (80116a8 <xPortStartScheduler+0x118>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	4a44      	ldr	r2, [pc, #272]	; (80116ac <xPortStartScheduler+0x11c>)
 801159c:	4293      	cmp	r3, r2
 801159e:	d109      	bne.n	80115b4 <xPortStartScheduler+0x24>
 80115a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115a4:	f383 8811 	msr	BASEPRI, r3
 80115a8:	f3bf 8f6f 	isb	sy
 80115ac:	f3bf 8f4f 	dsb	sy
 80115b0:	613b      	str	r3, [r7, #16]
 80115b2:	e7fe      	b.n	80115b2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80115b4:	4b3c      	ldr	r3, [pc, #240]	; (80116a8 <xPortStartScheduler+0x118>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	4a3d      	ldr	r2, [pc, #244]	; (80116b0 <xPortStartScheduler+0x120>)
 80115ba:	4293      	cmp	r3, r2
 80115bc:	d109      	bne.n	80115d2 <xPortStartScheduler+0x42>
 80115be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115c2:	f383 8811 	msr	BASEPRI, r3
 80115c6:	f3bf 8f6f 	isb	sy
 80115ca:	f3bf 8f4f 	dsb	sy
 80115ce:	60fb      	str	r3, [r7, #12]
 80115d0:	e7fe      	b.n	80115d0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80115d2:	4b38      	ldr	r3, [pc, #224]	; (80116b4 <xPortStartScheduler+0x124>)
 80115d4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	781b      	ldrb	r3, [r3, #0]
 80115da:	b2db      	uxtb	r3, r3
 80115dc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80115de:	697b      	ldr	r3, [r7, #20]
 80115e0:	22ff      	movs	r2, #255	; 0xff
 80115e2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80115e4:	697b      	ldr	r3, [r7, #20]
 80115e6:	781b      	ldrb	r3, [r3, #0]
 80115e8:	b2db      	uxtb	r3, r3
 80115ea:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80115ec:	78fb      	ldrb	r3, [r7, #3]
 80115ee:	b2db      	uxtb	r3, r3
 80115f0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80115f4:	b2da      	uxtb	r2, r3
 80115f6:	4b30      	ldr	r3, [pc, #192]	; (80116b8 <xPortStartScheduler+0x128>)
 80115f8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80115fa:	4b30      	ldr	r3, [pc, #192]	; (80116bc <xPortStartScheduler+0x12c>)
 80115fc:	2207      	movs	r2, #7
 80115fe:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011600:	e009      	b.n	8011616 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8011602:	4b2e      	ldr	r3, [pc, #184]	; (80116bc <xPortStartScheduler+0x12c>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	3b01      	subs	r3, #1
 8011608:	4a2c      	ldr	r2, [pc, #176]	; (80116bc <xPortStartScheduler+0x12c>)
 801160a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801160c:	78fb      	ldrb	r3, [r7, #3]
 801160e:	b2db      	uxtb	r3, r3
 8011610:	005b      	lsls	r3, r3, #1
 8011612:	b2db      	uxtb	r3, r3
 8011614:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011616:	78fb      	ldrb	r3, [r7, #3]
 8011618:	b2db      	uxtb	r3, r3
 801161a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801161e:	2b80      	cmp	r3, #128	; 0x80
 8011620:	d0ef      	beq.n	8011602 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011622:	4b26      	ldr	r3, [pc, #152]	; (80116bc <xPortStartScheduler+0x12c>)
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f1c3 0307 	rsb	r3, r3, #7
 801162a:	2b04      	cmp	r3, #4
 801162c:	d009      	beq.n	8011642 <xPortStartScheduler+0xb2>
 801162e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011632:	f383 8811 	msr	BASEPRI, r3
 8011636:	f3bf 8f6f 	isb	sy
 801163a:	f3bf 8f4f 	dsb	sy
 801163e:	60bb      	str	r3, [r7, #8]
 8011640:	e7fe      	b.n	8011640 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011642:	4b1e      	ldr	r3, [pc, #120]	; (80116bc <xPortStartScheduler+0x12c>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	021b      	lsls	r3, r3, #8
 8011648:	4a1c      	ldr	r2, [pc, #112]	; (80116bc <xPortStartScheduler+0x12c>)
 801164a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801164c:	4b1b      	ldr	r3, [pc, #108]	; (80116bc <xPortStartScheduler+0x12c>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011654:	4a19      	ldr	r2, [pc, #100]	; (80116bc <xPortStartScheduler+0x12c>)
 8011656:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	b2da      	uxtb	r2, r3
 801165c:	697b      	ldr	r3, [r7, #20]
 801165e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011660:	4b17      	ldr	r3, [pc, #92]	; (80116c0 <xPortStartScheduler+0x130>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	4a16      	ldr	r2, [pc, #88]	; (80116c0 <xPortStartScheduler+0x130>)
 8011666:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801166a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801166c:	4b14      	ldr	r3, [pc, #80]	; (80116c0 <xPortStartScheduler+0x130>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	4a13      	ldr	r2, [pc, #76]	; (80116c0 <xPortStartScheduler+0x130>)
 8011672:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011676:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011678:	f000 f8d6 	bl	8011828 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801167c:	4b11      	ldr	r3, [pc, #68]	; (80116c4 <xPortStartScheduler+0x134>)
 801167e:	2200      	movs	r2, #0
 8011680:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011682:	f000 f8f5 	bl	8011870 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011686:	4b10      	ldr	r3, [pc, #64]	; (80116c8 <xPortStartScheduler+0x138>)
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	4a0f      	ldr	r2, [pc, #60]	; (80116c8 <xPortStartScheduler+0x138>)
 801168c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011690:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011692:	f7ff ff69 	bl	8011568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011696:	f7ff f8b5 	bl	8010804 <vTaskSwitchContext>
	prvTaskExitError();
 801169a:	f7ff ff21 	bl	80114e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801169e:	2300      	movs	r3, #0
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	3718      	adds	r7, #24
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}
 80116a8:	e000ed00 	.word	0xe000ed00
 80116ac:	410fc271 	.word	0x410fc271
 80116b0:	410fc270 	.word	0x410fc270
 80116b4:	e000e400 	.word	0xe000e400
 80116b8:	200015b4 	.word	0x200015b4
 80116bc:	200015b8 	.word	0x200015b8
 80116c0:	e000ed20 	.word	0xe000ed20
 80116c4:	20000dd0 	.word	0x20000dd0
 80116c8:	e000ef34 	.word	0xe000ef34

080116cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80116cc:	b480      	push	{r7}
 80116ce:	b083      	sub	sp, #12
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116d6:	f383 8811 	msr	BASEPRI, r3
 80116da:	f3bf 8f6f 	isb	sy
 80116de:	f3bf 8f4f 	dsb	sy
 80116e2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80116e4:	4b0e      	ldr	r3, [pc, #56]	; (8011720 <vPortEnterCritical+0x54>)
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	3301      	adds	r3, #1
 80116ea:	4a0d      	ldr	r2, [pc, #52]	; (8011720 <vPortEnterCritical+0x54>)
 80116ec:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80116ee:	4b0c      	ldr	r3, [pc, #48]	; (8011720 <vPortEnterCritical+0x54>)
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	2b01      	cmp	r3, #1
 80116f4:	d10e      	bne.n	8011714 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80116f6:	4b0b      	ldr	r3, [pc, #44]	; (8011724 <vPortEnterCritical+0x58>)
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	b2db      	uxtb	r3, r3
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d009      	beq.n	8011714 <vPortEnterCritical+0x48>
 8011700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011704:	f383 8811 	msr	BASEPRI, r3
 8011708:	f3bf 8f6f 	isb	sy
 801170c:	f3bf 8f4f 	dsb	sy
 8011710:	603b      	str	r3, [r7, #0]
 8011712:	e7fe      	b.n	8011712 <vPortEnterCritical+0x46>
	}
}
 8011714:	bf00      	nop
 8011716:	370c      	adds	r7, #12
 8011718:	46bd      	mov	sp, r7
 801171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801171e:	4770      	bx	lr
 8011720:	20000dd0 	.word	0x20000dd0
 8011724:	e000ed04 	.word	0xe000ed04

08011728 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011728:	b480      	push	{r7}
 801172a:	b083      	sub	sp, #12
 801172c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801172e:	4b11      	ldr	r3, [pc, #68]	; (8011774 <vPortExitCritical+0x4c>)
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d109      	bne.n	801174a <vPortExitCritical+0x22>
 8011736:	f04f 0350 	mov.w	r3, #80	; 0x50
 801173a:	f383 8811 	msr	BASEPRI, r3
 801173e:	f3bf 8f6f 	isb	sy
 8011742:	f3bf 8f4f 	dsb	sy
 8011746:	607b      	str	r3, [r7, #4]
 8011748:	e7fe      	b.n	8011748 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801174a:	4b0a      	ldr	r3, [pc, #40]	; (8011774 <vPortExitCritical+0x4c>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	3b01      	subs	r3, #1
 8011750:	4a08      	ldr	r2, [pc, #32]	; (8011774 <vPortExitCritical+0x4c>)
 8011752:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011754:	4b07      	ldr	r3, [pc, #28]	; (8011774 <vPortExitCritical+0x4c>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d104      	bne.n	8011766 <vPortExitCritical+0x3e>
 801175c:	2300      	movs	r3, #0
 801175e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8011766:	bf00      	nop
 8011768:	370c      	adds	r7, #12
 801176a:	46bd      	mov	sp, r7
 801176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011770:	4770      	bx	lr
 8011772:	bf00      	nop
 8011774:	20000dd0 	.word	0x20000dd0
	...

08011780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011780:	f3ef 8009 	mrs	r0, PSP
 8011784:	f3bf 8f6f 	isb	sy
 8011788:	4b15      	ldr	r3, [pc, #84]	; (80117e0 <pxCurrentTCBConst>)
 801178a:	681a      	ldr	r2, [r3, #0]
 801178c:	f01e 0f10 	tst.w	lr, #16
 8011790:	bf08      	it	eq
 8011792:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011796:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801179a:	6010      	str	r0, [r2, #0]
 801179c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80117a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80117a4:	f380 8811 	msr	BASEPRI, r0
 80117a8:	f3bf 8f4f 	dsb	sy
 80117ac:	f3bf 8f6f 	isb	sy
 80117b0:	f7ff f828 	bl	8010804 <vTaskSwitchContext>
 80117b4:	f04f 0000 	mov.w	r0, #0
 80117b8:	f380 8811 	msr	BASEPRI, r0
 80117bc:	bc09      	pop	{r0, r3}
 80117be:	6819      	ldr	r1, [r3, #0]
 80117c0:	6808      	ldr	r0, [r1, #0]
 80117c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117c6:	f01e 0f10 	tst.w	lr, #16
 80117ca:	bf08      	it	eq
 80117cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80117d0:	f380 8809 	msr	PSP, r0
 80117d4:	f3bf 8f6f 	isb	sy
 80117d8:	4770      	bx	lr
 80117da:	bf00      	nop
 80117dc:	f3af 8000 	nop.w

080117e0 <pxCurrentTCBConst>:
 80117e0:	20001488 	.word	0x20001488
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80117e4:	bf00      	nop
 80117e6:	bf00      	nop

080117e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b082      	sub	sp, #8
 80117ec:	af00      	add	r7, sp, #0
	__asm volatile
 80117ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117f2:	f383 8811 	msr	BASEPRI, r3
 80117f6:	f3bf 8f6f 	isb	sy
 80117fa:	f3bf 8f4f 	dsb	sy
 80117fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011800:	f7fe ff44 	bl	801068c <xTaskIncrementTick>
 8011804:	4603      	mov	r3, r0
 8011806:	2b00      	cmp	r3, #0
 8011808:	d003      	beq.n	8011812 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801180a:	4b06      	ldr	r3, [pc, #24]	; (8011824 <SysTick_Handler+0x3c>)
 801180c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011810:	601a      	str	r2, [r3, #0]
 8011812:	2300      	movs	r3, #0
 8011814:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011816:	683b      	ldr	r3, [r7, #0]
 8011818:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 801181c:	bf00      	nop
 801181e:	3708      	adds	r7, #8
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}
 8011824:	e000ed04 	.word	0xe000ed04

08011828 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011828:	b480      	push	{r7}
 801182a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801182c:	4b0b      	ldr	r3, [pc, #44]	; (801185c <vPortSetupTimerInterrupt+0x34>)
 801182e:	2200      	movs	r2, #0
 8011830:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011832:	4b0b      	ldr	r3, [pc, #44]	; (8011860 <vPortSetupTimerInterrupt+0x38>)
 8011834:	2200      	movs	r2, #0
 8011836:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011838:	4b0a      	ldr	r3, [pc, #40]	; (8011864 <vPortSetupTimerInterrupt+0x3c>)
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	4a0a      	ldr	r2, [pc, #40]	; (8011868 <vPortSetupTimerInterrupt+0x40>)
 801183e:	fba2 2303 	umull	r2, r3, r2, r3
 8011842:	099b      	lsrs	r3, r3, #6
 8011844:	4a09      	ldr	r2, [pc, #36]	; (801186c <vPortSetupTimerInterrupt+0x44>)
 8011846:	3b01      	subs	r3, #1
 8011848:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801184a:	4b04      	ldr	r3, [pc, #16]	; (801185c <vPortSetupTimerInterrupt+0x34>)
 801184c:	2207      	movs	r2, #7
 801184e:	601a      	str	r2, [r3, #0]
}
 8011850:	bf00      	nop
 8011852:	46bd      	mov	sp, r7
 8011854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011858:	4770      	bx	lr
 801185a:	bf00      	nop
 801185c:	e000e010 	.word	0xe000e010
 8011860:	e000e018 	.word	0xe000e018
 8011864:	20000cb4 	.word	0x20000cb4
 8011868:	10624dd3 	.word	0x10624dd3
 801186c:	e000e014 	.word	0xe000e014

08011870 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011870:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011880 <vPortEnableVFP+0x10>
 8011874:	6801      	ldr	r1, [r0, #0]
 8011876:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801187a:	6001      	str	r1, [r0, #0]
 801187c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801187e:	bf00      	nop
 8011880:	e000ed88 	.word	0xe000ed88

08011884 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011884:	b480      	push	{r7}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801188a:	f3ef 8305 	mrs	r3, IPSR
 801188e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	2b0f      	cmp	r3, #15
 8011894:	d913      	bls.n	80118be <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011896:	4a16      	ldr	r2, [pc, #88]	; (80118f0 <vPortValidateInterruptPriority+0x6c>)
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	4413      	add	r3, r2
 801189c:	781b      	ldrb	r3, [r3, #0]
 801189e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80118a0:	4b14      	ldr	r3, [pc, #80]	; (80118f4 <vPortValidateInterruptPriority+0x70>)
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	7afa      	ldrb	r2, [r7, #11]
 80118a6:	429a      	cmp	r2, r3
 80118a8:	d209      	bcs.n	80118be <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80118aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118ae:	f383 8811 	msr	BASEPRI, r3
 80118b2:	f3bf 8f6f 	isb	sy
 80118b6:	f3bf 8f4f 	dsb	sy
 80118ba:	607b      	str	r3, [r7, #4]
 80118bc:	e7fe      	b.n	80118bc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80118be:	4b0e      	ldr	r3, [pc, #56]	; (80118f8 <vPortValidateInterruptPriority+0x74>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80118c6:	4b0d      	ldr	r3, [pc, #52]	; (80118fc <vPortValidateInterruptPriority+0x78>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	429a      	cmp	r2, r3
 80118cc:	d909      	bls.n	80118e2 <vPortValidateInterruptPriority+0x5e>
 80118ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118d2:	f383 8811 	msr	BASEPRI, r3
 80118d6:	f3bf 8f6f 	isb	sy
 80118da:	f3bf 8f4f 	dsb	sy
 80118de:	603b      	str	r3, [r7, #0]
 80118e0:	e7fe      	b.n	80118e0 <vPortValidateInterruptPriority+0x5c>
	}
 80118e2:	bf00      	nop
 80118e4:	3714      	adds	r7, #20
 80118e6:	46bd      	mov	sp, r7
 80118e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ec:	4770      	bx	lr
 80118ee:	bf00      	nop
 80118f0:	e000e3f0 	.word	0xe000e3f0
 80118f4:	200015b4 	.word	0x200015b4
 80118f8:	e000ed0c 	.word	0xe000ed0c
 80118fc:	200015b8 	.word	0x200015b8

08011900 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011900:	b580      	push	{r7, lr}
 8011902:	b08a      	sub	sp, #40	; 0x28
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011908:	2300      	movs	r3, #0
 801190a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801190c:	f7fe fe14 	bl	8010538 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011910:	4b57      	ldr	r3, [pc, #348]	; (8011a70 <pvPortMalloc+0x170>)
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d101      	bne.n	801191c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011918:	f000 f90c 	bl	8011b34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801191c:	4b55      	ldr	r3, [pc, #340]	; (8011a74 <pvPortMalloc+0x174>)
 801191e:	681a      	ldr	r2, [r3, #0]
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	4013      	ands	r3, r2
 8011924:	2b00      	cmp	r3, #0
 8011926:	f040 808c 	bne.w	8011a42 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d01c      	beq.n	801196a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8011930:	2208      	movs	r2, #8
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	4413      	add	r3, r2
 8011936:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f003 0307 	and.w	r3, r3, #7
 801193e:	2b00      	cmp	r3, #0
 8011940:	d013      	beq.n	801196a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	f023 0307 	bic.w	r3, r3, #7
 8011948:	3308      	adds	r3, #8
 801194a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f003 0307 	and.w	r3, r3, #7
 8011952:	2b00      	cmp	r3, #0
 8011954:	d009      	beq.n	801196a <pvPortMalloc+0x6a>
 8011956:	f04f 0350 	mov.w	r3, #80	; 0x50
 801195a:	f383 8811 	msr	BASEPRI, r3
 801195e:	f3bf 8f6f 	isb	sy
 8011962:	f3bf 8f4f 	dsb	sy
 8011966:	617b      	str	r3, [r7, #20]
 8011968:	e7fe      	b.n	8011968 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d068      	beq.n	8011a42 <pvPortMalloc+0x142>
 8011970:	4b41      	ldr	r3, [pc, #260]	; (8011a78 <pvPortMalloc+0x178>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	687a      	ldr	r2, [r7, #4]
 8011976:	429a      	cmp	r2, r3
 8011978:	d863      	bhi.n	8011a42 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801197a:	4b40      	ldr	r3, [pc, #256]	; (8011a7c <pvPortMalloc+0x17c>)
 801197c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801197e:	4b3f      	ldr	r3, [pc, #252]	; (8011a7c <pvPortMalloc+0x17c>)
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011984:	e004      	b.n	8011990 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8011986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011988:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801198a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011992:	685b      	ldr	r3, [r3, #4]
 8011994:	687a      	ldr	r2, [r7, #4]
 8011996:	429a      	cmp	r2, r3
 8011998:	d903      	bls.n	80119a2 <pvPortMalloc+0xa2>
 801199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d1f1      	bne.n	8011986 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80119a2:	4b33      	ldr	r3, [pc, #204]	; (8011a70 <pvPortMalloc+0x170>)
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80119a8:	429a      	cmp	r2, r3
 80119aa:	d04a      	beq.n	8011a42 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80119ac:	6a3b      	ldr	r3, [r7, #32]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	2208      	movs	r2, #8
 80119b2:	4413      	add	r3, r2
 80119b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80119b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b8:	681a      	ldr	r2, [r3, #0]
 80119ba:	6a3b      	ldr	r3, [r7, #32]
 80119bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80119be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c0:	685a      	ldr	r2, [r3, #4]
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	1ad2      	subs	r2, r2, r3
 80119c6:	2308      	movs	r3, #8
 80119c8:	005b      	lsls	r3, r3, #1
 80119ca:	429a      	cmp	r2, r3
 80119cc:	d91e      	bls.n	8011a0c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80119ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	4413      	add	r3, r2
 80119d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80119d6:	69bb      	ldr	r3, [r7, #24]
 80119d8:	f003 0307 	and.w	r3, r3, #7
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d009      	beq.n	80119f4 <pvPortMalloc+0xf4>
 80119e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119e4:	f383 8811 	msr	BASEPRI, r3
 80119e8:	f3bf 8f6f 	isb	sy
 80119ec:	f3bf 8f4f 	dsb	sy
 80119f0:	613b      	str	r3, [r7, #16]
 80119f2:	e7fe      	b.n	80119f2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80119f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f6:	685a      	ldr	r2, [r3, #4]
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	1ad2      	subs	r2, r2, r3
 80119fc:	69bb      	ldr	r3, [r7, #24]
 80119fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a02:	687a      	ldr	r2, [r7, #4]
 8011a04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011a06:	69b8      	ldr	r0, [r7, #24]
 8011a08:	f000 f8f6 	bl	8011bf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011a0c:	4b1a      	ldr	r3, [pc, #104]	; (8011a78 <pvPortMalloc+0x178>)
 8011a0e:	681a      	ldr	r2, [r3, #0]
 8011a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a12:	685b      	ldr	r3, [r3, #4]
 8011a14:	1ad3      	subs	r3, r2, r3
 8011a16:	4a18      	ldr	r2, [pc, #96]	; (8011a78 <pvPortMalloc+0x178>)
 8011a18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011a1a:	4b17      	ldr	r3, [pc, #92]	; (8011a78 <pvPortMalloc+0x178>)
 8011a1c:	681a      	ldr	r2, [r3, #0]
 8011a1e:	4b18      	ldr	r3, [pc, #96]	; (8011a80 <pvPortMalloc+0x180>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	429a      	cmp	r2, r3
 8011a24:	d203      	bcs.n	8011a2e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011a26:	4b14      	ldr	r3, [pc, #80]	; (8011a78 <pvPortMalloc+0x178>)
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	4a15      	ldr	r2, [pc, #84]	; (8011a80 <pvPortMalloc+0x180>)
 8011a2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a30:	685a      	ldr	r2, [r3, #4]
 8011a32:	4b10      	ldr	r3, [pc, #64]	; (8011a74 <pvPortMalloc+0x174>)
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	431a      	orrs	r2, r3
 8011a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a3e:	2200      	movs	r2, #0
 8011a40:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011a42:	f7fe fd87 	bl	8010554 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a46:	69fb      	ldr	r3, [r7, #28]
 8011a48:	f003 0307 	and.w	r3, r3, #7
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d009      	beq.n	8011a64 <pvPortMalloc+0x164>
 8011a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a54:	f383 8811 	msr	BASEPRI, r3
 8011a58:	f3bf 8f6f 	isb	sy
 8011a5c:	f3bf 8f4f 	dsb	sy
 8011a60:	60fb      	str	r3, [r7, #12]
 8011a62:	e7fe      	b.n	8011a62 <pvPortMalloc+0x162>
	return pvReturn;
 8011a64:	69fb      	ldr	r3, [r7, #28]
}
 8011a66:	4618      	mov	r0, r3
 8011a68:	3728      	adds	r7, #40	; 0x28
 8011a6a:	46bd      	mov	sp, r7
 8011a6c:	bd80      	pop	{r7, pc}
 8011a6e:	bf00      	nop
 8011a70:	200051c4 	.word	0x200051c4
 8011a74:	200051d0 	.word	0x200051d0
 8011a78:	200051c8 	.word	0x200051c8
 8011a7c:	200051bc 	.word	0x200051bc
 8011a80:	200051cc 	.word	0x200051cc

08011a84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b086      	sub	sp, #24
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d046      	beq.n	8011b24 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011a96:	2308      	movs	r3, #8
 8011a98:	425b      	negs	r3, r3
 8011a9a:	697a      	ldr	r2, [r7, #20]
 8011a9c:	4413      	add	r3, r2
 8011a9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011aa0:	697b      	ldr	r3, [r7, #20]
 8011aa2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011aa4:	693b      	ldr	r3, [r7, #16]
 8011aa6:	685a      	ldr	r2, [r3, #4]
 8011aa8:	4b20      	ldr	r3, [pc, #128]	; (8011b2c <vPortFree+0xa8>)
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	4013      	ands	r3, r2
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d109      	bne.n	8011ac6 <vPortFree+0x42>
 8011ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ab6:	f383 8811 	msr	BASEPRI, r3
 8011aba:	f3bf 8f6f 	isb	sy
 8011abe:	f3bf 8f4f 	dsb	sy
 8011ac2:	60fb      	str	r3, [r7, #12]
 8011ac4:	e7fe      	b.n	8011ac4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d009      	beq.n	8011ae2 <vPortFree+0x5e>
 8011ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ad2:	f383 8811 	msr	BASEPRI, r3
 8011ad6:	f3bf 8f6f 	isb	sy
 8011ada:	f3bf 8f4f 	dsb	sy
 8011ade:	60bb      	str	r3, [r7, #8]
 8011ae0:	e7fe      	b.n	8011ae0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011ae2:	693b      	ldr	r3, [r7, #16]
 8011ae4:	685a      	ldr	r2, [r3, #4]
 8011ae6:	4b11      	ldr	r3, [pc, #68]	; (8011b2c <vPortFree+0xa8>)
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4013      	ands	r3, r2
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d019      	beq.n	8011b24 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011af0:	693b      	ldr	r3, [r7, #16]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d115      	bne.n	8011b24 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011af8:	693b      	ldr	r3, [r7, #16]
 8011afa:	685a      	ldr	r2, [r3, #4]
 8011afc:	4b0b      	ldr	r3, [pc, #44]	; (8011b2c <vPortFree+0xa8>)
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	43db      	mvns	r3, r3
 8011b02:	401a      	ands	r2, r3
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011b08:	f7fe fd16 	bl	8010538 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	685a      	ldr	r2, [r3, #4]
 8011b10:	4b07      	ldr	r3, [pc, #28]	; (8011b30 <vPortFree+0xac>)
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	4413      	add	r3, r2
 8011b16:	4a06      	ldr	r2, [pc, #24]	; (8011b30 <vPortFree+0xac>)
 8011b18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011b1a:	6938      	ldr	r0, [r7, #16]
 8011b1c:	f000 f86c 	bl	8011bf8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011b20:	f7fe fd18 	bl	8010554 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011b24:	bf00      	nop
 8011b26:	3718      	adds	r7, #24
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	bd80      	pop	{r7, pc}
 8011b2c:	200051d0 	.word	0x200051d0
 8011b30:	200051c8 	.word	0x200051c8

08011b34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011b34:	b480      	push	{r7}
 8011b36:	b085      	sub	sp, #20
 8011b38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011b3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8011b3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011b40:	4b27      	ldr	r3, [pc, #156]	; (8011be0 <prvHeapInit+0xac>)
 8011b42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	f003 0307 	and.w	r3, r3, #7
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d00c      	beq.n	8011b68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	3307      	adds	r3, #7
 8011b52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	f023 0307 	bic.w	r3, r3, #7
 8011b5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011b5c:	68ba      	ldr	r2, [r7, #8]
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	1ad3      	subs	r3, r2, r3
 8011b62:	4a1f      	ldr	r2, [pc, #124]	; (8011be0 <prvHeapInit+0xac>)
 8011b64:	4413      	add	r3, r2
 8011b66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011b6c:	4a1d      	ldr	r2, [pc, #116]	; (8011be4 <prvHeapInit+0xb0>)
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011b72:	4b1c      	ldr	r3, [pc, #112]	; (8011be4 <prvHeapInit+0xb0>)
 8011b74:	2200      	movs	r2, #0
 8011b76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	68ba      	ldr	r2, [r7, #8]
 8011b7c:	4413      	add	r3, r2
 8011b7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011b80:	2208      	movs	r2, #8
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	1a9b      	subs	r3, r3, r2
 8011b86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	f023 0307 	bic.w	r3, r3, #7
 8011b8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	4a15      	ldr	r2, [pc, #84]	; (8011be8 <prvHeapInit+0xb4>)
 8011b94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011b96:	4b14      	ldr	r3, [pc, #80]	; (8011be8 <prvHeapInit+0xb4>)
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	2200      	movs	r2, #0
 8011b9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011b9e:	4b12      	ldr	r3, [pc, #72]	; (8011be8 <prvHeapInit+0xb4>)
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011baa:	683b      	ldr	r3, [r7, #0]
 8011bac:	68fa      	ldr	r2, [r7, #12]
 8011bae:	1ad2      	subs	r2, r2, r3
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011bb4:	4b0c      	ldr	r3, [pc, #48]	; (8011be8 <prvHeapInit+0xb4>)
 8011bb6:	681a      	ldr	r2, [r3, #0]
 8011bb8:	683b      	ldr	r3, [r7, #0]
 8011bba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011bbc:	683b      	ldr	r3, [r7, #0]
 8011bbe:	685b      	ldr	r3, [r3, #4]
 8011bc0:	4a0a      	ldr	r2, [pc, #40]	; (8011bec <prvHeapInit+0xb8>)
 8011bc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	685b      	ldr	r3, [r3, #4]
 8011bc8:	4a09      	ldr	r2, [pc, #36]	; (8011bf0 <prvHeapInit+0xbc>)
 8011bca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011bcc:	4b09      	ldr	r3, [pc, #36]	; (8011bf4 <prvHeapInit+0xc0>)
 8011bce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011bd2:	601a      	str	r2, [r3, #0]
}
 8011bd4:	bf00      	nop
 8011bd6:	3714      	adds	r7, #20
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bde:	4770      	bx	lr
 8011be0:	200015bc 	.word	0x200015bc
 8011be4:	200051bc 	.word	0x200051bc
 8011be8:	200051c4 	.word	0x200051c4
 8011bec:	200051cc 	.word	0x200051cc
 8011bf0:	200051c8 	.word	0x200051c8
 8011bf4:	200051d0 	.word	0x200051d0

08011bf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011bf8:	b480      	push	{r7}
 8011bfa:	b085      	sub	sp, #20
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011c00:	4b28      	ldr	r3, [pc, #160]	; (8011ca4 <prvInsertBlockIntoFreeList+0xac>)
 8011c02:	60fb      	str	r3, [r7, #12]
 8011c04:	e002      	b.n	8011c0c <prvInsertBlockIntoFreeList+0x14>
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	60fb      	str	r3, [r7, #12]
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	687a      	ldr	r2, [r7, #4]
 8011c12:	429a      	cmp	r2, r3
 8011c14:	d8f7      	bhi.n	8011c06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	685b      	ldr	r3, [r3, #4]
 8011c1e:	68ba      	ldr	r2, [r7, #8]
 8011c20:	4413      	add	r3, r2
 8011c22:	687a      	ldr	r2, [r7, #4]
 8011c24:	429a      	cmp	r2, r3
 8011c26:	d108      	bne.n	8011c3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	685a      	ldr	r2, [r3, #4]
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	685b      	ldr	r3, [r3, #4]
 8011c30:	441a      	add	r2, r3
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	685b      	ldr	r3, [r3, #4]
 8011c42:	68ba      	ldr	r2, [r7, #8]
 8011c44:	441a      	add	r2, r3
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	d118      	bne.n	8011c80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	681a      	ldr	r2, [r3, #0]
 8011c52:	4b15      	ldr	r3, [pc, #84]	; (8011ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	429a      	cmp	r2, r3
 8011c58:	d00d      	beq.n	8011c76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	685a      	ldr	r2, [r3, #4]
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	685b      	ldr	r3, [r3, #4]
 8011c64:	441a      	add	r2, r3
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	681a      	ldr	r2, [r3, #0]
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	601a      	str	r2, [r3, #0]
 8011c74:	e008      	b.n	8011c88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011c76:	4b0c      	ldr	r3, [pc, #48]	; (8011ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8011c78:	681a      	ldr	r2, [r3, #0]
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	601a      	str	r2, [r3, #0]
 8011c7e:	e003      	b.n	8011c88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	681a      	ldr	r2, [r3, #0]
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011c88:	68fa      	ldr	r2, [r7, #12]
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d002      	beq.n	8011c96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	687a      	ldr	r2, [r7, #4]
 8011c94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011c96:	bf00      	nop
 8011c98:	3714      	adds	r7, #20
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca0:	4770      	bx	lr
 8011ca2:	bf00      	nop
 8011ca4:	200051bc 	.word	0x200051bc
 8011ca8:	200051c4 	.word	0x200051c4

08011cac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	4912      	ldr	r1, [pc, #72]	; (8011cfc <MX_USB_DEVICE_Init+0x50>)
 8011cb4:	4812      	ldr	r0, [pc, #72]	; (8011d00 <MX_USB_DEVICE_Init+0x54>)
 8011cb6:	f7fb fe03 	bl	800d8c0 <USBD_Init>
 8011cba:	4603      	mov	r3, r0
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d001      	beq.n	8011cc4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011cc0:	f7f1 fb4a 	bl	8003358 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011cc4:	490f      	ldr	r1, [pc, #60]	; (8011d04 <MX_USB_DEVICE_Init+0x58>)
 8011cc6:	480e      	ldr	r0, [pc, #56]	; (8011d00 <MX_USB_DEVICE_Init+0x54>)
 8011cc8:	f7fb fe25 	bl	800d916 <USBD_RegisterClass>
 8011ccc:	4603      	mov	r3, r0
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d001      	beq.n	8011cd6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011cd2:	f7f1 fb41 	bl	8003358 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011cd6:	490c      	ldr	r1, [pc, #48]	; (8011d08 <MX_USB_DEVICE_Init+0x5c>)
 8011cd8:	4809      	ldr	r0, [pc, #36]	; (8011d00 <MX_USB_DEVICE_Init+0x54>)
 8011cda:	f7fb fd53 	bl	800d784 <USBD_CDC_RegisterInterface>
 8011cde:	4603      	mov	r3, r0
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d001      	beq.n	8011ce8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011ce4:	f7f1 fb38 	bl	8003358 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011ce8:	4805      	ldr	r0, [pc, #20]	; (8011d00 <MX_USB_DEVICE_Init+0x54>)
 8011cea:	f7fb fe2e 	bl	800d94a <USBD_Start>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d001      	beq.n	8011cf8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011cf4:	f7f1 fb30 	bl	8003358 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011cf8:	bf00      	nop
 8011cfa:	bd80      	pop	{r7, pc}
 8011cfc:	20000de4 	.word	0x20000de4
 8011d00:	20005ee4 	.word	0x20005ee4
 8011d04:	20000ccc 	.word	0x20000ccc
 8011d08:	20000dd4 	.word	0x20000dd4

08011d0c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011d10:	2200      	movs	r2, #0
 8011d12:	4905      	ldr	r1, [pc, #20]	; (8011d28 <CDC_Init_FS+0x1c>)
 8011d14:	4805      	ldr	r0, [pc, #20]	; (8011d2c <CDC_Init_FS+0x20>)
 8011d16:	f7fb fd4c 	bl	800d7b2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011d1a:	4905      	ldr	r1, [pc, #20]	; (8011d30 <CDC_Init_FS+0x24>)
 8011d1c:	4803      	ldr	r0, [pc, #12]	; (8011d2c <CDC_Init_FS+0x20>)
 8011d1e:	f7fb fd62 	bl	800d7e6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011d22:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011d24:	4618      	mov	r0, r3
 8011d26:	bd80      	pop	{r7, pc}
 8011d28:	20006380 	.word	0x20006380
 8011d2c:	20005ee4 	.word	0x20005ee4
 8011d30:	20006180 	.word	0x20006180

08011d34 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011d34:	b480      	push	{r7}
 8011d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011d38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	46bd      	mov	sp, r7
 8011d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d42:	4770      	bx	lr

08011d44 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011d44:	b480      	push	{r7}
 8011d46:	b083      	sub	sp, #12
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	4603      	mov	r3, r0
 8011d4c:	6039      	str	r1, [r7, #0]
 8011d4e:	71fb      	strb	r3, [r7, #7]
 8011d50:	4613      	mov	r3, r2
 8011d52:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011d54:	79fb      	ldrb	r3, [r7, #7]
 8011d56:	2b23      	cmp	r3, #35	; 0x23
 8011d58:	f200 808c 	bhi.w	8011e74 <CDC_Control_FS+0x130>
 8011d5c:	a201      	add	r2, pc, #4	; (adr r2, 8011d64 <CDC_Control_FS+0x20>)
 8011d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d62:	bf00      	nop
 8011d64:	08011e75 	.word	0x08011e75
 8011d68:	08011e75 	.word	0x08011e75
 8011d6c:	08011e75 	.word	0x08011e75
 8011d70:	08011e75 	.word	0x08011e75
 8011d74:	08011e75 	.word	0x08011e75
 8011d78:	08011e75 	.word	0x08011e75
 8011d7c:	08011e75 	.word	0x08011e75
 8011d80:	08011e75 	.word	0x08011e75
 8011d84:	08011e75 	.word	0x08011e75
 8011d88:	08011e75 	.word	0x08011e75
 8011d8c:	08011e75 	.word	0x08011e75
 8011d90:	08011e75 	.word	0x08011e75
 8011d94:	08011e75 	.word	0x08011e75
 8011d98:	08011e75 	.word	0x08011e75
 8011d9c:	08011e75 	.word	0x08011e75
 8011da0:	08011e75 	.word	0x08011e75
 8011da4:	08011e75 	.word	0x08011e75
 8011da8:	08011e75 	.word	0x08011e75
 8011dac:	08011e75 	.word	0x08011e75
 8011db0:	08011e75 	.word	0x08011e75
 8011db4:	08011e75 	.word	0x08011e75
 8011db8:	08011e75 	.word	0x08011e75
 8011dbc:	08011e75 	.word	0x08011e75
 8011dc0:	08011e75 	.word	0x08011e75
 8011dc4:	08011e75 	.word	0x08011e75
 8011dc8:	08011e75 	.word	0x08011e75
 8011dcc:	08011e75 	.word	0x08011e75
 8011dd0:	08011e75 	.word	0x08011e75
 8011dd4:	08011e75 	.word	0x08011e75
 8011dd8:	08011e75 	.word	0x08011e75
 8011ddc:	08011e75 	.word	0x08011e75
 8011de0:	08011e75 	.word	0x08011e75
 8011de4:	08011df5 	.word	0x08011df5
 8011de8:	08011e2f 	.word	0x08011e2f
 8011dec:	08011e75 	.word	0x08011e75
 8011df0:	08011e75 	.word	0x08011e75
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	781a      	ldrb	r2, [r3, #0]
 8011df8:	4b22      	ldr	r3, [pc, #136]	; (8011e84 <CDC_Control_FS+0x140>)
 8011dfa:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	785a      	ldrb	r2, [r3, #1]
 8011e00:	4b20      	ldr	r3, [pc, #128]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e02:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8011e04:	683b      	ldr	r3, [r7, #0]
 8011e06:	789a      	ldrb	r2, [r3, #2]
 8011e08:	4b1e      	ldr	r3, [pc, #120]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e0a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 8011e0c:	683b      	ldr	r3, [r7, #0]
 8011e0e:	78da      	ldrb	r2, [r3, #3]
 8011e10:	4b1c      	ldr	r3, [pc, #112]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e12:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 8011e14:	683b      	ldr	r3, [r7, #0]
 8011e16:	791a      	ldrb	r2, [r3, #4]
 8011e18:	4b1a      	ldr	r3, [pc, #104]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e1a:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 8011e1c:	683b      	ldr	r3, [r7, #0]
 8011e1e:	795a      	ldrb	r2, [r3, #5]
 8011e20:	4b18      	ldr	r3, [pc, #96]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e22:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 8011e24:	683b      	ldr	r3, [r7, #0]
 8011e26:	799a      	ldrb	r2, [r3, #6]
 8011e28:	4b16      	ldr	r3, [pc, #88]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e2a:	719a      	strb	r2, [r3, #6]
    	break;
 8011e2c:	e023      	b.n	8011e76 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 8011e2e:	4b15      	ldr	r3, [pc, #84]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e30:	781a      	ldrb	r2, [r3, #0]
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 8011e36:	683b      	ldr	r3, [r7, #0]
 8011e38:	3301      	adds	r3, #1
 8011e3a:	4a12      	ldr	r2, [pc, #72]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e3c:	7852      	ldrb	r2, [r2, #1]
 8011e3e:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	3302      	adds	r3, #2
 8011e44:	4a0f      	ldr	r2, [pc, #60]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e46:	7892      	ldrb	r2, [r2, #2]
 8011e48:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 8011e4a:	683b      	ldr	r3, [r7, #0]
 8011e4c:	3303      	adds	r3, #3
 8011e4e:	4a0d      	ldr	r2, [pc, #52]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e50:	78d2      	ldrb	r2, [r2, #3]
 8011e52:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 8011e54:	683b      	ldr	r3, [r7, #0]
 8011e56:	3304      	adds	r3, #4
 8011e58:	4a0a      	ldr	r2, [pc, #40]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e5a:	7912      	ldrb	r2, [r2, #4]
 8011e5c:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	3305      	adds	r3, #5
 8011e62:	4a08      	ldr	r2, [pc, #32]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e64:	7952      	ldrb	r2, [r2, #5]
 8011e66:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 8011e68:	683b      	ldr	r3, [r7, #0]
 8011e6a:	3306      	adds	r3, #6
 8011e6c:	4a05      	ldr	r2, [pc, #20]	; (8011e84 <CDC_Control_FS+0x140>)
 8011e6e:	7992      	ldrb	r2, [r2, #6]
 8011e70:	701a      	strb	r2, [r3, #0]
    break;
 8011e72:	e000      	b.n	8011e76 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011e74:	bf00      	nop
  }

  return (USBD_OK);
 8011e76:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	370c      	adds	r7, #12
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e82:	4770      	bx	lr
 8011e84:	20006580 	.word	0x20006580

08011e88 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011e88:	b580      	push	{r7, lr}
 8011e8a:	b082      	sub	sp, #8
 8011e8c:	af00      	add	r7, sp, #0
 8011e8e:	6078      	str	r0, [r7, #4]
 8011e90:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	b29b      	uxth	r3, r3
 8011e98:	461a      	mov	r2, r3
 8011e9a:	6879      	ldr	r1, [r7, #4]
 8011e9c:	4807      	ldr	r0, [pc, #28]	; (8011ebc <CDC_Receive_FS+0x34>)
 8011e9e:	f7f1 fad2 	bl	8003446 <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011ea2:	6879      	ldr	r1, [r7, #4]
 8011ea4:	4806      	ldr	r0, [pc, #24]	; (8011ec0 <CDC_Receive_FS+0x38>)
 8011ea6:	f7fb fc9e 	bl	800d7e6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011eaa:	4805      	ldr	r0, [pc, #20]	; (8011ec0 <CDC_Receive_FS+0x38>)
 8011eac:	f7fb fcde 	bl	800d86c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011eb0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	3708      	adds	r7, #8
 8011eb6:	46bd      	mov	sp, r7
 8011eb8:	bd80      	pop	{r7, pc}
 8011eba:	bf00      	nop
 8011ebc:	20000054 	.word	0x20000054
 8011ec0:	20005ee4 	.word	0x20005ee4

08011ec4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b084      	sub	sp, #16
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	460b      	mov	r3, r1
 8011ece:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011ed4:	4b0d      	ldr	r3, [pc, #52]	; (8011f0c <CDC_Transmit_FS+0x48>)
 8011ed6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011eda:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d001      	beq.n	8011eea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011ee6:	2301      	movs	r3, #1
 8011ee8:	e00b      	b.n	8011f02 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011eea:	887b      	ldrh	r3, [r7, #2]
 8011eec:	461a      	mov	r2, r3
 8011eee:	6879      	ldr	r1, [r7, #4]
 8011ef0:	4806      	ldr	r0, [pc, #24]	; (8011f0c <CDC_Transmit_FS+0x48>)
 8011ef2:	f7fb fc5e 	bl	800d7b2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011ef6:	4805      	ldr	r0, [pc, #20]	; (8011f0c <CDC_Transmit_FS+0x48>)
 8011ef8:	f7fb fc89 	bl	800d80e <USBD_CDC_TransmitPacket>
 8011efc:	4603      	mov	r3, r0
 8011efe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3710      	adds	r7, #16
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	20005ee4 	.word	0x20005ee4

08011f10 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f10:	b480      	push	{r7}
 8011f12:	b083      	sub	sp, #12
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	4603      	mov	r3, r0
 8011f18:	6039      	str	r1, [r7, #0]
 8011f1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011f1c:	683b      	ldr	r3, [r7, #0]
 8011f1e:	2212      	movs	r2, #18
 8011f20:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011f22:	4b03      	ldr	r3, [pc, #12]	; (8011f30 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	370c      	adds	r7, #12
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2e:	4770      	bx	lr
 8011f30:	20000e00 	.word	0x20000e00

08011f34 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f34:	b480      	push	{r7}
 8011f36:	b083      	sub	sp, #12
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	6039      	str	r1, [r7, #0]
 8011f3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	2204      	movs	r2, #4
 8011f44:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011f46:	4b03      	ldr	r3, [pc, #12]	; (8011f54 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011f48:	4618      	mov	r0, r3
 8011f4a:	370c      	adds	r7, #12
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f52:	4770      	bx	lr
 8011f54:	20000e14 	.word	0x20000e14

08011f58 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b082      	sub	sp, #8
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	4603      	mov	r3, r0
 8011f60:	6039      	str	r1, [r7, #0]
 8011f62:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011f64:	79fb      	ldrb	r3, [r7, #7]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d105      	bne.n	8011f76 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011f6a:	683a      	ldr	r2, [r7, #0]
 8011f6c:	4907      	ldr	r1, [pc, #28]	; (8011f8c <USBD_FS_ProductStrDescriptor+0x34>)
 8011f6e:	4808      	ldr	r0, [pc, #32]	; (8011f90 <USBD_FS_ProductStrDescriptor+0x38>)
 8011f70:	f7fc fc22 	bl	800e7b8 <USBD_GetString>
 8011f74:	e004      	b.n	8011f80 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011f76:	683a      	ldr	r2, [r7, #0]
 8011f78:	4904      	ldr	r1, [pc, #16]	; (8011f8c <USBD_FS_ProductStrDescriptor+0x34>)
 8011f7a:	4805      	ldr	r0, [pc, #20]	; (8011f90 <USBD_FS_ProductStrDescriptor+0x38>)
 8011f7c:	f7fc fc1c 	bl	800e7b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011f80:	4b02      	ldr	r3, [pc, #8]	; (8011f8c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011f82:	4618      	mov	r0, r3
 8011f84:	3708      	adds	r7, #8
 8011f86:	46bd      	mov	sp, r7
 8011f88:	bd80      	pop	{r7, pc}
 8011f8a:	bf00      	nop
 8011f8c:	20006588 	.word	0x20006588
 8011f90:	08018900 	.word	0x08018900

08011f94 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b082      	sub	sp, #8
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	6039      	str	r1, [r7, #0]
 8011f9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011fa0:	683a      	ldr	r2, [r7, #0]
 8011fa2:	4904      	ldr	r1, [pc, #16]	; (8011fb4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011fa4:	4804      	ldr	r0, [pc, #16]	; (8011fb8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011fa6:	f7fc fc07 	bl	800e7b8 <USBD_GetString>
  return USBD_StrDesc;
 8011faa:	4b02      	ldr	r3, [pc, #8]	; (8011fb4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011fac:	4618      	mov	r0, r3
 8011fae:	3708      	adds	r7, #8
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	bd80      	pop	{r7, pc}
 8011fb4:	20006588 	.word	0x20006588
 8011fb8:	08018918 	.word	0x08018918

08011fbc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b082      	sub	sp, #8
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	4603      	mov	r3, r0
 8011fc4:	6039      	str	r1, [r7, #0]
 8011fc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011fc8:	683b      	ldr	r3, [r7, #0]
 8011fca:	221a      	movs	r2, #26
 8011fcc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011fce:	f000 f843 	bl	8012058 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011fd2:	4b02      	ldr	r3, [pc, #8]	; (8011fdc <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	3708      	adds	r7, #8
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	bd80      	pop	{r7, pc}
 8011fdc:	20000e18 	.word	0x20000e18

08011fe0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b082      	sub	sp, #8
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	6039      	str	r1, [r7, #0]
 8011fea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011fec:	79fb      	ldrb	r3, [r7, #7]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d105      	bne.n	8011ffe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011ff2:	683a      	ldr	r2, [r7, #0]
 8011ff4:	4907      	ldr	r1, [pc, #28]	; (8012014 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011ff6:	4808      	ldr	r0, [pc, #32]	; (8012018 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011ff8:	f7fc fbde 	bl	800e7b8 <USBD_GetString>
 8011ffc:	e004      	b.n	8012008 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011ffe:	683a      	ldr	r2, [r7, #0]
 8012000:	4904      	ldr	r1, [pc, #16]	; (8012014 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012002:	4805      	ldr	r0, [pc, #20]	; (8012018 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012004:	f7fc fbd8 	bl	800e7b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012008:	4b02      	ldr	r3, [pc, #8]	; (8012014 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801200a:	4618      	mov	r0, r3
 801200c:	3708      	adds	r7, #8
 801200e:	46bd      	mov	sp, r7
 8012010:	bd80      	pop	{r7, pc}
 8012012:	bf00      	nop
 8012014:	20006588 	.word	0x20006588
 8012018:	0801892c 	.word	0x0801892c

0801201c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801201c:	b580      	push	{r7, lr}
 801201e:	b082      	sub	sp, #8
 8012020:	af00      	add	r7, sp, #0
 8012022:	4603      	mov	r3, r0
 8012024:	6039      	str	r1, [r7, #0]
 8012026:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012028:	79fb      	ldrb	r3, [r7, #7]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d105      	bne.n	801203a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801202e:	683a      	ldr	r2, [r7, #0]
 8012030:	4907      	ldr	r1, [pc, #28]	; (8012050 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012032:	4808      	ldr	r0, [pc, #32]	; (8012054 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012034:	f7fc fbc0 	bl	800e7b8 <USBD_GetString>
 8012038:	e004      	b.n	8012044 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801203a:	683a      	ldr	r2, [r7, #0]
 801203c:	4904      	ldr	r1, [pc, #16]	; (8012050 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801203e:	4805      	ldr	r0, [pc, #20]	; (8012054 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012040:	f7fc fbba 	bl	800e7b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012044:	4b02      	ldr	r3, [pc, #8]	; (8012050 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012046:	4618      	mov	r0, r3
 8012048:	3708      	adds	r7, #8
 801204a:	46bd      	mov	sp, r7
 801204c:	bd80      	pop	{r7, pc}
 801204e:	bf00      	nop
 8012050:	20006588 	.word	0x20006588
 8012054:	08018938 	.word	0x08018938

08012058 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801205e:	4b0f      	ldr	r3, [pc, #60]	; (801209c <Get_SerialNum+0x44>)
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012064:	4b0e      	ldr	r3, [pc, #56]	; (80120a0 <Get_SerialNum+0x48>)
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801206a:	4b0e      	ldr	r3, [pc, #56]	; (80120a4 <Get_SerialNum+0x4c>)
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012070:	68fa      	ldr	r2, [r7, #12]
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	4413      	add	r3, r2
 8012076:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d009      	beq.n	8012092 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801207e:	2208      	movs	r2, #8
 8012080:	4909      	ldr	r1, [pc, #36]	; (80120a8 <Get_SerialNum+0x50>)
 8012082:	68f8      	ldr	r0, [r7, #12]
 8012084:	f000 f814 	bl	80120b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012088:	2204      	movs	r2, #4
 801208a:	4908      	ldr	r1, [pc, #32]	; (80120ac <Get_SerialNum+0x54>)
 801208c:	68b8      	ldr	r0, [r7, #8]
 801208e:	f000 f80f 	bl	80120b0 <IntToUnicode>
  }
}
 8012092:	bf00      	nop
 8012094:	3710      	adds	r7, #16
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}
 801209a:	bf00      	nop
 801209c:	1fff7a10 	.word	0x1fff7a10
 80120a0:	1fff7a14 	.word	0x1fff7a14
 80120a4:	1fff7a18 	.word	0x1fff7a18
 80120a8:	20000e1a 	.word	0x20000e1a
 80120ac:	20000e2a 	.word	0x20000e2a

080120b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80120b0:	b480      	push	{r7}
 80120b2:	b087      	sub	sp, #28
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	60f8      	str	r0, [r7, #12]
 80120b8:	60b9      	str	r1, [r7, #8]
 80120ba:	4613      	mov	r3, r2
 80120bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80120be:	2300      	movs	r3, #0
 80120c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80120c2:	2300      	movs	r3, #0
 80120c4:	75fb      	strb	r3, [r7, #23]
 80120c6:	e027      	b.n	8012118 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	0f1b      	lsrs	r3, r3, #28
 80120cc:	2b09      	cmp	r3, #9
 80120ce:	d80b      	bhi.n	80120e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	0f1b      	lsrs	r3, r3, #28
 80120d4:	b2da      	uxtb	r2, r3
 80120d6:	7dfb      	ldrb	r3, [r7, #23]
 80120d8:	005b      	lsls	r3, r3, #1
 80120da:	4619      	mov	r1, r3
 80120dc:	68bb      	ldr	r3, [r7, #8]
 80120de:	440b      	add	r3, r1
 80120e0:	3230      	adds	r2, #48	; 0x30
 80120e2:	b2d2      	uxtb	r2, r2
 80120e4:	701a      	strb	r2, [r3, #0]
 80120e6:	e00a      	b.n	80120fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	0f1b      	lsrs	r3, r3, #28
 80120ec:	b2da      	uxtb	r2, r3
 80120ee:	7dfb      	ldrb	r3, [r7, #23]
 80120f0:	005b      	lsls	r3, r3, #1
 80120f2:	4619      	mov	r1, r3
 80120f4:	68bb      	ldr	r3, [r7, #8]
 80120f6:	440b      	add	r3, r1
 80120f8:	3237      	adds	r2, #55	; 0x37
 80120fa:	b2d2      	uxtb	r2, r2
 80120fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	011b      	lsls	r3, r3, #4
 8012102:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012104:	7dfb      	ldrb	r3, [r7, #23]
 8012106:	005b      	lsls	r3, r3, #1
 8012108:	3301      	adds	r3, #1
 801210a:	68ba      	ldr	r2, [r7, #8]
 801210c:	4413      	add	r3, r2
 801210e:	2200      	movs	r2, #0
 8012110:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012112:	7dfb      	ldrb	r3, [r7, #23]
 8012114:	3301      	adds	r3, #1
 8012116:	75fb      	strb	r3, [r7, #23]
 8012118:	7dfa      	ldrb	r2, [r7, #23]
 801211a:	79fb      	ldrb	r3, [r7, #7]
 801211c:	429a      	cmp	r2, r3
 801211e:	d3d3      	bcc.n	80120c8 <IntToUnicode+0x18>
  }
}
 8012120:	bf00      	nop
 8012122:	371c      	adds	r7, #28
 8012124:	46bd      	mov	sp, r7
 8012126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801212a:	4770      	bx	lr

0801212c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b08a      	sub	sp, #40	; 0x28
 8012130:	af00      	add	r7, sp, #0
 8012132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012134:	f107 0314 	add.w	r3, r7, #20
 8012138:	2200      	movs	r2, #0
 801213a:	601a      	str	r2, [r3, #0]
 801213c:	605a      	str	r2, [r3, #4]
 801213e:	609a      	str	r2, [r3, #8]
 8012140:	60da      	str	r2, [r3, #12]
 8012142:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801214c:	d13a      	bne.n	80121c4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801214e:	2300      	movs	r3, #0
 8012150:	613b      	str	r3, [r7, #16]
 8012152:	4b1e      	ldr	r3, [pc, #120]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 8012154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012156:	4a1d      	ldr	r2, [pc, #116]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 8012158:	f043 0301 	orr.w	r3, r3, #1
 801215c:	6313      	str	r3, [r2, #48]	; 0x30
 801215e:	4b1b      	ldr	r3, [pc, #108]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 8012160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012162:	f003 0301 	and.w	r3, r3, #1
 8012166:	613b      	str	r3, [r7, #16]
 8012168:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801216a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801216e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012170:	2302      	movs	r3, #2
 8012172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012174:	2300      	movs	r3, #0
 8012176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012178:	2303      	movs	r3, #3
 801217a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801217c:	230a      	movs	r3, #10
 801217e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012180:	f107 0314 	add.w	r3, r7, #20
 8012184:	4619      	mov	r1, r3
 8012186:	4812      	ldr	r0, [pc, #72]	; (80121d0 <HAL_PCD_MspInit+0xa4>)
 8012188:	f7f6 fb34 	bl	80087f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801218c:	4b0f      	ldr	r3, [pc, #60]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 801218e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012190:	4a0e      	ldr	r2, [pc, #56]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 8012192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012196:	6353      	str	r3, [r2, #52]	; 0x34
 8012198:	2300      	movs	r3, #0
 801219a:	60fb      	str	r3, [r7, #12]
 801219c:	4b0b      	ldr	r3, [pc, #44]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 801219e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121a0:	4a0a      	ldr	r2, [pc, #40]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 80121a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80121a6:	6453      	str	r3, [r2, #68]	; 0x44
 80121a8:	4b08      	ldr	r3, [pc, #32]	; (80121cc <HAL_PCD_MspInit+0xa0>)
 80121aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80121b0:	60fb      	str	r3, [r7, #12]
 80121b2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80121b4:	2200      	movs	r2, #0
 80121b6:	2105      	movs	r1, #5
 80121b8:	2043      	movs	r0, #67	; 0x43
 80121ba:	f7f5 ff53 	bl	8008064 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80121be:	2043      	movs	r0, #67	; 0x43
 80121c0:	f7f5 ff6c 	bl	800809c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80121c4:	bf00      	nop
 80121c6:	3728      	adds	r7, #40	; 0x28
 80121c8:	46bd      	mov	sp, r7
 80121ca:	bd80      	pop	{r7, pc}
 80121cc:	40023800 	.word	0x40023800
 80121d0:	40020000 	.word	0x40020000

080121d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80121e8:	4619      	mov	r1, r3
 80121ea:	4610      	mov	r0, r2
 80121ec:	f7fb fbf6 	bl	800d9dc <USBD_LL_SetupStage>
}
 80121f0:	bf00      	nop
 80121f2:	3708      	adds	r7, #8
 80121f4:	46bd      	mov	sp, r7
 80121f6:	bd80      	pop	{r7, pc}

080121f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b082      	sub	sp, #8
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
 8012200:	460b      	mov	r3, r1
 8012202:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801220a:	78fa      	ldrb	r2, [r7, #3]
 801220c:	6879      	ldr	r1, [r7, #4]
 801220e:	4613      	mov	r3, r2
 8012210:	00db      	lsls	r3, r3, #3
 8012212:	1a9b      	subs	r3, r3, r2
 8012214:	009b      	lsls	r3, r3, #2
 8012216:	440b      	add	r3, r1
 8012218:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801221c:	681a      	ldr	r2, [r3, #0]
 801221e:	78fb      	ldrb	r3, [r7, #3]
 8012220:	4619      	mov	r1, r3
 8012222:	f7fb fc26 	bl	800da72 <USBD_LL_DataOutStage>
}
 8012226:	bf00      	nop
 8012228:	3708      	adds	r7, #8
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}

0801222e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801222e:	b580      	push	{r7, lr}
 8012230:	b082      	sub	sp, #8
 8012232:	af00      	add	r7, sp, #0
 8012234:	6078      	str	r0, [r7, #4]
 8012236:	460b      	mov	r3, r1
 8012238:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012240:	78fa      	ldrb	r2, [r7, #3]
 8012242:	6879      	ldr	r1, [r7, #4]
 8012244:	4613      	mov	r3, r2
 8012246:	00db      	lsls	r3, r3, #3
 8012248:	1a9b      	subs	r3, r3, r2
 801224a:	009b      	lsls	r3, r3, #2
 801224c:	440b      	add	r3, r1
 801224e:	3348      	adds	r3, #72	; 0x48
 8012250:	681a      	ldr	r2, [r3, #0]
 8012252:	78fb      	ldrb	r3, [r7, #3]
 8012254:	4619      	mov	r1, r3
 8012256:	f7fb fc7d 	bl	800db54 <USBD_LL_DataInStage>
}
 801225a:	bf00      	nop
 801225c:	3708      	adds	r7, #8
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}

08012262 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012262:	b580      	push	{r7, lr}
 8012264:	b082      	sub	sp, #8
 8012266:	af00      	add	r7, sp, #0
 8012268:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012270:	4618      	mov	r0, r3
 8012272:	f7fb fd8b 	bl	800dd8c <USBD_LL_SOF>
}
 8012276:	bf00      	nop
 8012278:	3708      	adds	r7, #8
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 801227e:	b580      	push	{r7, lr}
 8012280:	b084      	sub	sp, #16
 8012282:	af00      	add	r7, sp, #0
 8012284:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012286:	2301      	movs	r3, #1
 8012288:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	68db      	ldr	r3, [r3, #12]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d102      	bne.n	8012298 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8012292:	2300      	movs	r3, #0
 8012294:	73fb      	strb	r3, [r7, #15]
 8012296:	e008      	b.n	80122aa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	68db      	ldr	r3, [r3, #12]
 801229c:	2b02      	cmp	r3, #2
 801229e:	d102      	bne.n	80122a6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80122a0:	2301      	movs	r3, #1
 80122a2:	73fb      	strb	r3, [r7, #15]
 80122a4:	e001      	b.n	80122aa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80122a6:	f7f1 f857 	bl	8003358 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80122b0:	7bfa      	ldrb	r2, [r7, #15]
 80122b2:	4611      	mov	r1, r2
 80122b4:	4618      	mov	r0, r3
 80122b6:	f7fb fd33 	bl	800dd20 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80122c0:	4618      	mov	r0, r3
 80122c2:	f7fb fcec 	bl	800dc9e <USBD_LL_Reset>
}
 80122c6:	bf00      	nop
 80122c8:	3710      	adds	r7, #16
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}
	...

080122d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b082      	sub	sp, #8
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80122de:	4618      	mov	r0, r3
 80122e0:	f7fb fd2e 	bl	800dd40 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	687a      	ldr	r2, [r7, #4]
 80122f0:	6812      	ldr	r2, [r2, #0]
 80122f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80122f6:	f043 0301 	orr.w	r3, r3, #1
 80122fa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	6a1b      	ldr	r3, [r3, #32]
 8012300:	2b00      	cmp	r3, #0
 8012302:	d005      	beq.n	8012310 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012304:	4b04      	ldr	r3, [pc, #16]	; (8012318 <HAL_PCD_SuspendCallback+0x48>)
 8012306:	691b      	ldr	r3, [r3, #16]
 8012308:	4a03      	ldr	r2, [pc, #12]	; (8012318 <HAL_PCD_SuspendCallback+0x48>)
 801230a:	f043 0306 	orr.w	r3, r3, #6
 801230e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012310:	bf00      	nop
 8012312:	3708      	adds	r7, #8
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}
 8012318:	e000ed00 	.word	0xe000ed00

0801231c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801231c:	b580      	push	{r7, lr}
 801231e:	b082      	sub	sp, #8
 8012320:	af00      	add	r7, sp, #0
 8012322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801232a:	4618      	mov	r0, r3
 801232c:	f7fb fd1d 	bl	800dd6a <USBD_LL_Resume>
}
 8012330:	bf00      	nop
 8012332:	3708      	adds	r7, #8
 8012334:	46bd      	mov	sp, r7
 8012336:	bd80      	pop	{r7, pc}

08012338 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b082      	sub	sp, #8
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]
 8012340:	460b      	mov	r3, r1
 8012342:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801234a:	78fa      	ldrb	r2, [r7, #3]
 801234c:	4611      	mov	r1, r2
 801234e:	4618      	mov	r0, r3
 8012350:	f7fb fd43 	bl	800ddda <USBD_LL_IsoOUTIncomplete>
}
 8012354:	bf00      	nop
 8012356:	3708      	adds	r7, #8
 8012358:	46bd      	mov	sp, r7
 801235a:	bd80      	pop	{r7, pc}

0801235c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b082      	sub	sp, #8
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]
 8012364:	460b      	mov	r3, r1
 8012366:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801236e:	78fa      	ldrb	r2, [r7, #3]
 8012370:	4611      	mov	r1, r2
 8012372:	4618      	mov	r0, r3
 8012374:	f7fb fd24 	bl	800ddc0 <USBD_LL_IsoINIncomplete>
}
 8012378:	bf00      	nop
 801237a:	3708      	adds	r7, #8
 801237c:	46bd      	mov	sp, r7
 801237e:	bd80      	pop	{r7, pc}

08012380 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b082      	sub	sp, #8
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801238e:	4618      	mov	r0, r3
 8012390:	f7fb fd30 	bl	800ddf4 <USBD_LL_DevConnected>
}
 8012394:	bf00      	nop
 8012396:	3708      	adds	r7, #8
 8012398:	46bd      	mov	sp, r7
 801239a:	bd80      	pop	{r7, pc}

0801239c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801239c:	b580      	push	{r7, lr}
 801239e:	b082      	sub	sp, #8
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123aa:	4618      	mov	r0, r3
 80123ac:	f7fb fd2d 	bl	800de0a <USBD_LL_DevDisconnected>
}
 80123b0:	bf00      	nop
 80123b2:	3708      	adds	r7, #8
 80123b4:	46bd      	mov	sp, r7
 80123b6:	bd80      	pop	{r7, pc}

080123b8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80123b8:	b580      	push	{r7, lr}
 80123ba:	b082      	sub	sp, #8
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	781b      	ldrb	r3, [r3, #0]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d13c      	bne.n	8012442 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80123c8:	4a20      	ldr	r2, [pc, #128]	; (801244c <USBD_LL_Init+0x94>)
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	4a1e      	ldr	r2, [pc, #120]	; (801244c <USBD_LL_Init+0x94>)
 80123d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80123d8:	4b1c      	ldr	r3, [pc, #112]	; (801244c <USBD_LL_Init+0x94>)
 80123da:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80123de:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80123e0:	4b1a      	ldr	r3, [pc, #104]	; (801244c <USBD_LL_Init+0x94>)
 80123e2:	2204      	movs	r2, #4
 80123e4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80123e6:	4b19      	ldr	r3, [pc, #100]	; (801244c <USBD_LL_Init+0x94>)
 80123e8:	2202      	movs	r2, #2
 80123ea:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80123ec:	4b17      	ldr	r3, [pc, #92]	; (801244c <USBD_LL_Init+0x94>)
 80123ee:	2200      	movs	r2, #0
 80123f0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80123f2:	4b16      	ldr	r3, [pc, #88]	; (801244c <USBD_LL_Init+0x94>)
 80123f4:	2202      	movs	r2, #2
 80123f6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80123f8:	4b14      	ldr	r3, [pc, #80]	; (801244c <USBD_LL_Init+0x94>)
 80123fa:	2200      	movs	r2, #0
 80123fc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80123fe:	4b13      	ldr	r3, [pc, #76]	; (801244c <USBD_LL_Init+0x94>)
 8012400:	2200      	movs	r2, #0
 8012402:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012404:	4b11      	ldr	r3, [pc, #68]	; (801244c <USBD_LL_Init+0x94>)
 8012406:	2200      	movs	r2, #0
 8012408:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801240a:	4b10      	ldr	r3, [pc, #64]	; (801244c <USBD_LL_Init+0x94>)
 801240c:	2200      	movs	r2, #0
 801240e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012410:	4b0e      	ldr	r3, [pc, #56]	; (801244c <USBD_LL_Init+0x94>)
 8012412:	2200      	movs	r2, #0
 8012414:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012416:	480d      	ldr	r0, [pc, #52]	; (801244c <USBD_LL_Init+0x94>)
 8012418:	f7f6 fbf6 	bl	8008c08 <HAL_PCD_Init>
 801241c:	4603      	mov	r3, r0
 801241e:	2b00      	cmp	r3, #0
 8012420:	d001      	beq.n	8012426 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012422:	f7f0 ff99 	bl	8003358 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012426:	2180      	movs	r1, #128	; 0x80
 8012428:	4808      	ldr	r0, [pc, #32]	; (801244c <USBD_LL_Init+0x94>)
 801242a:	f7f7 fd5a 	bl	8009ee2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801242e:	2240      	movs	r2, #64	; 0x40
 8012430:	2100      	movs	r1, #0
 8012432:	4806      	ldr	r0, [pc, #24]	; (801244c <USBD_LL_Init+0x94>)
 8012434:	f7f7 fd0e 	bl	8009e54 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012438:	2280      	movs	r2, #128	; 0x80
 801243a:	2101      	movs	r1, #1
 801243c:	4803      	ldr	r0, [pc, #12]	; (801244c <USBD_LL_Init+0x94>)
 801243e:	f7f7 fd09 	bl	8009e54 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012442:	2300      	movs	r3, #0
}
 8012444:	4618      	mov	r0, r3
 8012446:	3708      	adds	r7, #8
 8012448:	46bd      	mov	sp, r7
 801244a:	bd80      	pop	{r7, pc}
 801244c:	20006788 	.word	0x20006788

08012450 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b084      	sub	sp, #16
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012458:	2300      	movs	r3, #0
 801245a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801245c:	2300      	movs	r3, #0
 801245e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012466:	4618      	mov	r0, r3
 8012468:	f7f6 fceb 	bl	8008e42 <HAL_PCD_Start>
 801246c:	4603      	mov	r3, r0
 801246e:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8012470:	7bfb      	ldrb	r3, [r7, #15]
 8012472:	4618      	mov	r0, r3
 8012474:	f000 f92e 	bl	80126d4 <USBD_Get_USB_Status>
 8012478:	4603      	mov	r3, r0
 801247a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801247c:	7bbb      	ldrb	r3, [r7, #14]
}
 801247e:	4618      	mov	r0, r3
 8012480:	3710      	adds	r7, #16
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}

08012486 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012486:	b580      	push	{r7, lr}
 8012488:	b084      	sub	sp, #16
 801248a:	af00      	add	r7, sp, #0
 801248c:	6078      	str	r0, [r7, #4]
 801248e:	4608      	mov	r0, r1
 8012490:	4611      	mov	r1, r2
 8012492:	461a      	mov	r2, r3
 8012494:	4603      	mov	r3, r0
 8012496:	70fb      	strb	r3, [r7, #3]
 8012498:	460b      	mov	r3, r1
 801249a:	70bb      	strb	r3, [r7, #2]
 801249c:	4613      	mov	r3, r2
 801249e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124a0:	2300      	movs	r3, #0
 80124a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124a4:	2300      	movs	r3, #0
 80124a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80124ae:	78bb      	ldrb	r3, [r7, #2]
 80124b0:	883a      	ldrh	r2, [r7, #0]
 80124b2:	78f9      	ldrb	r1, [r7, #3]
 80124b4:	f7f7 f8c0 	bl	8009638 <HAL_PCD_EP_Open>
 80124b8:	4603      	mov	r3, r0
 80124ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80124bc:	7bfb      	ldrb	r3, [r7, #15]
 80124be:	4618      	mov	r0, r3
 80124c0:	f000 f908 	bl	80126d4 <USBD_Get_USB_Status>
 80124c4:	4603      	mov	r3, r0
 80124c6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80124c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80124ca:	4618      	mov	r0, r3
 80124cc:	3710      	adds	r7, #16
 80124ce:	46bd      	mov	sp, r7
 80124d0:	bd80      	pop	{r7, pc}

080124d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80124d2:	b580      	push	{r7, lr}
 80124d4:	b084      	sub	sp, #16
 80124d6:	af00      	add	r7, sp, #0
 80124d8:	6078      	str	r0, [r7, #4]
 80124da:	460b      	mov	r3, r1
 80124dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124de:	2300      	movs	r3, #0
 80124e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124e2:	2300      	movs	r3, #0
 80124e4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80124ec:	78fa      	ldrb	r2, [r7, #3]
 80124ee:	4611      	mov	r1, r2
 80124f0:	4618      	mov	r0, r3
 80124f2:	f7f7 f909 	bl	8009708 <HAL_PCD_EP_Close>
 80124f6:	4603      	mov	r3, r0
 80124f8:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 80124fa:	7bfb      	ldrb	r3, [r7, #15]
 80124fc:	4618      	mov	r0, r3
 80124fe:	f000 f8e9 	bl	80126d4 <USBD_Get_USB_Status>
 8012502:	4603      	mov	r3, r0
 8012504:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8012506:	7bbb      	ldrb	r3, [r7, #14]
}
 8012508:	4618      	mov	r0, r3
 801250a:	3710      	adds	r7, #16
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}

08012510 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b084      	sub	sp, #16
 8012514:	af00      	add	r7, sp, #0
 8012516:	6078      	str	r0, [r7, #4]
 8012518:	460b      	mov	r3, r1
 801251a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801251c:	2300      	movs	r3, #0
 801251e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012520:	2300      	movs	r3, #0
 8012522:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801252a:	78fa      	ldrb	r2, [r7, #3]
 801252c:	4611      	mov	r1, r2
 801252e:	4618      	mov	r0, r3
 8012530:	f7f7 f9e1 	bl	80098f6 <HAL_PCD_EP_SetStall>
 8012534:	4603      	mov	r3, r0
 8012536:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012538:	7bfb      	ldrb	r3, [r7, #15]
 801253a:	4618      	mov	r0, r3
 801253c:	f000 f8ca 	bl	80126d4 <USBD_Get_USB_Status>
 8012540:	4603      	mov	r3, r0
 8012542:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012544:	7bbb      	ldrb	r3, [r7, #14]
}
 8012546:	4618      	mov	r0, r3
 8012548:	3710      	adds	r7, #16
 801254a:	46bd      	mov	sp, r7
 801254c:	bd80      	pop	{r7, pc}

0801254e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801254e:	b580      	push	{r7, lr}
 8012550:	b084      	sub	sp, #16
 8012552:	af00      	add	r7, sp, #0
 8012554:	6078      	str	r0, [r7, #4]
 8012556:	460b      	mov	r3, r1
 8012558:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801255a:	2300      	movs	r3, #0
 801255c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801255e:	2300      	movs	r3, #0
 8012560:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012568:	78fa      	ldrb	r2, [r7, #3]
 801256a:	4611      	mov	r1, r2
 801256c:	4618      	mov	r0, r3
 801256e:	f7f7 fa26 	bl	80099be <HAL_PCD_EP_ClrStall>
 8012572:	4603      	mov	r3, r0
 8012574:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8012576:	7bfb      	ldrb	r3, [r7, #15]
 8012578:	4618      	mov	r0, r3
 801257a:	f000 f8ab 	bl	80126d4 <USBD_Get_USB_Status>
 801257e:	4603      	mov	r3, r0
 8012580:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 8012582:	7bbb      	ldrb	r3, [r7, #14]
}
 8012584:	4618      	mov	r0, r3
 8012586:	3710      	adds	r7, #16
 8012588:	46bd      	mov	sp, r7
 801258a:	bd80      	pop	{r7, pc}

0801258c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801258c:	b480      	push	{r7}
 801258e:	b085      	sub	sp, #20
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
 8012594:	460b      	mov	r3, r1
 8012596:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801259e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80125a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	da0b      	bge.n	80125c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80125a8:	78fb      	ldrb	r3, [r7, #3]
 80125aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80125ae:	68f9      	ldr	r1, [r7, #12]
 80125b0:	4613      	mov	r3, r2
 80125b2:	00db      	lsls	r3, r3, #3
 80125b4:	1a9b      	subs	r3, r3, r2
 80125b6:	009b      	lsls	r3, r3, #2
 80125b8:	440b      	add	r3, r1
 80125ba:	333e      	adds	r3, #62	; 0x3e
 80125bc:	781b      	ldrb	r3, [r3, #0]
 80125be:	e00b      	b.n	80125d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80125c0:	78fb      	ldrb	r3, [r7, #3]
 80125c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80125c6:	68f9      	ldr	r1, [r7, #12]
 80125c8:	4613      	mov	r3, r2
 80125ca:	00db      	lsls	r3, r3, #3
 80125cc:	1a9b      	subs	r3, r3, r2
 80125ce:	009b      	lsls	r3, r3, #2
 80125d0:	440b      	add	r3, r1
 80125d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80125d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80125d8:	4618      	mov	r0, r3
 80125da:	3714      	adds	r7, #20
 80125dc:	46bd      	mov	sp, r7
 80125de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125e2:	4770      	bx	lr

080125e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b084      	sub	sp, #16
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
 80125ec:	460b      	mov	r3, r1
 80125ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125f0:	2300      	movs	r3, #0
 80125f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125f4:	2300      	movs	r3, #0
 80125f6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80125fe:	78fa      	ldrb	r2, [r7, #3]
 8012600:	4611      	mov	r1, r2
 8012602:	4618      	mov	r0, r3
 8012604:	f7f6 fff3 	bl	80095ee <HAL_PCD_SetAddress>
 8012608:	4603      	mov	r3, r0
 801260a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 801260c:	7bfb      	ldrb	r3, [r7, #15]
 801260e:	4618      	mov	r0, r3
 8012610:	f000 f860 	bl	80126d4 <USBD_Get_USB_Status>
 8012614:	4603      	mov	r3, r0
 8012616:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012618:	7bbb      	ldrb	r3, [r7, #14]
}
 801261a:	4618      	mov	r0, r3
 801261c:	3710      	adds	r7, #16
 801261e:	46bd      	mov	sp, r7
 8012620:	bd80      	pop	{r7, pc}

08012622 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012622:	b580      	push	{r7, lr}
 8012624:	b086      	sub	sp, #24
 8012626:	af00      	add	r7, sp, #0
 8012628:	60f8      	str	r0, [r7, #12]
 801262a:	607a      	str	r2, [r7, #4]
 801262c:	461a      	mov	r2, r3
 801262e:	460b      	mov	r3, r1
 8012630:	72fb      	strb	r3, [r7, #11]
 8012632:	4613      	mov	r3, r2
 8012634:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012636:	2300      	movs	r3, #0
 8012638:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801263a:	2300      	movs	r3, #0
 801263c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8012644:	893b      	ldrh	r3, [r7, #8]
 8012646:	7af9      	ldrb	r1, [r7, #11]
 8012648:	687a      	ldr	r2, [r7, #4]
 801264a:	f7f7 f90a 	bl	8009862 <HAL_PCD_EP_Transmit>
 801264e:	4603      	mov	r3, r0
 8012650:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8012652:	7dfb      	ldrb	r3, [r7, #23]
 8012654:	4618      	mov	r0, r3
 8012656:	f000 f83d 	bl	80126d4 <USBD_Get_USB_Status>
 801265a:	4603      	mov	r3, r0
 801265c:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 801265e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012660:	4618      	mov	r0, r3
 8012662:	3718      	adds	r7, #24
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}

08012668 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b086      	sub	sp, #24
 801266c:	af00      	add	r7, sp, #0
 801266e:	60f8      	str	r0, [r7, #12]
 8012670:	607a      	str	r2, [r7, #4]
 8012672:	461a      	mov	r2, r3
 8012674:	460b      	mov	r3, r1
 8012676:	72fb      	strb	r3, [r7, #11]
 8012678:	4613      	mov	r3, r2
 801267a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801267c:	2300      	movs	r3, #0
 801267e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012680:	2300      	movs	r3, #0
 8012682:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 801268a:	893b      	ldrh	r3, [r7, #8]
 801268c:	7af9      	ldrb	r1, [r7, #11]
 801268e:	687a      	ldr	r2, [r7, #4]
 8012690:	f7f7 f884 	bl	800979c <HAL_PCD_EP_Receive>
 8012694:	4603      	mov	r3, r0
 8012696:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8012698:	7dfb      	ldrb	r3, [r7, #23]
 801269a:	4618      	mov	r0, r3
 801269c:	f000 f81a 	bl	80126d4 <USBD_Get_USB_Status>
 80126a0:	4603      	mov	r3, r0
 80126a2:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 80126a4:	7dbb      	ldrb	r3, [r7, #22]
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3718      	adds	r7, #24
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}

080126ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80126ae:	b580      	push	{r7, lr}
 80126b0:	b082      	sub	sp, #8
 80126b2:	af00      	add	r7, sp, #0
 80126b4:	6078      	str	r0, [r7, #4]
 80126b6:	460b      	mov	r3, r1
 80126b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80126c0:	78fa      	ldrb	r2, [r7, #3]
 80126c2:	4611      	mov	r1, r2
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7f7 f8b4 	bl	8009832 <HAL_PCD_EP_GetRxCount>
 80126ca:	4603      	mov	r3, r0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3708      	adds	r7, #8
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80126d4:	b480      	push	{r7}
 80126d6:	b085      	sub	sp, #20
 80126d8:	af00      	add	r7, sp, #0
 80126da:	4603      	mov	r3, r0
 80126dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126de:	2300      	movs	r3, #0
 80126e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80126e2:	79fb      	ldrb	r3, [r7, #7]
 80126e4:	2b03      	cmp	r3, #3
 80126e6:	d817      	bhi.n	8012718 <USBD_Get_USB_Status+0x44>
 80126e8:	a201      	add	r2, pc, #4	; (adr r2, 80126f0 <USBD_Get_USB_Status+0x1c>)
 80126ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126ee:	bf00      	nop
 80126f0:	08012701 	.word	0x08012701
 80126f4:	08012707 	.word	0x08012707
 80126f8:	0801270d 	.word	0x0801270d
 80126fc:	08012713 	.word	0x08012713
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012700:	2300      	movs	r3, #0
 8012702:	73fb      	strb	r3, [r7, #15]
    break;
 8012704:	e00b      	b.n	801271e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012706:	2302      	movs	r3, #2
 8012708:	73fb      	strb	r3, [r7, #15]
    break;
 801270a:	e008      	b.n	801271e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801270c:	2301      	movs	r3, #1
 801270e:	73fb      	strb	r3, [r7, #15]
    break;
 8012710:	e005      	b.n	801271e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012712:	2302      	movs	r3, #2
 8012714:	73fb      	strb	r3, [r7, #15]
    break;
 8012716:	e002      	b.n	801271e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012718:	2302      	movs	r3, #2
 801271a:	73fb      	strb	r3, [r7, #15]
    break;
 801271c:	bf00      	nop
  }
  return usb_status;
 801271e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012720:	4618      	mov	r0, r3
 8012722:	3714      	adds	r7, #20
 8012724:	46bd      	mov	sp, r7
 8012726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801272a:	4770      	bx	lr

0801272c <__errno>:
 801272c:	4b01      	ldr	r3, [pc, #4]	; (8012734 <__errno+0x8>)
 801272e:	6818      	ldr	r0, [r3, #0]
 8012730:	4770      	bx	lr
 8012732:	bf00      	nop
 8012734:	20000e34 	.word	0x20000e34

08012738 <__libc_init_array>:
 8012738:	b570      	push	{r4, r5, r6, lr}
 801273a:	4e0d      	ldr	r6, [pc, #52]	; (8012770 <__libc_init_array+0x38>)
 801273c:	4c0d      	ldr	r4, [pc, #52]	; (8012774 <__libc_init_array+0x3c>)
 801273e:	1ba4      	subs	r4, r4, r6
 8012740:	10a4      	asrs	r4, r4, #2
 8012742:	2500      	movs	r5, #0
 8012744:	42a5      	cmp	r5, r4
 8012746:	d109      	bne.n	801275c <__libc_init_array+0x24>
 8012748:	4e0b      	ldr	r6, [pc, #44]	; (8012778 <__libc_init_array+0x40>)
 801274a:	4c0c      	ldr	r4, [pc, #48]	; (801277c <__libc_init_array+0x44>)
 801274c:	f005 fe82 	bl	8018454 <_init>
 8012750:	1ba4      	subs	r4, r4, r6
 8012752:	10a4      	asrs	r4, r4, #2
 8012754:	2500      	movs	r5, #0
 8012756:	42a5      	cmp	r5, r4
 8012758:	d105      	bne.n	8012766 <__libc_init_array+0x2e>
 801275a:	bd70      	pop	{r4, r5, r6, pc}
 801275c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012760:	4798      	blx	r3
 8012762:	3501      	adds	r5, #1
 8012764:	e7ee      	b.n	8012744 <__libc_init_array+0xc>
 8012766:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801276a:	4798      	blx	r3
 801276c:	3501      	adds	r5, #1
 801276e:	e7f2      	b.n	8012756 <__libc_init_array+0x1e>
 8012770:	08018ed0 	.word	0x08018ed0
 8012774:	08018ed0 	.word	0x08018ed0
 8012778:	08018ed0 	.word	0x08018ed0
 801277c:	08018ed4 	.word	0x08018ed4

08012780 <malloc>:
 8012780:	4b02      	ldr	r3, [pc, #8]	; (801278c <malloc+0xc>)
 8012782:	4601      	mov	r1, r0
 8012784:	6818      	ldr	r0, [r3, #0]
 8012786:	f000 b885 	b.w	8012894 <_malloc_r>
 801278a:	bf00      	nop
 801278c:	20000e34 	.word	0x20000e34

08012790 <free>:
 8012790:	4b02      	ldr	r3, [pc, #8]	; (801279c <free+0xc>)
 8012792:	4601      	mov	r1, r0
 8012794:	6818      	ldr	r0, [r3, #0]
 8012796:	f000 b82f 	b.w	80127f8 <_free_r>
 801279a:	bf00      	nop
 801279c:	20000e34 	.word	0x20000e34

080127a0 <memcpy>:
 80127a0:	b510      	push	{r4, lr}
 80127a2:	1e43      	subs	r3, r0, #1
 80127a4:	440a      	add	r2, r1
 80127a6:	4291      	cmp	r1, r2
 80127a8:	d100      	bne.n	80127ac <memcpy+0xc>
 80127aa:	bd10      	pop	{r4, pc}
 80127ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80127b4:	e7f7      	b.n	80127a6 <memcpy+0x6>

080127b6 <memmove>:
 80127b6:	4288      	cmp	r0, r1
 80127b8:	b510      	push	{r4, lr}
 80127ba:	eb01 0302 	add.w	r3, r1, r2
 80127be:	d807      	bhi.n	80127d0 <memmove+0x1a>
 80127c0:	1e42      	subs	r2, r0, #1
 80127c2:	4299      	cmp	r1, r3
 80127c4:	d00a      	beq.n	80127dc <memmove+0x26>
 80127c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80127ce:	e7f8      	b.n	80127c2 <memmove+0xc>
 80127d0:	4283      	cmp	r3, r0
 80127d2:	d9f5      	bls.n	80127c0 <memmove+0xa>
 80127d4:	1881      	adds	r1, r0, r2
 80127d6:	1ad2      	subs	r2, r2, r3
 80127d8:	42d3      	cmn	r3, r2
 80127da:	d100      	bne.n	80127de <memmove+0x28>
 80127dc:	bd10      	pop	{r4, pc}
 80127de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80127e2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80127e6:	e7f7      	b.n	80127d8 <memmove+0x22>

080127e8 <memset>:
 80127e8:	4402      	add	r2, r0
 80127ea:	4603      	mov	r3, r0
 80127ec:	4293      	cmp	r3, r2
 80127ee:	d100      	bne.n	80127f2 <memset+0xa>
 80127f0:	4770      	bx	lr
 80127f2:	f803 1b01 	strb.w	r1, [r3], #1
 80127f6:	e7f9      	b.n	80127ec <memset+0x4>

080127f8 <_free_r>:
 80127f8:	b538      	push	{r3, r4, r5, lr}
 80127fa:	4605      	mov	r5, r0
 80127fc:	2900      	cmp	r1, #0
 80127fe:	d045      	beq.n	801288c <_free_r+0x94>
 8012800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012804:	1f0c      	subs	r4, r1, #4
 8012806:	2b00      	cmp	r3, #0
 8012808:	bfb8      	it	lt
 801280a:	18e4      	addlt	r4, r4, r3
 801280c:	f002 ffce 	bl	80157ac <__malloc_lock>
 8012810:	4a1f      	ldr	r2, [pc, #124]	; (8012890 <_free_r+0x98>)
 8012812:	6813      	ldr	r3, [r2, #0]
 8012814:	4610      	mov	r0, r2
 8012816:	b933      	cbnz	r3, 8012826 <_free_r+0x2e>
 8012818:	6063      	str	r3, [r4, #4]
 801281a:	6014      	str	r4, [r2, #0]
 801281c:	4628      	mov	r0, r5
 801281e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012822:	f002 bfc4 	b.w	80157ae <__malloc_unlock>
 8012826:	42a3      	cmp	r3, r4
 8012828:	d90c      	bls.n	8012844 <_free_r+0x4c>
 801282a:	6821      	ldr	r1, [r4, #0]
 801282c:	1862      	adds	r2, r4, r1
 801282e:	4293      	cmp	r3, r2
 8012830:	bf04      	itt	eq
 8012832:	681a      	ldreq	r2, [r3, #0]
 8012834:	685b      	ldreq	r3, [r3, #4]
 8012836:	6063      	str	r3, [r4, #4]
 8012838:	bf04      	itt	eq
 801283a:	1852      	addeq	r2, r2, r1
 801283c:	6022      	streq	r2, [r4, #0]
 801283e:	6004      	str	r4, [r0, #0]
 8012840:	e7ec      	b.n	801281c <_free_r+0x24>
 8012842:	4613      	mov	r3, r2
 8012844:	685a      	ldr	r2, [r3, #4]
 8012846:	b10a      	cbz	r2, 801284c <_free_r+0x54>
 8012848:	42a2      	cmp	r2, r4
 801284a:	d9fa      	bls.n	8012842 <_free_r+0x4a>
 801284c:	6819      	ldr	r1, [r3, #0]
 801284e:	1858      	adds	r0, r3, r1
 8012850:	42a0      	cmp	r0, r4
 8012852:	d10b      	bne.n	801286c <_free_r+0x74>
 8012854:	6820      	ldr	r0, [r4, #0]
 8012856:	4401      	add	r1, r0
 8012858:	1858      	adds	r0, r3, r1
 801285a:	4282      	cmp	r2, r0
 801285c:	6019      	str	r1, [r3, #0]
 801285e:	d1dd      	bne.n	801281c <_free_r+0x24>
 8012860:	6810      	ldr	r0, [r2, #0]
 8012862:	6852      	ldr	r2, [r2, #4]
 8012864:	605a      	str	r2, [r3, #4]
 8012866:	4401      	add	r1, r0
 8012868:	6019      	str	r1, [r3, #0]
 801286a:	e7d7      	b.n	801281c <_free_r+0x24>
 801286c:	d902      	bls.n	8012874 <_free_r+0x7c>
 801286e:	230c      	movs	r3, #12
 8012870:	602b      	str	r3, [r5, #0]
 8012872:	e7d3      	b.n	801281c <_free_r+0x24>
 8012874:	6820      	ldr	r0, [r4, #0]
 8012876:	1821      	adds	r1, r4, r0
 8012878:	428a      	cmp	r2, r1
 801287a:	bf04      	itt	eq
 801287c:	6811      	ldreq	r1, [r2, #0]
 801287e:	6852      	ldreq	r2, [r2, #4]
 8012880:	6062      	str	r2, [r4, #4]
 8012882:	bf04      	itt	eq
 8012884:	1809      	addeq	r1, r1, r0
 8012886:	6021      	streq	r1, [r4, #0]
 8012888:	605c      	str	r4, [r3, #4]
 801288a:	e7c7      	b.n	801281c <_free_r+0x24>
 801288c:	bd38      	pop	{r3, r4, r5, pc}
 801288e:	bf00      	nop
 8012890:	200051d4 	.word	0x200051d4

08012894 <_malloc_r>:
 8012894:	b570      	push	{r4, r5, r6, lr}
 8012896:	1ccd      	adds	r5, r1, #3
 8012898:	f025 0503 	bic.w	r5, r5, #3
 801289c:	3508      	adds	r5, #8
 801289e:	2d0c      	cmp	r5, #12
 80128a0:	bf38      	it	cc
 80128a2:	250c      	movcc	r5, #12
 80128a4:	2d00      	cmp	r5, #0
 80128a6:	4606      	mov	r6, r0
 80128a8:	db01      	blt.n	80128ae <_malloc_r+0x1a>
 80128aa:	42a9      	cmp	r1, r5
 80128ac:	d903      	bls.n	80128b6 <_malloc_r+0x22>
 80128ae:	230c      	movs	r3, #12
 80128b0:	6033      	str	r3, [r6, #0]
 80128b2:	2000      	movs	r0, #0
 80128b4:	bd70      	pop	{r4, r5, r6, pc}
 80128b6:	f002 ff79 	bl	80157ac <__malloc_lock>
 80128ba:	4a21      	ldr	r2, [pc, #132]	; (8012940 <_malloc_r+0xac>)
 80128bc:	6814      	ldr	r4, [r2, #0]
 80128be:	4621      	mov	r1, r4
 80128c0:	b991      	cbnz	r1, 80128e8 <_malloc_r+0x54>
 80128c2:	4c20      	ldr	r4, [pc, #128]	; (8012944 <_malloc_r+0xb0>)
 80128c4:	6823      	ldr	r3, [r4, #0]
 80128c6:	b91b      	cbnz	r3, 80128d0 <_malloc_r+0x3c>
 80128c8:	4630      	mov	r0, r6
 80128ca:	f000 fe7b 	bl	80135c4 <_sbrk_r>
 80128ce:	6020      	str	r0, [r4, #0]
 80128d0:	4629      	mov	r1, r5
 80128d2:	4630      	mov	r0, r6
 80128d4:	f000 fe76 	bl	80135c4 <_sbrk_r>
 80128d8:	1c43      	adds	r3, r0, #1
 80128da:	d124      	bne.n	8012926 <_malloc_r+0x92>
 80128dc:	230c      	movs	r3, #12
 80128de:	6033      	str	r3, [r6, #0]
 80128e0:	4630      	mov	r0, r6
 80128e2:	f002 ff64 	bl	80157ae <__malloc_unlock>
 80128e6:	e7e4      	b.n	80128b2 <_malloc_r+0x1e>
 80128e8:	680b      	ldr	r3, [r1, #0]
 80128ea:	1b5b      	subs	r3, r3, r5
 80128ec:	d418      	bmi.n	8012920 <_malloc_r+0x8c>
 80128ee:	2b0b      	cmp	r3, #11
 80128f0:	d90f      	bls.n	8012912 <_malloc_r+0x7e>
 80128f2:	600b      	str	r3, [r1, #0]
 80128f4:	50cd      	str	r5, [r1, r3]
 80128f6:	18cc      	adds	r4, r1, r3
 80128f8:	4630      	mov	r0, r6
 80128fa:	f002 ff58 	bl	80157ae <__malloc_unlock>
 80128fe:	f104 000b 	add.w	r0, r4, #11
 8012902:	1d23      	adds	r3, r4, #4
 8012904:	f020 0007 	bic.w	r0, r0, #7
 8012908:	1ac3      	subs	r3, r0, r3
 801290a:	d0d3      	beq.n	80128b4 <_malloc_r+0x20>
 801290c:	425a      	negs	r2, r3
 801290e:	50e2      	str	r2, [r4, r3]
 8012910:	e7d0      	b.n	80128b4 <_malloc_r+0x20>
 8012912:	428c      	cmp	r4, r1
 8012914:	684b      	ldr	r3, [r1, #4]
 8012916:	bf16      	itet	ne
 8012918:	6063      	strne	r3, [r4, #4]
 801291a:	6013      	streq	r3, [r2, #0]
 801291c:	460c      	movne	r4, r1
 801291e:	e7eb      	b.n	80128f8 <_malloc_r+0x64>
 8012920:	460c      	mov	r4, r1
 8012922:	6849      	ldr	r1, [r1, #4]
 8012924:	e7cc      	b.n	80128c0 <_malloc_r+0x2c>
 8012926:	1cc4      	adds	r4, r0, #3
 8012928:	f024 0403 	bic.w	r4, r4, #3
 801292c:	42a0      	cmp	r0, r4
 801292e:	d005      	beq.n	801293c <_malloc_r+0xa8>
 8012930:	1a21      	subs	r1, r4, r0
 8012932:	4630      	mov	r0, r6
 8012934:	f000 fe46 	bl	80135c4 <_sbrk_r>
 8012938:	3001      	adds	r0, #1
 801293a:	d0cf      	beq.n	80128dc <_malloc_r+0x48>
 801293c:	6025      	str	r5, [r4, #0]
 801293e:	e7db      	b.n	80128f8 <_malloc_r+0x64>
 8012940:	200051d4 	.word	0x200051d4
 8012944:	200051d8 	.word	0x200051d8

08012948 <__cvt>:
 8012948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801294c:	ec55 4b10 	vmov	r4, r5, d0
 8012950:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012952:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012956:	2d00      	cmp	r5, #0
 8012958:	460e      	mov	r6, r1
 801295a:	4691      	mov	r9, r2
 801295c:	4619      	mov	r1, r3
 801295e:	bfb8      	it	lt
 8012960:	4622      	movlt	r2, r4
 8012962:	462b      	mov	r3, r5
 8012964:	f027 0720 	bic.w	r7, r7, #32
 8012968:	bfbb      	ittet	lt
 801296a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801296e:	461d      	movlt	r5, r3
 8012970:	2300      	movge	r3, #0
 8012972:	232d      	movlt	r3, #45	; 0x2d
 8012974:	bfb8      	it	lt
 8012976:	4614      	movlt	r4, r2
 8012978:	2f46      	cmp	r7, #70	; 0x46
 801297a:	700b      	strb	r3, [r1, #0]
 801297c:	d004      	beq.n	8012988 <__cvt+0x40>
 801297e:	2f45      	cmp	r7, #69	; 0x45
 8012980:	d100      	bne.n	8012984 <__cvt+0x3c>
 8012982:	3601      	adds	r6, #1
 8012984:	2102      	movs	r1, #2
 8012986:	e000      	b.n	801298a <__cvt+0x42>
 8012988:	2103      	movs	r1, #3
 801298a:	ab03      	add	r3, sp, #12
 801298c:	9301      	str	r3, [sp, #4]
 801298e:	ab02      	add	r3, sp, #8
 8012990:	9300      	str	r3, [sp, #0]
 8012992:	4632      	mov	r2, r6
 8012994:	4653      	mov	r3, sl
 8012996:	ec45 4b10 	vmov	d0, r4, r5
 801299a:	f001 fdf5 	bl	8014588 <_dtoa_r>
 801299e:	2f47      	cmp	r7, #71	; 0x47
 80129a0:	4680      	mov	r8, r0
 80129a2:	d102      	bne.n	80129aa <__cvt+0x62>
 80129a4:	f019 0f01 	tst.w	r9, #1
 80129a8:	d026      	beq.n	80129f8 <__cvt+0xb0>
 80129aa:	2f46      	cmp	r7, #70	; 0x46
 80129ac:	eb08 0906 	add.w	r9, r8, r6
 80129b0:	d111      	bne.n	80129d6 <__cvt+0x8e>
 80129b2:	f898 3000 	ldrb.w	r3, [r8]
 80129b6:	2b30      	cmp	r3, #48	; 0x30
 80129b8:	d10a      	bne.n	80129d0 <__cvt+0x88>
 80129ba:	2200      	movs	r2, #0
 80129bc:	2300      	movs	r3, #0
 80129be:	4620      	mov	r0, r4
 80129c0:	4629      	mov	r1, r5
 80129c2:	f7ee f891 	bl	8000ae8 <__aeabi_dcmpeq>
 80129c6:	b918      	cbnz	r0, 80129d0 <__cvt+0x88>
 80129c8:	f1c6 0601 	rsb	r6, r6, #1
 80129cc:	f8ca 6000 	str.w	r6, [sl]
 80129d0:	f8da 3000 	ldr.w	r3, [sl]
 80129d4:	4499      	add	r9, r3
 80129d6:	2200      	movs	r2, #0
 80129d8:	2300      	movs	r3, #0
 80129da:	4620      	mov	r0, r4
 80129dc:	4629      	mov	r1, r5
 80129de:	f7ee f883 	bl	8000ae8 <__aeabi_dcmpeq>
 80129e2:	b938      	cbnz	r0, 80129f4 <__cvt+0xac>
 80129e4:	2230      	movs	r2, #48	; 0x30
 80129e6:	9b03      	ldr	r3, [sp, #12]
 80129e8:	454b      	cmp	r3, r9
 80129ea:	d205      	bcs.n	80129f8 <__cvt+0xb0>
 80129ec:	1c59      	adds	r1, r3, #1
 80129ee:	9103      	str	r1, [sp, #12]
 80129f0:	701a      	strb	r2, [r3, #0]
 80129f2:	e7f8      	b.n	80129e6 <__cvt+0x9e>
 80129f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80129f8:	9b03      	ldr	r3, [sp, #12]
 80129fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80129fc:	eba3 0308 	sub.w	r3, r3, r8
 8012a00:	4640      	mov	r0, r8
 8012a02:	6013      	str	r3, [r2, #0]
 8012a04:	b004      	add	sp, #16
 8012a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012a0a <__exponent>:
 8012a0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012a0c:	2900      	cmp	r1, #0
 8012a0e:	4604      	mov	r4, r0
 8012a10:	bfba      	itte	lt
 8012a12:	4249      	neglt	r1, r1
 8012a14:	232d      	movlt	r3, #45	; 0x2d
 8012a16:	232b      	movge	r3, #43	; 0x2b
 8012a18:	2909      	cmp	r1, #9
 8012a1a:	f804 2b02 	strb.w	r2, [r4], #2
 8012a1e:	7043      	strb	r3, [r0, #1]
 8012a20:	dd20      	ble.n	8012a64 <__exponent+0x5a>
 8012a22:	f10d 0307 	add.w	r3, sp, #7
 8012a26:	461f      	mov	r7, r3
 8012a28:	260a      	movs	r6, #10
 8012a2a:	fb91 f5f6 	sdiv	r5, r1, r6
 8012a2e:	fb06 1115 	mls	r1, r6, r5, r1
 8012a32:	3130      	adds	r1, #48	; 0x30
 8012a34:	2d09      	cmp	r5, #9
 8012a36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012a3a:	f103 32ff 	add.w	r2, r3, #4294967295
 8012a3e:	4629      	mov	r1, r5
 8012a40:	dc09      	bgt.n	8012a56 <__exponent+0x4c>
 8012a42:	3130      	adds	r1, #48	; 0x30
 8012a44:	3b02      	subs	r3, #2
 8012a46:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012a4a:	42bb      	cmp	r3, r7
 8012a4c:	4622      	mov	r2, r4
 8012a4e:	d304      	bcc.n	8012a5a <__exponent+0x50>
 8012a50:	1a10      	subs	r0, r2, r0
 8012a52:	b003      	add	sp, #12
 8012a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a56:	4613      	mov	r3, r2
 8012a58:	e7e7      	b.n	8012a2a <__exponent+0x20>
 8012a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a5e:	f804 2b01 	strb.w	r2, [r4], #1
 8012a62:	e7f2      	b.n	8012a4a <__exponent+0x40>
 8012a64:	2330      	movs	r3, #48	; 0x30
 8012a66:	4419      	add	r1, r3
 8012a68:	7083      	strb	r3, [r0, #2]
 8012a6a:	1d02      	adds	r2, r0, #4
 8012a6c:	70c1      	strb	r1, [r0, #3]
 8012a6e:	e7ef      	b.n	8012a50 <__exponent+0x46>

08012a70 <_printf_float>:
 8012a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a74:	b08d      	sub	sp, #52	; 0x34
 8012a76:	460c      	mov	r4, r1
 8012a78:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012a7c:	4616      	mov	r6, r2
 8012a7e:	461f      	mov	r7, r3
 8012a80:	4605      	mov	r5, r0
 8012a82:	f002 fe73 	bl	801576c <_localeconv_r>
 8012a86:	6803      	ldr	r3, [r0, #0]
 8012a88:	9304      	str	r3, [sp, #16]
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	f7ed fbaa 	bl	80001e4 <strlen>
 8012a90:	2300      	movs	r3, #0
 8012a92:	930a      	str	r3, [sp, #40]	; 0x28
 8012a94:	f8d8 3000 	ldr.w	r3, [r8]
 8012a98:	9005      	str	r0, [sp, #20]
 8012a9a:	3307      	adds	r3, #7
 8012a9c:	f023 0307 	bic.w	r3, r3, #7
 8012aa0:	f103 0208 	add.w	r2, r3, #8
 8012aa4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012aa8:	f8d4 b000 	ldr.w	fp, [r4]
 8012aac:	f8c8 2000 	str.w	r2, [r8]
 8012ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012ab8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012abc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012ac0:	9307      	str	r3, [sp, #28]
 8012ac2:	f8cd 8018 	str.w	r8, [sp, #24]
 8012ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8012aca:	4ba7      	ldr	r3, [pc, #668]	; (8012d68 <_printf_float+0x2f8>)
 8012acc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ad0:	f7ee f83c 	bl	8000b4c <__aeabi_dcmpun>
 8012ad4:	bb70      	cbnz	r0, 8012b34 <_printf_float+0xc4>
 8012ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8012ada:	4ba3      	ldr	r3, [pc, #652]	; (8012d68 <_printf_float+0x2f8>)
 8012adc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ae0:	f7ee f816 	bl	8000b10 <__aeabi_dcmple>
 8012ae4:	bb30      	cbnz	r0, 8012b34 <_printf_float+0xc4>
 8012ae6:	2200      	movs	r2, #0
 8012ae8:	2300      	movs	r3, #0
 8012aea:	4640      	mov	r0, r8
 8012aec:	4649      	mov	r1, r9
 8012aee:	f7ee f805 	bl	8000afc <__aeabi_dcmplt>
 8012af2:	b110      	cbz	r0, 8012afa <_printf_float+0x8a>
 8012af4:	232d      	movs	r3, #45	; 0x2d
 8012af6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012afa:	4a9c      	ldr	r2, [pc, #624]	; (8012d6c <_printf_float+0x2fc>)
 8012afc:	4b9c      	ldr	r3, [pc, #624]	; (8012d70 <_printf_float+0x300>)
 8012afe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012b02:	bf8c      	ite	hi
 8012b04:	4690      	movhi	r8, r2
 8012b06:	4698      	movls	r8, r3
 8012b08:	2303      	movs	r3, #3
 8012b0a:	f02b 0204 	bic.w	r2, fp, #4
 8012b0e:	6123      	str	r3, [r4, #16]
 8012b10:	6022      	str	r2, [r4, #0]
 8012b12:	f04f 0900 	mov.w	r9, #0
 8012b16:	9700      	str	r7, [sp, #0]
 8012b18:	4633      	mov	r3, r6
 8012b1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8012b1c:	4621      	mov	r1, r4
 8012b1e:	4628      	mov	r0, r5
 8012b20:	f000 f9e6 	bl	8012ef0 <_printf_common>
 8012b24:	3001      	adds	r0, #1
 8012b26:	f040 808d 	bne.w	8012c44 <_printf_float+0x1d4>
 8012b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b2e:	b00d      	add	sp, #52	; 0x34
 8012b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b34:	4642      	mov	r2, r8
 8012b36:	464b      	mov	r3, r9
 8012b38:	4640      	mov	r0, r8
 8012b3a:	4649      	mov	r1, r9
 8012b3c:	f7ee f806 	bl	8000b4c <__aeabi_dcmpun>
 8012b40:	b110      	cbz	r0, 8012b48 <_printf_float+0xd8>
 8012b42:	4a8c      	ldr	r2, [pc, #560]	; (8012d74 <_printf_float+0x304>)
 8012b44:	4b8c      	ldr	r3, [pc, #560]	; (8012d78 <_printf_float+0x308>)
 8012b46:	e7da      	b.n	8012afe <_printf_float+0x8e>
 8012b48:	6861      	ldr	r1, [r4, #4]
 8012b4a:	1c4b      	adds	r3, r1, #1
 8012b4c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012b50:	a80a      	add	r0, sp, #40	; 0x28
 8012b52:	d13e      	bne.n	8012bd2 <_printf_float+0x162>
 8012b54:	2306      	movs	r3, #6
 8012b56:	6063      	str	r3, [r4, #4]
 8012b58:	2300      	movs	r3, #0
 8012b5a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012b5e:	ab09      	add	r3, sp, #36	; 0x24
 8012b60:	9300      	str	r3, [sp, #0]
 8012b62:	ec49 8b10 	vmov	d0, r8, r9
 8012b66:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012b6a:	6022      	str	r2, [r4, #0]
 8012b6c:	f8cd a004 	str.w	sl, [sp, #4]
 8012b70:	6861      	ldr	r1, [r4, #4]
 8012b72:	4628      	mov	r0, r5
 8012b74:	f7ff fee8 	bl	8012948 <__cvt>
 8012b78:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012b7c:	2b47      	cmp	r3, #71	; 0x47
 8012b7e:	4680      	mov	r8, r0
 8012b80:	d109      	bne.n	8012b96 <_printf_float+0x126>
 8012b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b84:	1cd8      	adds	r0, r3, #3
 8012b86:	db02      	blt.n	8012b8e <_printf_float+0x11e>
 8012b88:	6862      	ldr	r2, [r4, #4]
 8012b8a:	4293      	cmp	r3, r2
 8012b8c:	dd47      	ble.n	8012c1e <_printf_float+0x1ae>
 8012b8e:	f1aa 0a02 	sub.w	sl, sl, #2
 8012b92:	fa5f fa8a 	uxtb.w	sl, sl
 8012b96:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012b9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012b9c:	d824      	bhi.n	8012be8 <_printf_float+0x178>
 8012b9e:	3901      	subs	r1, #1
 8012ba0:	4652      	mov	r2, sl
 8012ba2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012ba6:	9109      	str	r1, [sp, #36]	; 0x24
 8012ba8:	f7ff ff2f 	bl	8012a0a <__exponent>
 8012bac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012bae:	1813      	adds	r3, r2, r0
 8012bb0:	2a01      	cmp	r2, #1
 8012bb2:	4681      	mov	r9, r0
 8012bb4:	6123      	str	r3, [r4, #16]
 8012bb6:	dc02      	bgt.n	8012bbe <_printf_float+0x14e>
 8012bb8:	6822      	ldr	r2, [r4, #0]
 8012bba:	07d1      	lsls	r1, r2, #31
 8012bbc:	d501      	bpl.n	8012bc2 <_printf_float+0x152>
 8012bbe:	3301      	adds	r3, #1
 8012bc0:	6123      	str	r3, [r4, #16]
 8012bc2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d0a5      	beq.n	8012b16 <_printf_float+0xa6>
 8012bca:	232d      	movs	r3, #45	; 0x2d
 8012bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012bd0:	e7a1      	b.n	8012b16 <_printf_float+0xa6>
 8012bd2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012bd6:	f000 8177 	beq.w	8012ec8 <_printf_float+0x458>
 8012bda:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012bde:	d1bb      	bne.n	8012b58 <_printf_float+0xe8>
 8012be0:	2900      	cmp	r1, #0
 8012be2:	d1b9      	bne.n	8012b58 <_printf_float+0xe8>
 8012be4:	2301      	movs	r3, #1
 8012be6:	e7b6      	b.n	8012b56 <_printf_float+0xe6>
 8012be8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012bec:	d119      	bne.n	8012c22 <_printf_float+0x1b2>
 8012bee:	2900      	cmp	r1, #0
 8012bf0:	6863      	ldr	r3, [r4, #4]
 8012bf2:	dd0c      	ble.n	8012c0e <_printf_float+0x19e>
 8012bf4:	6121      	str	r1, [r4, #16]
 8012bf6:	b913      	cbnz	r3, 8012bfe <_printf_float+0x18e>
 8012bf8:	6822      	ldr	r2, [r4, #0]
 8012bfa:	07d2      	lsls	r2, r2, #31
 8012bfc:	d502      	bpl.n	8012c04 <_printf_float+0x194>
 8012bfe:	3301      	adds	r3, #1
 8012c00:	440b      	add	r3, r1
 8012c02:	6123      	str	r3, [r4, #16]
 8012c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c06:	65a3      	str	r3, [r4, #88]	; 0x58
 8012c08:	f04f 0900 	mov.w	r9, #0
 8012c0c:	e7d9      	b.n	8012bc2 <_printf_float+0x152>
 8012c0e:	b913      	cbnz	r3, 8012c16 <_printf_float+0x1a6>
 8012c10:	6822      	ldr	r2, [r4, #0]
 8012c12:	07d0      	lsls	r0, r2, #31
 8012c14:	d501      	bpl.n	8012c1a <_printf_float+0x1aa>
 8012c16:	3302      	adds	r3, #2
 8012c18:	e7f3      	b.n	8012c02 <_printf_float+0x192>
 8012c1a:	2301      	movs	r3, #1
 8012c1c:	e7f1      	b.n	8012c02 <_printf_float+0x192>
 8012c1e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012c22:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012c26:	4293      	cmp	r3, r2
 8012c28:	db05      	blt.n	8012c36 <_printf_float+0x1c6>
 8012c2a:	6822      	ldr	r2, [r4, #0]
 8012c2c:	6123      	str	r3, [r4, #16]
 8012c2e:	07d1      	lsls	r1, r2, #31
 8012c30:	d5e8      	bpl.n	8012c04 <_printf_float+0x194>
 8012c32:	3301      	adds	r3, #1
 8012c34:	e7e5      	b.n	8012c02 <_printf_float+0x192>
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	bfd4      	ite	le
 8012c3a:	f1c3 0302 	rsble	r3, r3, #2
 8012c3e:	2301      	movgt	r3, #1
 8012c40:	4413      	add	r3, r2
 8012c42:	e7de      	b.n	8012c02 <_printf_float+0x192>
 8012c44:	6823      	ldr	r3, [r4, #0]
 8012c46:	055a      	lsls	r2, r3, #21
 8012c48:	d407      	bmi.n	8012c5a <_printf_float+0x1ea>
 8012c4a:	6923      	ldr	r3, [r4, #16]
 8012c4c:	4642      	mov	r2, r8
 8012c4e:	4631      	mov	r1, r6
 8012c50:	4628      	mov	r0, r5
 8012c52:	47b8      	blx	r7
 8012c54:	3001      	adds	r0, #1
 8012c56:	d12b      	bne.n	8012cb0 <_printf_float+0x240>
 8012c58:	e767      	b.n	8012b2a <_printf_float+0xba>
 8012c5a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012c5e:	f240 80dc 	bls.w	8012e1a <_printf_float+0x3aa>
 8012c62:	2200      	movs	r2, #0
 8012c64:	2300      	movs	r3, #0
 8012c66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012c6a:	f7ed ff3d 	bl	8000ae8 <__aeabi_dcmpeq>
 8012c6e:	2800      	cmp	r0, #0
 8012c70:	d033      	beq.n	8012cda <_printf_float+0x26a>
 8012c72:	2301      	movs	r3, #1
 8012c74:	4a41      	ldr	r2, [pc, #260]	; (8012d7c <_printf_float+0x30c>)
 8012c76:	4631      	mov	r1, r6
 8012c78:	4628      	mov	r0, r5
 8012c7a:	47b8      	blx	r7
 8012c7c:	3001      	adds	r0, #1
 8012c7e:	f43f af54 	beq.w	8012b2a <_printf_float+0xba>
 8012c82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012c86:	429a      	cmp	r2, r3
 8012c88:	db02      	blt.n	8012c90 <_printf_float+0x220>
 8012c8a:	6823      	ldr	r3, [r4, #0]
 8012c8c:	07d8      	lsls	r0, r3, #31
 8012c8e:	d50f      	bpl.n	8012cb0 <_printf_float+0x240>
 8012c90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c94:	4631      	mov	r1, r6
 8012c96:	4628      	mov	r0, r5
 8012c98:	47b8      	blx	r7
 8012c9a:	3001      	adds	r0, #1
 8012c9c:	f43f af45 	beq.w	8012b2a <_printf_float+0xba>
 8012ca0:	f04f 0800 	mov.w	r8, #0
 8012ca4:	f104 091a 	add.w	r9, r4, #26
 8012ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012caa:	3b01      	subs	r3, #1
 8012cac:	4543      	cmp	r3, r8
 8012cae:	dc09      	bgt.n	8012cc4 <_printf_float+0x254>
 8012cb0:	6823      	ldr	r3, [r4, #0]
 8012cb2:	079b      	lsls	r3, r3, #30
 8012cb4:	f100 8103 	bmi.w	8012ebe <_printf_float+0x44e>
 8012cb8:	68e0      	ldr	r0, [r4, #12]
 8012cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012cbc:	4298      	cmp	r0, r3
 8012cbe:	bfb8      	it	lt
 8012cc0:	4618      	movlt	r0, r3
 8012cc2:	e734      	b.n	8012b2e <_printf_float+0xbe>
 8012cc4:	2301      	movs	r3, #1
 8012cc6:	464a      	mov	r2, r9
 8012cc8:	4631      	mov	r1, r6
 8012cca:	4628      	mov	r0, r5
 8012ccc:	47b8      	blx	r7
 8012cce:	3001      	adds	r0, #1
 8012cd0:	f43f af2b 	beq.w	8012b2a <_printf_float+0xba>
 8012cd4:	f108 0801 	add.w	r8, r8, #1
 8012cd8:	e7e6      	b.n	8012ca8 <_printf_float+0x238>
 8012cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	dc2b      	bgt.n	8012d38 <_printf_float+0x2c8>
 8012ce0:	2301      	movs	r3, #1
 8012ce2:	4a26      	ldr	r2, [pc, #152]	; (8012d7c <_printf_float+0x30c>)
 8012ce4:	4631      	mov	r1, r6
 8012ce6:	4628      	mov	r0, r5
 8012ce8:	47b8      	blx	r7
 8012cea:	3001      	adds	r0, #1
 8012cec:	f43f af1d 	beq.w	8012b2a <_printf_float+0xba>
 8012cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cf2:	b923      	cbnz	r3, 8012cfe <_printf_float+0x28e>
 8012cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cf6:	b913      	cbnz	r3, 8012cfe <_printf_float+0x28e>
 8012cf8:	6823      	ldr	r3, [r4, #0]
 8012cfa:	07d9      	lsls	r1, r3, #31
 8012cfc:	d5d8      	bpl.n	8012cb0 <_printf_float+0x240>
 8012cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d02:	4631      	mov	r1, r6
 8012d04:	4628      	mov	r0, r5
 8012d06:	47b8      	blx	r7
 8012d08:	3001      	adds	r0, #1
 8012d0a:	f43f af0e 	beq.w	8012b2a <_printf_float+0xba>
 8012d0e:	f04f 0900 	mov.w	r9, #0
 8012d12:	f104 0a1a 	add.w	sl, r4, #26
 8012d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d18:	425b      	negs	r3, r3
 8012d1a:	454b      	cmp	r3, r9
 8012d1c:	dc01      	bgt.n	8012d22 <_printf_float+0x2b2>
 8012d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d20:	e794      	b.n	8012c4c <_printf_float+0x1dc>
 8012d22:	2301      	movs	r3, #1
 8012d24:	4652      	mov	r2, sl
 8012d26:	4631      	mov	r1, r6
 8012d28:	4628      	mov	r0, r5
 8012d2a:	47b8      	blx	r7
 8012d2c:	3001      	adds	r0, #1
 8012d2e:	f43f aefc 	beq.w	8012b2a <_printf_float+0xba>
 8012d32:	f109 0901 	add.w	r9, r9, #1
 8012d36:	e7ee      	b.n	8012d16 <_printf_float+0x2a6>
 8012d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	bfa8      	it	ge
 8012d40:	461a      	movge	r2, r3
 8012d42:	2a00      	cmp	r2, #0
 8012d44:	4691      	mov	r9, r2
 8012d46:	dd07      	ble.n	8012d58 <_printf_float+0x2e8>
 8012d48:	4613      	mov	r3, r2
 8012d4a:	4631      	mov	r1, r6
 8012d4c:	4642      	mov	r2, r8
 8012d4e:	4628      	mov	r0, r5
 8012d50:	47b8      	blx	r7
 8012d52:	3001      	adds	r0, #1
 8012d54:	f43f aee9 	beq.w	8012b2a <_printf_float+0xba>
 8012d58:	f104 031a 	add.w	r3, r4, #26
 8012d5c:	f04f 0b00 	mov.w	fp, #0
 8012d60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d64:	9306      	str	r3, [sp, #24]
 8012d66:	e015      	b.n	8012d94 <_printf_float+0x324>
 8012d68:	7fefffff 	.word	0x7fefffff
 8012d6c:	08018978 	.word	0x08018978
 8012d70:	08018974 	.word	0x08018974
 8012d74:	08018980 	.word	0x08018980
 8012d78:	0801897c 	.word	0x0801897c
 8012d7c:	08018b3b 	.word	0x08018b3b
 8012d80:	2301      	movs	r3, #1
 8012d82:	9a06      	ldr	r2, [sp, #24]
 8012d84:	4631      	mov	r1, r6
 8012d86:	4628      	mov	r0, r5
 8012d88:	47b8      	blx	r7
 8012d8a:	3001      	adds	r0, #1
 8012d8c:	f43f aecd 	beq.w	8012b2a <_printf_float+0xba>
 8012d90:	f10b 0b01 	add.w	fp, fp, #1
 8012d94:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012d98:	ebaa 0309 	sub.w	r3, sl, r9
 8012d9c:	455b      	cmp	r3, fp
 8012d9e:	dcef      	bgt.n	8012d80 <_printf_float+0x310>
 8012da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012da4:	429a      	cmp	r2, r3
 8012da6:	44d0      	add	r8, sl
 8012da8:	db15      	blt.n	8012dd6 <_printf_float+0x366>
 8012daa:	6823      	ldr	r3, [r4, #0]
 8012dac:	07da      	lsls	r2, r3, #31
 8012dae:	d412      	bmi.n	8012dd6 <_printf_float+0x366>
 8012db0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012db2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012db4:	eba3 020a 	sub.w	r2, r3, sl
 8012db8:	eba3 0a01 	sub.w	sl, r3, r1
 8012dbc:	4592      	cmp	sl, r2
 8012dbe:	bfa8      	it	ge
 8012dc0:	4692      	movge	sl, r2
 8012dc2:	f1ba 0f00 	cmp.w	sl, #0
 8012dc6:	dc0e      	bgt.n	8012de6 <_printf_float+0x376>
 8012dc8:	f04f 0800 	mov.w	r8, #0
 8012dcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012dd0:	f104 091a 	add.w	r9, r4, #26
 8012dd4:	e019      	b.n	8012e0a <_printf_float+0x39a>
 8012dd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dda:	4631      	mov	r1, r6
 8012ddc:	4628      	mov	r0, r5
 8012dde:	47b8      	blx	r7
 8012de0:	3001      	adds	r0, #1
 8012de2:	d1e5      	bne.n	8012db0 <_printf_float+0x340>
 8012de4:	e6a1      	b.n	8012b2a <_printf_float+0xba>
 8012de6:	4653      	mov	r3, sl
 8012de8:	4642      	mov	r2, r8
 8012dea:	4631      	mov	r1, r6
 8012dec:	4628      	mov	r0, r5
 8012dee:	47b8      	blx	r7
 8012df0:	3001      	adds	r0, #1
 8012df2:	d1e9      	bne.n	8012dc8 <_printf_float+0x358>
 8012df4:	e699      	b.n	8012b2a <_printf_float+0xba>
 8012df6:	2301      	movs	r3, #1
 8012df8:	464a      	mov	r2, r9
 8012dfa:	4631      	mov	r1, r6
 8012dfc:	4628      	mov	r0, r5
 8012dfe:	47b8      	blx	r7
 8012e00:	3001      	adds	r0, #1
 8012e02:	f43f ae92 	beq.w	8012b2a <_printf_float+0xba>
 8012e06:	f108 0801 	add.w	r8, r8, #1
 8012e0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012e0e:	1a9b      	subs	r3, r3, r2
 8012e10:	eba3 030a 	sub.w	r3, r3, sl
 8012e14:	4543      	cmp	r3, r8
 8012e16:	dcee      	bgt.n	8012df6 <_printf_float+0x386>
 8012e18:	e74a      	b.n	8012cb0 <_printf_float+0x240>
 8012e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e1c:	2a01      	cmp	r2, #1
 8012e1e:	dc01      	bgt.n	8012e24 <_printf_float+0x3b4>
 8012e20:	07db      	lsls	r3, r3, #31
 8012e22:	d53a      	bpl.n	8012e9a <_printf_float+0x42a>
 8012e24:	2301      	movs	r3, #1
 8012e26:	4642      	mov	r2, r8
 8012e28:	4631      	mov	r1, r6
 8012e2a:	4628      	mov	r0, r5
 8012e2c:	47b8      	blx	r7
 8012e2e:	3001      	adds	r0, #1
 8012e30:	f43f ae7b 	beq.w	8012b2a <_printf_float+0xba>
 8012e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e38:	4631      	mov	r1, r6
 8012e3a:	4628      	mov	r0, r5
 8012e3c:	47b8      	blx	r7
 8012e3e:	3001      	adds	r0, #1
 8012e40:	f108 0801 	add.w	r8, r8, #1
 8012e44:	f43f ae71 	beq.w	8012b2a <_printf_float+0xba>
 8012e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e4a:	2200      	movs	r2, #0
 8012e4c:	f103 3aff 	add.w	sl, r3, #4294967295
 8012e50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012e54:	2300      	movs	r3, #0
 8012e56:	f7ed fe47 	bl	8000ae8 <__aeabi_dcmpeq>
 8012e5a:	b9c8      	cbnz	r0, 8012e90 <_printf_float+0x420>
 8012e5c:	4653      	mov	r3, sl
 8012e5e:	4642      	mov	r2, r8
 8012e60:	4631      	mov	r1, r6
 8012e62:	4628      	mov	r0, r5
 8012e64:	47b8      	blx	r7
 8012e66:	3001      	adds	r0, #1
 8012e68:	d10e      	bne.n	8012e88 <_printf_float+0x418>
 8012e6a:	e65e      	b.n	8012b2a <_printf_float+0xba>
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	4652      	mov	r2, sl
 8012e70:	4631      	mov	r1, r6
 8012e72:	4628      	mov	r0, r5
 8012e74:	47b8      	blx	r7
 8012e76:	3001      	adds	r0, #1
 8012e78:	f43f ae57 	beq.w	8012b2a <_printf_float+0xba>
 8012e7c:	f108 0801 	add.w	r8, r8, #1
 8012e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e82:	3b01      	subs	r3, #1
 8012e84:	4543      	cmp	r3, r8
 8012e86:	dcf1      	bgt.n	8012e6c <_printf_float+0x3fc>
 8012e88:	464b      	mov	r3, r9
 8012e8a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012e8e:	e6de      	b.n	8012c4e <_printf_float+0x1de>
 8012e90:	f04f 0800 	mov.w	r8, #0
 8012e94:	f104 0a1a 	add.w	sl, r4, #26
 8012e98:	e7f2      	b.n	8012e80 <_printf_float+0x410>
 8012e9a:	2301      	movs	r3, #1
 8012e9c:	e7df      	b.n	8012e5e <_printf_float+0x3ee>
 8012e9e:	2301      	movs	r3, #1
 8012ea0:	464a      	mov	r2, r9
 8012ea2:	4631      	mov	r1, r6
 8012ea4:	4628      	mov	r0, r5
 8012ea6:	47b8      	blx	r7
 8012ea8:	3001      	adds	r0, #1
 8012eaa:	f43f ae3e 	beq.w	8012b2a <_printf_float+0xba>
 8012eae:	f108 0801 	add.w	r8, r8, #1
 8012eb2:	68e3      	ldr	r3, [r4, #12]
 8012eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012eb6:	1a9b      	subs	r3, r3, r2
 8012eb8:	4543      	cmp	r3, r8
 8012eba:	dcf0      	bgt.n	8012e9e <_printf_float+0x42e>
 8012ebc:	e6fc      	b.n	8012cb8 <_printf_float+0x248>
 8012ebe:	f04f 0800 	mov.w	r8, #0
 8012ec2:	f104 0919 	add.w	r9, r4, #25
 8012ec6:	e7f4      	b.n	8012eb2 <_printf_float+0x442>
 8012ec8:	2900      	cmp	r1, #0
 8012eca:	f43f ae8b 	beq.w	8012be4 <_printf_float+0x174>
 8012ece:	2300      	movs	r3, #0
 8012ed0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012ed4:	ab09      	add	r3, sp, #36	; 0x24
 8012ed6:	9300      	str	r3, [sp, #0]
 8012ed8:	ec49 8b10 	vmov	d0, r8, r9
 8012edc:	6022      	str	r2, [r4, #0]
 8012ede:	f8cd a004 	str.w	sl, [sp, #4]
 8012ee2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012ee6:	4628      	mov	r0, r5
 8012ee8:	f7ff fd2e 	bl	8012948 <__cvt>
 8012eec:	4680      	mov	r8, r0
 8012eee:	e648      	b.n	8012b82 <_printf_float+0x112>

08012ef0 <_printf_common>:
 8012ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ef4:	4691      	mov	r9, r2
 8012ef6:	461f      	mov	r7, r3
 8012ef8:	688a      	ldr	r2, [r1, #8]
 8012efa:	690b      	ldr	r3, [r1, #16]
 8012efc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012f00:	4293      	cmp	r3, r2
 8012f02:	bfb8      	it	lt
 8012f04:	4613      	movlt	r3, r2
 8012f06:	f8c9 3000 	str.w	r3, [r9]
 8012f0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012f0e:	4606      	mov	r6, r0
 8012f10:	460c      	mov	r4, r1
 8012f12:	b112      	cbz	r2, 8012f1a <_printf_common+0x2a>
 8012f14:	3301      	adds	r3, #1
 8012f16:	f8c9 3000 	str.w	r3, [r9]
 8012f1a:	6823      	ldr	r3, [r4, #0]
 8012f1c:	0699      	lsls	r1, r3, #26
 8012f1e:	bf42      	ittt	mi
 8012f20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012f24:	3302      	addmi	r3, #2
 8012f26:	f8c9 3000 	strmi.w	r3, [r9]
 8012f2a:	6825      	ldr	r5, [r4, #0]
 8012f2c:	f015 0506 	ands.w	r5, r5, #6
 8012f30:	d107      	bne.n	8012f42 <_printf_common+0x52>
 8012f32:	f104 0a19 	add.w	sl, r4, #25
 8012f36:	68e3      	ldr	r3, [r4, #12]
 8012f38:	f8d9 2000 	ldr.w	r2, [r9]
 8012f3c:	1a9b      	subs	r3, r3, r2
 8012f3e:	42ab      	cmp	r3, r5
 8012f40:	dc28      	bgt.n	8012f94 <_printf_common+0xa4>
 8012f42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012f46:	6822      	ldr	r2, [r4, #0]
 8012f48:	3300      	adds	r3, #0
 8012f4a:	bf18      	it	ne
 8012f4c:	2301      	movne	r3, #1
 8012f4e:	0692      	lsls	r2, r2, #26
 8012f50:	d42d      	bmi.n	8012fae <_printf_common+0xbe>
 8012f52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012f56:	4639      	mov	r1, r7
 8012f58:	4630      	mov	r0, r6
 8012f5a:	47c0      	blx	r8
 8012f5c:	3001      	adds	r0, #1
 8012f5e:	d020      	beq.n	8012fa2 <_printf_common+0xb2>
 8012f60:	6823      	ldr	r3, [r4, #0]
 8012f62:	68e5      	ldr	r5, [r4, #12]
 8012f64:	f8d9 2000 	ldr.w	r2, [r9]
 8012f68:	f003 0306 	and.w	r3, r3, #6
 8012f6c:	2b04      	cmp	r3, #4
 8012f6e:	bf08      	it	eq
 8012f70:	1aad      	subeq	r5, r5, r2
 8012f72:	68a3      	ldr	r3, [r4, #8]
 8012f74:	6922      	ldr	r2, [r4, #16]
 8012f76:	bf0c      	ite	eq
 8012f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012f7c:	2500      	movne	r5, #0
 8012f7e:	4293      	cmp	r3, r2
 8012f80:	bfc4      	itt	gt
 8012f82:	1a9b      	subgt	r3, r3, r2
 8012f84:	18ed      	addgt	r5, r5, r3
 8012f86:	f04f 0900 	mov.w	r9, #0
 8012f8a:	341a      	adds	r4, #26
 8012f8c:	454d      	cmp	r5, r9
 8012f8e:	d11a      	bne.n	8012fc6 <_printf_common+0xd6>
 8012f90:	2000      	movs	r0, #0
 8012f92:	e008      	b.n	8012fa6 <_printf_common+0xb6>
 8012f94:	2301      	movs	r3, #1
 8012f96:	4652      	mov	r2, sl
 8012f98:	4639      	mov	r1, r7
 8012f9a:	4630      	mov	r0, r6
 8012f9c:	47c0      	blx	r8
 8012f9e:	3001      	adds	r0, #1
 8012fa0:	d103      	bne.n	8012faa <_printf_common+0xba>
 8012fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8012fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012faa:	3501      	adds	r5, #1
 8012fac:	e7c3      	b.n	8012f36 <_printf_common+0x46>
 8012fae:	18e1      	adds	r1, r4, r3
 8012fb0:	1c5a      	adds	r2, r3, #1
 8012fb2:	2030      	movs	r0, #48	; 0x30
 8012fb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012fb8:	4422      	add	r2, r4
 8012fba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012fbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012fc2:	3302      	adds	r3, #2
 8012fc4:	e7c5      	b.n	8012f52 <_printf_common+0x62>
 8012fc6:	2301      	movs	r3, #1
 8012fc8:	4622      	mov	r2, r4
 8012fca:	4639      	mov	r1, r7
 8012fcc:	4630      	mov	r0, r6
 8012fce:	47c0      	blx	r8
 8012fd0:	3001      	adds	r0, #1
 8012fd2:	d0e6      	beq.n	8012fa2 <_printf_common+0xb2>
 8012fd4:	f109 0901 	add.w	r9, r9, #1
 8012fd8:	e7d8      	b.n	8012f8c <_printf_common+0x9c>
	...

08012fdc <_printf_i>:
 8012fdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012fe0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012fe4:	460c      	mov	r4, r1
 8012fe6:	7e09      	ldrb	r1, [r1, #24]
 8012fe8:	b085      	sub	sp, #20
 8012fea:	296e      	cmp	r1, #110	; 0x6e
 8012fec:	4617      	mov	r7, r2
 8012fee:	4606      	mov	r6, r0
 8012ff0:	4698      	mov	r8, r3
 8012ff2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012ff4:	f000 80b3 	beq.w	801315e <_printf_i+0x182>
 8012ff8:	d822      	bhi.n	8013040 <_printf_i+0x64>
 8012ffa:	2963      	cmp	r1, #99	; 0x63
 8012ffc:	d036      	beq.n	801306c <_printf_i+0x90>
 8012ffe:	d80a      	bhi.n	8013016 <_printf_i+0x3a>
 8013000:	2900      	cmp	r1, #0
 8013002:	f000 80b9 	beq.w	8013178 <_printf_i+0x19c>
 8013006:	2958      	cmp	r1, #88	; 0x58
 8013008:	f000 8083 	beq.w	8013112 <_printf_i+0x136>
 801300c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013010:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013014:	e032      	b.n	801307c <_printf_i+0xa0>
 8013016:	2964      	cmp	r1, #100	; 0x64
 8013018:	d001      	beq.n	801301e <_printf_i+0x42>
 801301a:	2969      	cmp	r1, #105	; 0x69
 801301c:	d1f6      	bne.n	801300c <_printf_i+0x30>
 801301e:	6820      	ldr	r0, [r4, #0]
 8013020:	6813      	ldr	r3, [r2, #0]
 8013022:	0605      	lsls	r5, r0, #24
 8013024:	f103 0104 	add.w	r1, r3, #4
 8013028:	d52a      	bpl.n	8013080 <_printf_i+0xa4>
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	6011      	str	r1, [r2, #0]
 801302e:	2b00      	cmp	r3, #0
 8013030:	da03      	bge.n	801303a <_printf_i+0x5e>
 8013032:	222d      	movs	r2, #45	; 0x2d
 8013034:	425b      	negs	r3, r3
 8013036:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801303a:	486f      	ldr	r0, [pc, #444]	; (80131f8 <_printf_i+0x21c>)
 801303c:	220a      	movs	r2, #10
 801303e:	e039      	b.n	80130b4 <_printf_i+0xd8>
 8013040:	2973      	cmp	r1, #115	; 0x73
 8013042:	f000 809d 	beq.w	8013180 <_printf_i+0x1a4>
 8013046:	d808      	bhi.n	801305a <_printf_i+0x7e>
 8013048:	296f      	cmp	r1, #111	; 0x6f
 801304a:	d020      	beq.n	801308e <_printf_i+0xb2>
 801304c:	2970      	cmp	r1, #112	; 0x70
 801304e:	d1dd      	bne.n	801300c <_printf_i+0x30>
 8013050:	6823      	ldr	r3, [r4, #0]
 8013052:	f043 0320 	orr.w	r3, r3, #32
 8013056:	6023      	str	r3, [r4, #0]
 8013058:	e003      	b.n	8013062 <_printf_i+0x86>
 801305a:	2975      	cmp	r1, #117	; 0x75
 801305c:	d017      	beq.n	801308e <_printf_i+0xb2>
 801305e:	2978      	cmp	r1, #120	; 0x78
 8013060:	d1d4      	bne.n	801300c <_printf_i+0x30>
 8013062:	2378      	movs	r3, #120	; 0x78
 8013064:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013068:	4864      	ldr	r0, [pc, #400]	; (80131fc <_printf_i+0x220>)
 801306a:	e055      	b.n	8013118 <_printf_i+0x13c>
 801306c:	6813      	ldr	r3, [r2, #0]
 801306e:	1d19      	adds	r1, r3, #4
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	6011      	str	r1, [r2, #0]
 8013074:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801307c:	2301      	movs	r3, #1
 801307e:	e08c      	b.n	801319a <_printf_i+0x1be>
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	6011      	str	r1, [r2, #0]
 8013084:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013088:	bf18      	it	ne
 801308a:	b21b      	sxthne	r3, r3
 801308c:	e7cf      	b.n	801302e <_printf_i+0x52>
 801308e:	6813      	ldr	r3, [r2, #0]
 8013090:	6825      	ldr	r5, [r4, #0]
 8013092:	1d18      	adds	r0, r3, #4
 8013094:	6010      	str	r0, [r2, #0]
 8013096:	0628      	lsls	r0, r5, #24
 8013098:	d501      	bpl.n	801309e <_printf_i+0xc2>
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	e002      	b.n	80130a4 <_printf_i+0xc8>
 801309e:	0668      	lsls	r0, r5, #25
 80130a0:	d5fb      	bpl.n	801309a <_printf_i+0xbe>
 80130a2:	881b      	ldrh	r3, [r3, #0]
 80130a4:	4854      	ldr	r0, [pc, #336]	; (80131f8 <_printf_i+0x21c>)
 80130a6:	296f      	cmp	r1, #111	; 0x6f
 80130a8:	bf14      	ite	ne
 80130aa:	220a      	movne	r2, #10
 80130ac:	2208      	moveq	r2, #8
 80130ae:	2100      	movs	r1, #0
 80130b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80130b4:	6865      	ldr	r5, [r4, #4]
 80130b6:	60a5      	str	r5, [r4, #8]
 80130b8:	2d00      	cmp	r5, #0
 80130ba:	f2c0 8095 	blt.w	80131e8 <_printf_i+0x20c>
 80130be:	6821      	ldr	r1, [r4, #0]
 80130c0:	f021 0104 	bic.w	r1, r1, #4
 80130c4:	6021      	str	r1, [r4, #0]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d13d      	bne.n	8013146 <_printf_i+0x16a>
 80130ca:	2d00      	cmp	r5, #0
 80130cc:	f040 808e 	bne.w	80131ec <_printf_i+0x210>
 80130d0:	4665      	mov	r5, ip
 80130d2:	2a08      	cmp	r2, #8
 80130d4:	d10b      	bne.n	80130ee <_printf_i+0x112>
 80130d6:	6823      	ldr	r3, [r4, #0]
 80130d8:	07db      	lsls	r3, r3, #31
 80130da:	d508      	bpl.n	80130ee <_printf_i+0x112>
 80130dc:	6923      	ldr	r3, [r4, #16]
 80130de:	6862      	ldr	r2, [r4, #4]
 80130e0:	429a      	cmp	r2, r3
 80130e2:	bfde      	ittt	le
 80130e4:	2330      	movle	r3, #48	; 0x30
 80130e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80130ea:	f105 35ff 	addle.w	r5, r5, #4294967295
 80130ee:	ebac 0305 	sub.w	r3, ip, r5
 80130f2:	6123      	str	r3, [r4, #16]
 80130f4:	f8cd 8000 	str.w	r8, [sp]
 80130f8:	463b      	mov	r3, r7
 80130fa:	aa03      	add	r2, sp, #12
 80130fc:	4621      	mov	r1, r4
 80130fe:	4630      	mov	r0, r6
 8013100:	f7ff fef6 	bl	8012ef0 <_printf_common>
 8013104:	3001      	adds	r0, #1
 8013106:	d14d      	bne.n	80131a4 <_printf_i+0x1c8>
 8013108:	f04f 30ff 	mov.w	r0, #4294967295
 801310c:	b005      	add	sp, #20
 801310e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013112:	4839      	ldr	r0, [pc, #228]	; (80131f8 <_printf_i+0x21c>)
 8013114:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013118:	6813      	ldr	r3, [r2, #0]
 801311a:	6821      	ldr	r1, [r4, #0]
 801311c:	1d1d      	adds	r5, r3, #4
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	6015      	str	r5, [r2, #0]
 8013122:	060a      	lsls	r2, r1, #24
 8013124:	d50b      	bpl.n	801313e <_printf_i+0x162>
 8013126:	07ca      	lsls	r2, r1, #31
 8013128:	bf44      	itt	mi
 801312a:	f041 0120 	orrmi.w	r1, r1, #32
 801312e:	6021      	strmi	r1, [r4, #0]
 8013130:	b91b      	cbnz	r3, 801313a <_printf_i+0x15e>
 8013132:	6822      	ldr	r2, [r4, #0]
 8013134:	f022 0220 	bic.w	r2, r2, #32
 8013138:	6022      	str	r2, [r4, #0]
 801313a:	2210      	movs	r2, #16
 801313c:	e7b7      	b.n	80130ae <_printf_i+0xd2>
 801313e:	064d      	lsls	r5, r1, #25
 8013140:	bf48      	it	mi
 8013142:	b29b      	uxthmi	r3, r3
 8013144:	e7ef      	b.n	8013126 <_printf_i+0x14a>
 8013146:	4665      	mov	r5, ip
 8013148:	fbb3 f1f2 	udiv	r1, r3, r2
 801314c:	fb02 3311 	mls	r3, r2, r1, r3
 8013150:	5cc3      	ldrb	r3, [r0, r3]
 8013152:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013156:	460b      	mov	r3, r1
 8013158:	2900      	cmp	r1, #0
 801315a:	d1f5      	bne.n	8013148 <_printf_i+0x16c>
 801315c:	e7b9      	b.n	80130d2 <_printf_i+0xf6>
 801315e:	6813      	ldr	r3, [r2, #0]
 8013160:	6825      	ldr	r5, [r4, #0]
 8013162:	6961      	ldr	r1, [r4, #20]
 8013164:	1d18      	adds	r0, r3, #4
 8013166:	6010      	str	r0, [r2, #0]
 8013168:	0628      	lsls	r0, r5, #24
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	d501      	bpl.n	8013172 <_printf_i+0x196>
 801316e:	6019      	str	r1, [r3, #0]
 8013170:	e002      	b.n	8013178 <_printf_i+0x19c>
 8013172:	066a      	lsls	r2, r5, #25
 8013174:	d5fb      	bpl.n	801316e <_printf_i+0x192>
 8013176:	8019      	strh	r1, [r3, #0]
 8013178:	2300      	movs	r3, #0
 801317a:	6123      	str	r3, [r4, #16]
 801317c:	4665      	mov	r5, ip
 801317e:	e7b9      	b.n	80130f4 <_printf_i+0x118>
 8013180:	6813      	ldr	r3, [r2, #0]
 8013182:	1d19      	adds	r1, r3, #4
 8013184:	6011      	str	r1, [r2, #0]
 8013186:	681d      	ldr	r5, [r3, #0]
 8013188:	6862      	ldr	r2, [r4, #4]
 801318a:	2100      	movs	r1, #0
 801318c:	4628      	mov	r0, r5
 801318e:	f7ed f837 	bl	8000200 <memchr>
 8013192:	b108      	cbz	r0, 8013198 <_printf_i+0x1bc>
 8013194:	1b40      	subs	r0, r0, r5
 8013196:	6060      	str	r0, [r4, #4]
 8013198:	6863      	ldr	r3, [r4, #4]
 801319a:	6123      	str	r3, [r4, #16]
 801319c:	2300      	movs	r3, #0
 801319e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80131a2:	e7a7      	b.n	80130f4 <_printf_i+0x118>
 80131a4:	6923      	ldr	r3, [r4, #16]
 80131a6:	462a      	mov	r2, r5
 80131a8:	4639      	mov	r1, r7
 80131aa:	4630      	mov	r0, r6
 80131ac:	47c0      	blx	r8
 80131ae:	3001      	adds	r0, #1
 80131b0:	d0aa      	beq.n	8013108 <_printf_i+0x12c>
 80131b2:	6823      	ldr	r3, [r4, #0]
 80131b4:	079b      	lsls	r3, r3, #30
 80131b6:	d413      	bmi.n	80131e0 <_printf_i+0x204>
 80131b8:	68e0      	ldr	r0, [r4, #12]
 80131ba:	9b03      	ldr	r3, [sp, #12]
 80131bc:	4298      	cmp	r0, r3
 80131be:	bfb8      	it	lt
 80131c0:	4618      	movlt	r0, r3
 80131c2:	e7a3      	b.n	801310c <_printf_i+0x130>
 80131c4:	2301      	movs	r3, #1
 80131c6:	464a      	mov	r2, r9
 80131c8:	4639      	mov	r1, r7
 80131ca:	4630      	mov	r0, r6
 80131cc:	47c0      	blx	r8
 80131ce:	3001      	adds	r0, #1
 80131d0:	d09a      	beq.n	8013108 <_printf_i+0x12c>
 80131d2:	3501      	adds	r5, #1
 80131d4:	68e3      	ldr	r3, [r4, #12]
 80131d6:	9a03      	ldr	r2, [sp, #12]
 80131d8:	1a9b      	subs	r3, r3, r2
 80131da:	42ab      	cmp	r3, r5
 80131dc:	dcf2      	bgt.n	80131c4 <_printf_i+0x1e8>
 80131de:	e7eb      	b.n	80131b8 <_printf_i+0x1dc>
 80131e0:	2500      	movs	r5, #0
 80131e2:	f104 0919 	add.w	r9, r4, #25
 80131e6:	e7f5      	b.n	80131d4 <_printf_i+0x1f8>
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d1ac      	bne.n	8013146 <_printf_i+0x16a>
 80131ec:	7803      	ldrb	r3, [r0, #0]
 80131ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80131f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80131f6:	e76c      	b.n	80130d2 <_printf_i+0xf6>
 80131f8:	08018984 	.word	0x08018984
 80131fc:	08018995 	.word	0x08018995

08013200 <_scanf_float>:
 8013200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013204:	469a      	mov	sl, r3
 8013206:	688b      	ldr	r3, [r1, #8]
 8013208:	4616      	mov	r6, r2
 801320a:	1e5a      	subs	r2, r3, #1
 801320c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013210:	b087      	sub	sp, #28
 8013212:	bf83      	ittte	hi
 8013214:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013218:	189b      	addhi	r3, r3, r2
 801321a:	9301      	strhi	r3, [sp, #4]
 801321c:	2300      	movls	r3, #0
 801321e:	bf86      	itte	hi
 8013220:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013224:	608b      	strhi	r3, [r1, #8]
 8013226:	9301      	strls	r3, [sp, #4]
 8013228:	680b      	ldr	r3, [r1, #0]
 801322a:	4688      	mov	r8, r1
 801322c:	f04f 0b00 	mov.w	fp, #0
 8013230:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013234:	f848 3b1c 	str.w	r3, [r8], #28
 8013238:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801323c:	4607      	mov	r7, r0
 801323e:	460c      	mov	r4, r1
 8013240:	4645      	mov	r5, r8
 8013242:	465a      	mov	r2, fp
 8013244:	46d9      	mov	r9, fp
 8013246:	f8cd b008 	str.w	fp, [sp, #8]
 801324a:	68a1      	ldr	r1, [r4, #8]
 801324c:	b181      	cbz	r1, 8013270 <_scanf_float+0x70>
 801324e:	6833      	ldr	r3, [r6, #0]
 8013250:	781b      	ldrb	r3, [r3, #0]
 8013252:	2b49      	cmp	r3, #73	; 0x49
 8013254:	d071      	beq.n	801333a <_scanf_float+0x13a>
 8013256:	d84d      	bhi.n	80132f4 <_scanf_float+0xf4>
 8013258:	2b39      	cmp	r3, #57	; 0x39
 801325a:	d840      	bhi.n	80132de <_scanf_float+0xde>
 801325c:	2b31      	cmp	r3, #49	; 0x31
 801325e:	f080 8088 	bcs.w	8013372 <_scanf_float+0x172>
 8013262:	2b2d      	cmp	r3, #45	; 0x2d
 8013264:	f000 8090 	beq.w	8013388 <_scanf_float+0x188>
 8013268:	d815      	bhi.n	8013296 <_scanf_float+0x96>
 801326a:	2b2b      	cmp	r3, #43	; 0x2b
 801326c:	f000 808c 	beq.w	8013388 <_scanf_float+0x188>
 8013270:	f1b9 0f00 	cmp.w	r9, #0
 8013274:	d003      	beq.n	801327e <_scanf_float+0x7e>
 8013276:	6823      	ldr	r3, [r4, #0]
 8013278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801327c:	6023      	str	r3, [r4, #0]
 801327e:	3a01      	subs	r2, #1
 8013280:	2a01      	cmp	r2, #1
 8013282:	f200 80ea 	bhi.w	801345a <_scanf_float+0x25a>
 8013286:	4545      	cmp	r5, r8
 8013288:	f200 80dc 	bhi.w	8013444 <_scanf_float+0x244>
 801328c:	2601      	movs	r6, #1
 801328e:	4630      	mov	r0, r6
 8013290:	b007      	add	sp, #28
 8013292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013296:	2b2e      	cmp	r3, #46	; 0x2e
 8013298:	f000 809f 	beq.w	80133da <_scanf_float+0x1da>
 801329c:	2b30      	cmp	r3, #48	; 0x30
 801329e:	d1e7      	bne.n	8013270 <_scanf_float+0x70>
 80132a0:	6820      	ldr	r0, [r4, #0]
 80132a2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80132a6:	d064      	beq.n	8013372 <_scanf_float+0x172>
 80132a8:	9b01      	ldr	r3, [sp, #4]
 80132aa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80132ae:	6020      	str	r0, [r4, #0]
 80132b0:	f109 0901 	add.w	r9, r9, #1
 80132b4:	b11b      	cbz	r3, 80132be <_scanf_float+0xbe>
 80132b6:	3b01      	subs	r3, #1
 80132b8:	3101      	adds	r1, #1
 80132ba:	9301      	str	r3, [sp, #4]
 80132bc:	60a1      	str	r1, [r4, #8]
 80132be:	68a3      	ldr	r3, [r4, #8]
 80132c0:	3b01      	subs	r3, #1
 80132c2:	60a3      	str	r3, [r4, #8]
 80132c4:	6923      	ldr	r3, [r4, #16]
 80132c6:	3301      	adds	r3, #1
 80132c8:	6123      	str	r3, [r4, #16]
 80132ca:	6873      	ldr	r3, [r6, #4]
 80132cc:	3b01      	subs	r3, #1
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	6073      	str	r3, [r6, #4]
 80132d2:	f340 80ac 	ble.w	801342e <_scanf_float+0x22e>
 80132d6:	6833      	ldr	r3, [r6, #0]
 80132d8:	3301      	adds	r3, #1
 80132da:	6033      	str	r3, [r6, #0]
 80132dc:	e7b5      	b.n	801324a <_scanf_float+0x4a>
 80132de:	2b45      	cmp	r3, #69	; 0x45
 80132e0:	f000 8085 	beq.w	80133ee <_scanf_float+0x1ee>
 80132e4:	2b46      	cmp	r3, #70	; 0x46
 80132e6:	d06a      	beq.n	80133be <_scanf_float+0x1be>
 80132e8:	2b41      	cmp	r3, #65	; 0x41
 80132ea:	d1c1      	bne.n	8013270 <_scanf_float+0x70>
 80132ec:	2a01      	cmp	r2, #1
 80132ee:	d1bf      	bne.n	8013270 <_scanf_float+0x70>
 80132f0:	2202      	movs	r2, #2
 80132f2:	e046      	b.n	8013382 <_scanf_float+0x182>
 80132f4:	2b65      	cmp	r3, #101	; 0x65
 80132f6:	d07a      	beq.n	80133ee <_scanf_float+0x1ee>
 80132f8:	d818      	bhi.n	801332c <_scanf_float+0x12c>
 80132fa:	2b54      	cmp	r3, #84	; 0x54
 80132fc:	d066      	beq.n	80133cc <_scanf_float+0x1cc>
 80132fe:	d811      	bhi.n	8013324 <_scanf_float+0x124>
 8013300:	2b4e      	cmp	r3, #78	; 0x4e
 8013302:	d1b5      	bne.n	8013270 <_scanf_float+0x70>
 8013304:	2a00      	cmp	r2, #0
 8013306:	d146      	bne.n	8013396 <_scanf_float+0x196>
 8013308:	f1b9 0f00 	cmp.w	r9, #0
 801330c:	d145      	bne.n	801339a <_scanf_float+0x19a>
 801330e:	6821      	ldr	r1, [r4, #0]
 8013310:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013314:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013318:	d13f      	bne.n	801339a <_scanf_float+0x19a>
 801331a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801331e:	6021      	str	r1, [r4, #0]
 8013320:	2201      	movs	r2, #1
 8013322:	e02e      	b.n	8013382 <_scanf_float+0x182>
 8013324:	2b59      	cmp	r3, #89	; 0x59
 8013326:	d01e      	beq.n	8013366 <_scanf_float+0x166>
 8013328:	2b61      	cmp	r3, #97	; 0x61
 801332a:	e7de      	b.n	80132ea <_scanf_float+0xea>
 801332c:	2b6e      	cmp	r3, #110	; 0x6e
 801332e:	d0e9      	beq.n	8013304 <_scanf_float+0x104>
 8013330:	d815      	bhi.n	801335e <_scanf_float+0x15e>
 8013332:	2b66      	cmp	r3, #102	; 0x66
 8013334:	d043      	beq.n	80133be <_scanf_float+0x1be>
 8013336:	2b69      	cmp	r3, #105	; 0x69
 8013338:	d19a      	bne.n	8013270 <_scanf_float+0x70>
 801333a:	f1bb 0f00 	cmp.w	fp, #0
 801333e:	d138      	bne.n	80133b2 <_scanf_float+0x1b2>
 8013340:	f1b9 0f00 	cmp.w	r9, #0
 8013344:	d197      	bne.n	8013276 <_scanf_float+0x76>
 8013346:	6821      	ldr	r1, [r4, #0]
 8013348:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801334c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013350:	d195      	bne.n	801327e <_scanf_float+0x7e>
 8013352:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013356:	6021      	str	r1, [r4, #0]
 8013358:	f04f 0b01 	mov.w	fp, #1
 801335c:	e011      	b.n	8013382 <_scanf_float+0x182>
 801335e:	2b74      	cmp	r3, #116	; 0x74
 8013360:	d034      	beq.n	80133cc <_scanf_float+0x1cc>
 8013362:	2b79      	cmp	r3, #121	; 0x79
 8013364:	d184      	bne.n	8013270 <_scanf_float+0x70>
 8013366:	f1bb 0f07 	cmp.w	fp, #7
 801336a:	d181      	bne.n	8013270 <_scanf_float+0x70>
 801336c:	f04f 0b08 	mov.w	fp, #8
 8013370:	e007      	b.n	8013382 <_scanf_float+0x182>
 8013372:	eb12 0f0b 	cmn.w	r2, fp
 8013376:	f47f af7b 	bne.w	8013270 <_scanf_float+0x70>
 801337a:	6821      	ldr	r1, [r4, #0]
 801337c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013380:	6021      	str	r1, [r4, #0]
 8013382:	702b      	strb	r3, [r5, #0]
 8013384:	3501      	adds	r5, #1
 8013386:	e79a      	b.n	80132be <_scanf_float+0xbe>
 8013388:	6821      	ldr	r1, [r4, #0]
 801338a:	0608      	lsls	r0, r1, #24
 801338c:	f57f af70 	bpl.w	8013270 <_scanf_float+0x70>
 8013390:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013394:	e7f4      	b.n	8013380 <_scanf_float+0x180>
 8013396:	2a02      	cmp	r2, #2
 8013398:	d047      	beq.n	801342a <_scanf_float+0x22a>
 801339a:	f1bb 0f01 	cmp.w	fp, #1
 801339e:	d003      	beq.n	80133a8 <_scanf_float+0x1a8>
 80133a0:	f1bb 0f04 	cmp.w	fp, #4
 80133a4:	f47f af64 	bne.w	8013270 <_scanf_float+0x70>
 80133a8:	f10b 0b01 	add.w	fp, fp, #1
 80133ac:	fa5f fb8b 	uxtb.w	fp, fp
 80133b0:	e7e7      	b.n	8013382 <_scanf_float+0x182>
 80133b2:	f1bb 0f03 	cmp.w	fp, #3
 80133b6:	d0f7      	beq.n	80133a8 <_scanf_float+0x1a8>
 80133b8:	f1bb 0f05 	cmp.w	fp, #5
 80133bc:	e7f2      	b.n	80133a4 <_scanf_float+0x1a4>
 80133be:	f1bb 0f02 	cmp.w	fp, #2
 80133c2:	f47f af55 	bne.w	8013270 <_scanf_float+0x70>
 80133c6:	f04f 0b03 	mov.w	fp, #3
 80133ca:	e7da      	b.n	8013382 <_scanf_float+0x182>
 80133cc:	f1bb 0f06 	cmp.w	fp, #6
 80133d0:	f47f af4e 	bne.w	8013270 <_scanf_float+0x70>
 80133d4:	f04f 0b07 	mov.w	fp, #7
 80133d8:	e7d3      	b.n	8013382 <_scanf_float+0x182>
 80133da:	6821      	ldr	r1, [r4, #0]
 80133dc:	0588      	lsls	r0, r1, #22
 80133de:	f57f af47 	bpl.w	8013270 <_scanf_float+0x70>
 80133e2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80133e6:	6021      	str	r1, [r4, #0]
 80133e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80133ec:	e7c9      	b.n	8013382 <_scanf_float+0x182>
 80133ee:	6821      	ldr	r1, [r4, #0]
 80133f0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80133f4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80133f8:	d006      	beq.n	8013408 <_scanf_float+0x208>
 80133fa:	0548      	lsls	r0, r1, #21
 80133fc:	f57f af38 	bpl.w	8013270 <_scanf_float+0x70>
 8013400:	f1b9 0f00 	cmp.w	r9, #0
 8013404:	f43f af3b 	beq.w	801327e <_scanf_float+0x7e>
 8013408:	0588      	lsls	r0, r1, #22
 801340a:	bf58      	it	pl
 801340c:	9802      	ldrpl	r0, [sp, #8]
 801340e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013412:	bf58      	it	pl
 8013414:	eba9 0000 	subpl.w	r0, r9, r0
 8013418:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801341c:	bf58      	it	pl
 801341e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013422:	6021      	str	r1, [r4, #0]
 8013424:	f04f 0900 	mov.w	r9, #0
 8013428:	e7ab      	b.n	8013382 <_scanf_float+0x182>
 801342a:	2203      	movs	r2, #3
 801342c:	e7a9      	b.n	8013382 <_scanf_float+0x182>
 801342e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013432:	9205      	str	r2, [sp, #20]
 8013434:	4631      	mov	r1, r6
 8013436:	4638      	mov	r0, r7
 8013438:	4798      	blx	r3
 801343a:	9a05      	ldr	r2, [sp, #20]
 801343c:	2800      	cmp	r0, #0
 801343e:	f43f af04 	beq.w	801324a <_scanf_float+0x4a>
 8013442:	e715      	b.n	8013270 <_scanf_float+0x70>
 8013444:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013448:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801344c:	4632      	mov	r2, r6
 801344e:	4638      	mov	r0, r7
 8013450:	4798      	blx	r3
 8013452:	6923      	ldr	r3, [r4, #16]
 8013454:	3b01      	subs	r3, #1
 8013456:	6123      	str	r3, [r4, #16]
 8013458:	e715      	b.n	8013286 <_scanf_float+0x86>
 801345a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801345e:	2b06      	cmp	r3, #6
 8013460:	d80a      	bhi.n	8013478 <_scanf_float+0x278>
 8013462:	f1bb 0f02 	cmp.w	fp, #2
 8013466:	d968      	bls.n	801353a <_scanf_float+0x33a>
 8013468:	f1ab 0b03 	sub.w	fp, fp, #3
 801346c:	fa5f fb8b 	uxtb.w	fp, fp
 8013470:	eba5 0b0b 	sub.w	fp, r5, fp
 8013474:	455d      	cmp	r5, fp
 8013476:	d14b      	bne.n	8013510 <_scanf_float+0x310>
 8013478:	6823      	ldr	r3, [r4, #0]
 801347a:	05da      	lsls	r2, r3, #23
 801347c:	d51f      	bpl.n	80134be <_scanf_float+0x2be>
 801347e:	055b      	lsls	r3, r3, #21
 8013480:	d468      	bmi.n	8013554 <_scanf_float+0x354>
 8013482:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013486:	6923      	ldr	r3, [r4, #16]
 8013488:	2965      	cmp	r1, #101	; 0x65
 801348a:	f103 33ff 	add.w	r3, r3, #4294967295
 801348e:	f105 3bff 	add.w	fp, r5, #4294967295
 8013492:	6123      	str	r3, [r4, #16]
 8013494:	d00d      	beq.n	80134b2 <_scanf_float+0x2b2>
 8013496:	2945      	cmp	r1, #69	; 0x45
 8013498:	d00b      	beq.n	80134b2 <_scanf_float+0x2b2>
 801349a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801349e:	4632      	mov	r2, r6
 80134a0:	4638      	mov	r0, r7
 80134a2:	4798      	blx	r3
 80134a4:	6923      	ldr	r3, [r4, #16]
 80134a6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80134aa:	3b01      	subs	r3, #1
 80134ac:	f1a5 0b02 	sub.w	fp, r5, #2
 80134b0:	6123      	str	r3, [r4, #16]
 80134b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80134b6:	4632      	mov	r2, r6
 80134b8:	4638      	mov	r0, r7
 80134ba:	4798      	blx	r3
 80134bc:	465d      	mov	r5, fp
 80134be:	6826      	ldr	r6, [r4, #0]
 80134c0:	f016 0610 	ands.w	r6, r6, #16
 80134c4:	d17a      	bne.n	80135bc <_scanf_float+0x3bc>
 80134c6:	702e      	strb	r6, [r5, #0]
 80134c8:	6823      	ldr	r3, [r4, #0]
 80134ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80134ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80134d2:	d142      	bne.n	801355a <_scanf_float+0x35a>
 80134d4:	9b02      	ldr	r3, [sp, #8]
 80134d6:	eba9 0303 	sub.w	r3, r9, r3
 80134da:	425a      	negs	r2, r3
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d149      	bne.n	8013574 <_scanf_float+0x374>
 80134e0:	2200      	movs	r2, #0
 80134e2:	4641      	mov	r1, r8
 80134e4:	4638      	mov	r0, r7
 80134e6:	f000 ff23 	bl	8014330 <_strtod_r>
 80134ea:	6825      	ldr	r5, [r4, #0]
 80134ec:	f8da 3000 	ldr.w	r3, [sl]
 80134f0:	f015 0f02 	tst.w	r5, #2
 80134f4:	f103 0204 	add.w	r2, r3, #4
 80134f8:	ec59 8b10 	vmov	r8, r9, d0
 80134fc:	f8ca 2000 	str.w	r2, [sl]
 8013500:	d043      	beq.n	801358a <_scanf_float+0x38a>
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	e9c3 8900 	strd	r8, r9, [r3]
 8013508:	68e3      	ldr	r3, [r4, #12]
 801350a:	3301      	adds	r3, #1
 801350c:	60e3      	str	r3, [r4, #12]
 801350e:	e6be      	b.n	801328e <_scanf_float+0x8e>
 8013510:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013514:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013518:	4632      	mov	r2, r6
 801351a:	4638      	mov	r0, r7
 801351c:	4798      	blx	r3
 801351e:	6923      	ldr	r3, [r4, #16]
 8013520:	3b01      	subs	r3, #1
 8013522:	6123      	str	r3, [r4, #16]
 8013524:	e7a6      	b.n	8013474 <_scanf_float+0x274>
 8013526:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801352a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801352e:	4632      	mov	r2, r6
 8013530:	4638      	mov	r0, r7
 8013532:	4798      	blx	r3
 8013534:	6923      	ldr	r3, [r4, #16]
 8013536:	3b01      	subs	r3, #1
 8013538:	6123      	str	r3, [r4, #16]
 801353a:	4545      	cmp	r5, r8
 801353c:	d8f3      	bhi.n	8013526 <_scanf_float+0x326>
 801353e:	e6a5      	b.n	801328c <_scanf_float+0x8c>
 8013540:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013544:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013548:	4632      	mov	r2, r6
 801354a:	4638      	mov	r0, r7
 801354c:	4798      	blx	r3
 801354e:	6923      	ldr	r3, [r4, #16]
 8013550:	3b01      	subs	r3, #1
 8013552:	6123      	str	r3, [r4, #16]
 8013554:	4545      	cmp	r5, r8
 8013556:	d8f3      	bhi.n	8013540 <_scanf_float+0x340>
 8013558:	e698      	b.n	801328c <_scanf_float+0x8c>
 801355a:	9b03      	ldr	r3, [sp, #12]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d0bf      	beq.n	80134e0 <_scanf_float+0x2e0>
 8013560:	9904      	ldr	r1, [sp, #16]
 8013562:	230a      	movs	r3, #10
 8013564:	4632      	mov	r2, r6
 8013566:	3101      	adds	r1, #1
 8013568:	4638      	mov	r0, r7
 801356a:	f000 ff6d 	bl	8014448 <_strtol_r>
 801356e:	9b03      	ldr	r3, [sp, #12]
 8013570:	9d04      	ldr	r5, [sp, #16]
 8013572:	1ac2      	subs	r2, r0, r3
 8013574:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013578:	429d      	cmp	r5, r3
 801357a:	bf28      	it	cs
 801357c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013580:	490f      	ldr	r1, [pc, #60]	; (80135c0 <_scanf_float+0x3c0>)
 8013582:	4628      	mov	r0, r5
 8013584:	f000 f868 	bl	8013658 <siprintf>
 8013588:	e7aa      	b.n	80134e0 <_scanf_float+0x2e0>
 801358a:	f015 0504 	ands.w	r5, r5, #4
 801358e:	d1b8      	bne.n	8013502 <_scanf_float+0x302>
 8013590:	681f      	ldr	r7, [r3, #0]
 8013592:	ee10 2a10 	vmov	r2, s0
 8013596:	464b      	mov	r3, r9
 8013598:	ee10 0a10 	vmov	r0, s0
 801359c:	4649      	mov	r1, r9
 801359e:	f7ed fad5 	bl	8000b4c <__aeabi_dcmpun>
 80135a2:	b128      	cbz	r0, 80135b0 <_scanf_float+0x3b0>
 80135a4:	4628      	mov	r0, r5
 80135a6:	f000 f81d 	bl	80135e4 <nanf>
 80135aa:	ed87 0a00 	vstr	s0, [r7]
 80135ae:	e7ab      	b.n	8013508 <_scanf_float+0x308>
 80135b0:	4640      	mov	r0, r8
 80135b2:	4649      	mov	r1, r9
 80135b4:	f7ed fb28 	bl	8000c08 <__aeabi_d2f>
 80135b8:	6038      	str	r0, [r7, #0]
 80135ba:	e7a5      	b.n	8013508 <_scanf_float+0x308>
 80135bc:	2600      	movs	r6, #0
 80135be:	e666      	b.n	801328e <_scanf_float+0x8e>
 80135c0:	080189a6 	.word	0x080189a6

080135c4 <_sbrk_r>:
 80135c4:	b538      	push	{r3, r4, r5, lr}
 80135c6:	4c06      	ldr	r4, [pc, #24]	; (80135e0 <_sbrk_r+0x1c>)
 80135c8:	2300      	movs	r3, #0
 80135ca:	4605      	mov	r5, r0
 80135cc:	4608      	mov	r0, r1
 80135ce:	6023      	str	r3, [r4, #0]
 80135d0:	f7f4 fa8e 	bl	8007af0 <_sbrk>
 80135d4:	1c43      	adds	r3, r0, #1
 80135d6:	d102      	bne.n	80135de <_sbrk_r+0x1a>
 80135d8:	6823      	ldr	r3, [r4, #0]
 80135da:	b103      	cbz	r3, 80135de <_sbrk_r+0x1a>
 80135dc:	602b      	str	r3, [r5, #0]
 80135de:	bd38      	pop	{r3, r4, r5, pc}
 80135e0:	20006b90 	.word	0x20006b90

080135e4 <nanf>:
 80135e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80135ec <nanf+0x8>
 80135e8:	4770      	bx	lr
 80135ea:	bf00      	nop
 80135ec:	7fc00000 	.word	0x7fc00000

080135f0 <sniprintf>:
 80135f0:	b40c      	push	{r2, r3}
 80135f2:	b530      	push	{r4, r5, lr}
 80135f4:	4b17      	ldr	r3, [pc, #92]	; (8013654 <sniprintf+0x64>)
 80135f6:	1e0c      	subs	r4, r1, #0
 80135f8:	b09d      	sub	sp, #116	; 0x74
 80135fa:	681d      	ldr	r5, [r3, #0]
 80135fc:	da08      	bge.n	8013610 <sniprintf+0x20>
 80135fe:	238b      	movs	r3, #139	; 0x8b
 8013600:	602b      	str	r3, [r5, #0]
 8013602:	f04f 30ff 	mov.w	r0, #4294967295
 8013606:	b01d      	add	sp, #116	; 0x74
 8013608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801360c:	b002      	add	sp, #8
 801360e:	4770      	bx	lr
 8013610:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013614:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013618:	bf14      	ite	ne
 801361a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801361e:	4623      	moveq	r3, r4
 8013620:	9304      	str	r3, [sp, #16]
 8013622:	9307      	str	r3, [sp, #28]
 8013624:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013628:	9002      	str	r0, [sp, #8]
 801362a:	9006      	str	r0, [sp, #24]
 801362c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013630:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013632:	ab21      	add	r3, sp, #132	; 0x84
 8013634:	a902      	add	r1, sp, #8
 8013636:	4628      	mov	r0, r5
 8013638:	9301      	str	r3, [sp, #4]
 801363a:	f002 fd21 	bl	8016080 <_svfiprintf_r>
 801363e:	1c43      	adds	r3, r0, #1
 8013640:	bfbc      	itt	lt
 8013642:	238b      	movlt	r3, #139	; 0x8b
 8013644:	602b      	strlt	r3, [r5, #0]
 8013646:	2c00      	cmp	r4, #0
 8013648:	d0dd      	beq.n	8013606 <sniprintf+0x16>
 801364a:	9b02      	ldr	r3, [sp, #8]
 801364c:	2200      	movs	r2, #0
 801364e:	701a      	strb	r2, [r3, #0]
 8013650:	e7d9      	b.n	8013606 <sniprintf+0x16>
 8013652:	bf00      	nop
 8013654:	20000e34 	.word	0x20000e34

08013658 <siprintf>:
 8013658:	b40e      	push	{r1, r2, r3}
 801365a:	b500      	push	{lr}
 801365c:	b09c      	sub	sp, #112	; 0x70
 801365e:	ab1d      	add	r3, sp, #116	; 0x74
 8013660:	9002      	str	r0, [sp, #8]
 8013662:	9006      	str	r0, [sp, #24]
 8013664:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013668:	4809      	ldr	r0, [pc, #36]	; (8013690 <siprintf+0x38>)
 801366a:	9107      	str	r1, [sp, #28]
 801366c:	9104      	str	r1, [sp, #16]
 801366e:	4909      	ldr	r1, [pc, #36]	; (8013694 <siprintf+0x3c>)
 8013670:	f853 2b04 	ldr.w	r2, [r3], #4
 8013674:	9105      	str	r1, [sp, #20]
 8013676:	6800      	ldr	r0, [r0, #0]
 8013678:	9301      	str	r3, [sp, #4]
 801367a:	a902      	add	r1, sp, #8
 801367c:	f002 fd00 	bl	8016080 <_svfiprintf_r>
 8013680:	9b02      	ldr	r3, [sp, #8]
 8013682:	2200      	movs	r2, #0
 8013684:	701a      	strb	r2, [r3, #0]
 8013686:	b01c      	add	sp, #112	; 0x70
 8013688:	f85d eb04 	ldr.w	lr, [sp], #4
 801368c:	b003      	add	sp, #12
 801368e:	4770      	bx	lr
 8013690:	20000e34 	.word	0x20000e34
 8013694:	ffff0208 	.word	0xffff0208

08013698 <siscanf>:
 8013698:	b40e      	push	{r1, r2, r3}
 801369a:	b530      	push	{r4, r5, lr}
 801369c:	b09c      	sub	sp, #112	; 0x70
 801369e:	ac1f      	add	r4, sp, #124	; 0x7c
 80136a0:	f44f 7201 	mov.w	r2, #516	; 0x204
 80136a4:	f854 5b04 	ldr.w	r5, [r4], #4
 80136a8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80136ac:	9002      	str	r0, [sp, #8]
 80136ae:	9006      	str	r0, [sp, #24]
 80136b0:	f7ec fd98 	bl	80001e4 <strlen>
 80136b4:	4b0b      	ldr	r3, [pc, #44]	; (80136e4 <siscanf+0x4c>)
 80136b6:	9003      	str	r0, [sp, #12]
 80136b8:	9007      	str	r0, [sp, #28]
 80136ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80136bc:	480a      	ldr	r0, [pc, #40]	; (80136e8 <siscanf+0x50>)
 80136be:	9401      	str	r4, [sp, #4]
 80136c0:	2300      	movs	r3, #0
 80136c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80136c4:	9314      	str	r3, [sp, #80]	; 0x50
 80136c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80136ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80136ce:	462a      	mov	r2, r5
 80136d0:	4623      	mov	r3, r4
 80136d2:	a902      	add	r1, sp, #8
 80136d4:	6800      	ldr	r0, [r0, #0]
 80136d6:	f002 fe25 	bl	8016324 <__ssvfiscanf_r>
 80136da:	b01c      	add	sp, #112	; 0x70
 80136dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80136e0:	b003      	add	sp, #12
 80136e2:	4770      	bx	lr
 80136e4:	080136ed 	.word	0x080136ed
 80136e8:	20000e34 	.word	0x20000e34

080136ec <__seofread>:
 80136ec:	2000      	movs	r0, #0
 80136ee:	4770      	bx	lr

080136f0 <strcat>:
 80136f0:	b510      	push	{r4, lr}
 80136f2:	4603      	mov	r3, r0
 80136f4:	781a      	ldrb	r2, [r3, #0]
 80136f6:	1c5c      	adds	r4, r3, #1
 80136f8:	b93a      	cbnz	r2, 801370a <strcat+0x1a>
 80136fa:	3b01      	subs	r3, #1
 80136fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013700:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013704:	2a00      	cmp	r2, #0
 8013706:	d1f9      	bne.n	80136fc <strcat+0xc>
 8013708:	bd10      	pop	{r4, pc}
 801370a:	4623      	mov	r3, r4
 801370c:	e7f2      	b.n	80136f4 <strcat+0x4>

0801370e <sulp>:
 801370e:	b570      	push	{r4, r5, r6, lr}
 8013710:	4604      	mov	r4, r0
 8013712:	460d      	mov	r5, r1
 8013714:	ec45 4b10 	vmov	d0, r4, r5
 8013718:	4616      	mov	r6, r2
 801371a:	f002 fb15 	bl	8015d48 <__ulp>
 801371e:	ec51 0b10 	vmov	r0, r1, d0
 8013722:	b17e      	cbz	r6, 8013744 <sulp+0x36>
 8013724:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013728:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801372c:	2b00      	cmp	r3, #0
 801372e:	dd09      	ble.n	8013744 <sulp+0x36>
 8013730:	051b      	lsls	r3, r3, #20
 8013732:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013736:	2400      	movs	r4, #0
 8013738:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801373c:	4622      	mov	r2, r4
 801373e:	462b      	mov	r3, r5
 8013740:	f7ec ff6a 	bl	8000618 <__aeabi_dmul>
 8013744:	bd70      	pop	{r4, r5, r6, pc}
	...

08013748 <_strtod_l>:
 8013748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801374c:	461f      	mov	r7, r3
 801374e:	b0a1      	sub	sp, #132	; 0x84
 8013750:	2300      	movs	r3, #0
 8013752:	4681      	mov	r9, r0
 8013754:	4638      	mov	r0, r7
 8013756:	460e      	mov	r6, r1
 8013758:	9217      	str	r2, [sp, #92]	; 0x5c
 801375a:	931c      	str	r3, [sp, #112]	; 0x70
 801375c:	f002 f804 	bl	8015768 <__localeconv_l>
 8013760:	4680      	mov	r8, r0
 8013762:	6800      	ldr	r0, [r0, #0]
 8013764:	f7ec fd3e 	bl	80001e4 <strlen>
 8013768:	f04f 0a00 	mov.w	sl, #0
 801376c:	4604      	mov	r4, r0
 801376e:	f04f 0b00 	mov.w	fp, #0
 8013772:	961b      	str	r6, [sp, #108]	; 0x6c
 8013774:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013776:	781a      	ldrb	r2, [r3, #0]
 8013778:	2a0d      	cmp	r2, #13
 801377a:	d832      	bhi.n	80137e2 <_strtod_l+0x9a>
 801377c:	2a09      	cmp	r2, #9
 801377e:	d236      	bcs.n	80137ee <_strtod_l+0xa6>
 8013780:	2a00      	cmp	r2, #0
 8013782:	d03e      	beq.n	8013802 <_strtod_l+0xba>
 8013784:	2300      	movs	r3, #0
 8013786:	930d      	str	r3, [sp, #52]	; 0x34
 8013788:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801378a:	782b      	ldrb	r3, [r5, #0]
 801378c:	2b30      	cmp	r3, #48	; 0x30
 801378e:	f040 80ac 	bne.w	80138ea <_strtod_l+0x1a2>
 8013792:	786b      	ldrb	r3, [r5, #1]
 8013794:	2b58      	cmp	r3, #88	; 0x58
 8013796:	d001      	beq.n	801379c <_strtod_l+0x54>
 8013798:	2b78      	cmp	r3, #120	; 0x78
 801379a:	d167      	bne.n	801386c <_strtod_l+0x124>
 801379c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801379e:	9301      	str	r3, [sp, #4]
 80137a0:	ab1c      	add	r3, sp, #112	; 0x70
 80137a2:	9300      	str	r3, [sp, #0]
 80137a4:	9702      	str	r7, [sp, #8]
 80137a6:	ab1d      	add	r3, sp, #116	; 0x74
 80137a8:	4a88      	ldr	r2, [pc, #544]	; (80139cc <_strtod_l+0x284>)
 80137aa:	a91b      	add	r1, sp, #108	; 0x6c
 80137ac:	4648      	mov	r0, r9
 80137ae:	f001 fcf2 	bl	8015196 <__gethex>
 80137b2:	f010 0407 	ands.w	r4, r0, #7
 80137b6:	4606      	mov	r6, r0
 80137b8:	d005      	beq.n	80137c6 <_strtod_l+0x7e>
 80137ba:	2c06      	cmp	r4, #6
 80137bc:	d12b      	bne.n	8013816 <_strtod_l+0xce>
 80137be:	3501      	adds	r5, #1
 80137c0:	2300      	movs	r3, #0
 80137c2:	951b      	str	r5, [sp, #108]	; 0x6c
 80137c4:	930d      	str	r3, [sp, #52]	; 0x34
 80137c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	f040 859a 	bne.w	8014302 <_strtod_l+0xbba>
 80137ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80137d0:	b1e3      	cbz	r3, 801380c <_strtod_l+0xc4>
 80137d2:	4652      	mov	r2, sl
 80137d4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80137d8:	ec43 2b10 	vmov	d0, r2, r3
 80137dc:	b021      	add	sp, #132	; 0x84
 80137de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137e2:	2a2b      	cmp	r2, #43	; 0x2b
 80137e4:	d015      	beq.n	8013812 <_strtod_l+0xca>
 80137e6:	2a2d      	cmp	r2, #45	; 0x2d
 80137e8:	d004      	beq.n	80137f4 <_strtod_l+0xac>
 80137ea:	2a20      	cmp	r2, #32
 80137ec:	d1ca      	bne.n	8013784 <_strtod_l+0x3c>
 80137ee:	3301      	adds	r3, #1
 80137f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80137f2:	e7bf      	b.n	8013774 <_strtod_l+0x2c>
 80137f4:	2201      	movs	r2, #1
 80137f6:	920d      	str	r2, [sp, #52]	; 0x34
 80137f8:	1c5a      	adds	r2, r3, #1
 80137fa:	921b      	str	r2, [sp, #108]	; 0x6c
 80137fc:	785b      	ldrb	r3, [r3, #1]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d1c2      	bne.n	8013788 <_strtod_l+0x40>
 8013802:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013804:	961b      	str	r6, [sp, #108]	; 0x6c
 8013806:	2b00      	cmp	r3, #0
 8013808:	f040 8579 	bne.w	80142fe <_strtod_l+0xbb6>
 801380c:	4652      	mov	r2, sl
 801380e:	465b      	mov	r3, fp
 8013810:	e7e2      	b.n	80137d8 <_strtod_l+0x90>
 8013812:	2200      	movs	r2, #0
 8013814:	e7ef      	b.n	80137f6 <_strtod_l+0xae>
 8013816:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013818:	b13a      	cbz	r2, 801382a <_strtod_l+0xe2>
 801381a:	2135      	movs	r1, #53	; 0x35
 801381c:	a81e      	add	r0, sp, #120	; 0x78
 801381e:	f002 fb8b 	bl	8015f38 <__copybits>
 8013822:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013824:	4648      	mov	r0, r9
 8013826:	f001 fff7 	bl	8015818 <_Bfree>
 801382a:	3c01      	subs	r4, #1
 801382c:	2c04      	cmp	r4, #4
 801382e:	d806      	bhi.n	801383e <_strtod_l+0xf6>
 8013830:	e8df f004 	tbb	[pc, r4]
 8013834:	1714030a 	.word	0x1714030a
 8013838:	0a          	.byte	0x0a
 8013839:	00          	.byte	0x00
 801383a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801383e:	0730      	lsls	r0, r6, #28
 8013840:	d5c1      	bpl.n	80137c6 <_strtod_l+0x7e>
 8013842:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013846:	e7be      	b.n	80137c6 <_strtod_l+0x7e>
 8013848:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801384c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801384e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013852:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013856:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801385a:	e7f0      	b.n	801383e <_strtod_l+0xf6>
 801385c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80139d0 <_strtod_l+0x288>
 8013860:	e7ed      	b.n	801383e <_strtod_l+0xf6>
 8013862:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013866:	f04f 3aff 	mov.w	sl, #4294967295
 801386a:	e7e8      	b.n	801383e <_strtod_l+0xf6>
 801386c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801386e:	1c5a      	adds	r2, r3, #1
 8013870:	921b      	str	r2, [sp, #108]	; 0x6c
 8013872:	785b      	ldrb	r3, [r3, #1]
 8013874:	2b30      	cmp	r3, #48	; 0x30
 8013876:	d0f9      	beq.n	801386c <_strtod_l+0x124>
 8013878:	2b00      	cmp	r3, #0
 801387a:	d0a4      	beq.n	80137c6 <_strtod_l+0x7e>
 801387c:	2301      	movs	r3, #1
 801387e:	2500      	movs	r5, #0
 8013880:	9306      	str	r3, [sp, #24]
 8013882:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013884:	9308      	str	r3, [sp, #32]
 8013886:	9507      	str	r5, [sp, #28]
 8013888:	9505      	str	r5, [sp, #20]
 801388a:	220a      	movs	r2, #10
 801388c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801388e:	7807      	ldrb	r7, [r0, #0]
 8013890:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013894:	b2d9      	uxtb	r1, r3
 8013896:	2909      	cmp	r1, #9
 8013898:	d929      	bls.n	80138ee <_strtod_l+0x1a6>
 801389a:	4622      	mov	r2, r4
 801389c:	f8d8 1000 	ldr.w	r1, [r8]
 80138a0:	f003 f81a 	bl	80168d8 <strncmp>
 80138a4:	2800      	cmp	r0, #0
 80138a6:	d031      	beq.n	801390c <_strtod_l+0x1c4>
 80138a8:	2000      	movs	r0, #0
 80138aa:	9c05      	ldr	r4, [sp, #20]
 80138ac:	9004      	str	r0, [sp, #16]
 80138ae:	463b      	mov	r3, r7
 80138b0:	4602      	mov	r2, r0
 80138b2:	2b65      	cmp	r3, #101	; 0x65
 80138b4:	d001      	beq.n	80138ba <_strtod_l+0x172>
 80138b6:	2b45      	cmp	r3, #69	; 0x45
 80138b8:	d114      	bne.n	80138e4 <_strtod_l+0x19c>
 80138ba:	b924      	cbnz	r4, 80138c6 <_strtod_l+0x17e>
 80138bc:	b910      	cbnz	r0, 80138c4 <_strtod_l+0x17c>
 80138be:	9b06      	ldr	r3, [sp, #24]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d09e      	beq.n	8013802 <_strtod_l+0xba>
 80138c4:	2400      	movs	r4, #0
 80138c6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80138c8:	1c73      	adds	r3, r6, #1
 80138ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80138cc:	7873      	ldrb	r3, [r6, #1]
 80138ce:	2b2b      	cmp	r3, #43	; 0x2b
 80138d0:	d078      	beq.n	80139c4 <_strtod_l+0x27c>
 80138d2:	2b2d      	cmp	r3, #45	; 0x2d
 80138d4:	d070      	beq.n	80139b8 <_strtod_l+0x270>
 80138d6:	f04f 0c00 	mov.w	ip, #0
 80138da:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80138de:	2f09      	cmp	r7, #9
 80138e0:	d97c      	bls.n	80139dc <_strtod_l+0x294>
 80138e2:	961b      	str	r6, [sp, #108]	; 0x6c
 80138e4:	f04f 0e00 	mov.w	lr, #0
 80138e8:	e09a      	b.n	8013a20 <_strtod_l+0x2d8>
 80138ea:	2300      	movs	r3, #0
 80138ec:	e7c7      	b.n	801387e <_strtod_l+0x136>
 80138ee:	9905      	ldr	r1, [sp, #20]
 80138f0:	2908      	cmp	r1, #8
 80138f2:	bfdd      	ittte	le
 80138f4:	9907      	ldrle	r1, [sp, #28]
 80138f6:	fb02 3301 	mlale	r3, r2, r1, r3
 80138fa:	9307      	strle	r3, [sp, #28]
 80138fc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013900:	9b05      	ldr	r3, [sp, #20]
 8013902:	3001      	adds	r0, #1
 8013904:	3301      	adds	r3, #1
 8013906:	9305      	str	r3, [sp, #20]
 8013908:	901b      	str	r0, [sp, #108]	; 0x6c
 801390a:	e7bf      	b.n	801388c <_strtod_l+0x144>
 801390c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801390e:	191a      	adds	r2, r3, r4
 8013910:	921b      	str	r2, [sp, #108]	; 0x6c
 8013912:	9a05      	ldr	r2, [sp, #20]
 8013914:	5d1b      	ldrb	r3, [r3, r4]
 8013916:	2a00      	cmp	r2, #0
 8013918:	d037      	beq.n	801398a <_strtod_l+0x242>
 801391a:	9c05      	ldr	r4, [sp, #20]
 801391c:	4602      	mov	r2, r0
 801391e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013922:	2909      	cmp	r1, #9
 8013924:	d913      	bls.n	801394e <_strtod_l+0x206>
 8013926:	2101      	movs	r1, #1
 8013928:	9104      	str	r1, [sp, #16]
 801392a:	e7c2      	b.n	80138b2 <_strtod_l+0x16a>
 801392c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801392e:	1c5a      	adds	r2, r3, #1
 8013930:	921b      	str	r2, [sp, #108]	; 0x6c
 8013932:	785b      	ldrb	r3, [r3, #1]
 8013934:	3001      	adds	r0, #1
 8013936:	2b30      	cmp	r3, #48	; 0x30
 8013938:	d0f8      	beq.n	801392c <_strtod_l+0x1e4>
 801393a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801393e:	2a08      	cmp	r2, #8
 8013940:	f200 84e4 	bhi.w	801430c <_strtod_l+0xbc4>
 8013944:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013946:	9208      	str	r2, [sp, #32]
 8013948:	4602      	mov	r2, r0
 801394a:	2000      	movs	r0, #0
 801394c:	4604      	mov	r4, r0
 801394e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013952:	f100 0101 	add.w	r1, r0, #1
 8013956:	d012      	beq.n	801397e <_strtod_l+0x236>
 8013958:	440a      	add	r2, r1
 801395a:	eb00 0c04 	add.w	ip, r0, r4
 801395e:	4621      	mov	r1, r4
 8013960:	270a      	movs	r7, #10
 8013962:	458c      	cmp	ip, r1
 8013964:	d113      	bne.n	801398e <_strtod_l+0x246>
 8013966:	1821      	adds	r1, r4, r0
 8013968:	2908      	cmp	r1, #8
 801396a:	f104 0401 	add.w	r4, r4, #1
 801396e:	4404      	add	r4, r0
 8013970:	dc19      	bgt.n	80139a6 <_strtod_l+0x25e>
 8013972:	9b07      	ldr	r3, [sp, #28]
 8013974:	210a      	movs	r1, #10
 8013976:	fb01 e303 	mla	r3, r1, r3, lr
 801397a:	9307      	str	r3, [sp, #28]
 801397c:	2100      	movs	r1, #0
 801397e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013980:	1c58      	adds	r0, r3, #1
 8013982:	901b      	str	r0, [sp, #108]	; 0x6c
 8013984:	785b      	ldrb	r3, [r3, #1]
 8013986:	4608      	mov	r0, r1
 8013988:	e7c9      	b.n	801391e <_strtod_l+0x1d6>
 801398a:	9805      	ldr	r0, [sp, #20]
 801398c:	e7d3      	b.n	8013936 <_strtod_l+0x1ee>
 801398e:	2908      	cmp	r1, #8
 8013990:	f101 0101 	add.w	r1, r1, #1
 8013994:	dc03      	bgt.n	801399e <_strtod_l+0x256>
 8013996:	9b07      	ldr	r3, [sp, #28]
 8013998:	437b      	muls	r3, r7
 801399a:	9307      	str	r3, [sp, #28]
 801399c:	e7e1      	b.n	8013962 <_strtod_l+0x21a>
 801399e:	2910      	cmp	r1, #16
 80139a0:	bfd8      	it	le
 80139a2:	437d      	mulle	r5, r7
 80139a4:	e7dd      	b.n	8013962 <_strtod_l+0x21a>
 80139a6:	2c10      	cmp	r4, #16
 80139a8:	bfdc      	itt	le
 80139aa:	210a      	movle	r1, #10
 80139ac:	fb01 e505 	mlale	r5, r1, r5, lr
 80139b0:	e7e4      	b.n	801397c <_strtod_l+0x234>
 80139b2:	2301      	movs	r3, #1
 80139b4:	9304      	str	r3, [sp, #16]
 80139b6:	e781      	b.n	80138bc <_strtod_l+0x174>
 80139b8:	f04f 0c01 	mov.w	ip, #1
 80139bc:	1cb3      	adds	r3, r6, #2
 80139be:	931b      	str	r3, [sp, #108]	; 0x6c
 80139c0:	78b3      	ldrb	r3, [r6, #2]
 80139c2:	e78a      	b.n	80138da <_strtod_l+0x192>
 80139c4:	f04f 0c00 	mov.w	ip, #0
 80139c8:	e7f8      	b.n	80139bc <_strtod_l+0x274>
 80139ca:	bf00      	nop
 80139cc:	080189ac 	.word	0x080189ac
 80139d0:	7ff00000 	.word	0x7ff00000
 80139d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139d6:	1c5f      	adds	r7, r3, #1
 80139d8:	971b      	str	r7, [sp, #108]	; 0x6c
 80139da:	785b      	ldrb	r3, [r3, #1]
 80139dc:	2b30      	cmp	r3, #48	; 0x30
 80139de:	d0f9      	beq.n	80139d4 <_strtod_l+0x28c>
 80139e0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80139e4:	2f08      	cmp	r7, #8
 80139e6:	f63f af7d 	bhi.w	80138e4 <_strtod_l+0x19c>
 80139ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80139ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139f0:	930a      	str	r3, [sp, #40]	; 0x28
 80139f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139f4:	1c5f      	adds	r7, r3, #1
 80139f6:	971b      	str	r7, [sp, #108]	; 0x6c
 80139f8:	785b      	ldrb	r3, [r3, #1]
 80139fa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80139fe:	f1b8 0f09 	cmp.w	r8, #9
 8013a02:	d937      	bls.n	8013a74 <_strtod_l+0x32c>
 8013a04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013a06:	1a7f      	subs	r7, r7, r1
 8013a08:	2f08      	cmp	r7, #8
 8013a0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013a0e:	dc37      	bgt.n	8013a80 <_strtod_l+0x338>
 8013a10:	45be      	cmp	lr, r7
 8013a12:	bfa8      	it	ge
 8013a14:	46be      	movge	lr, r7
 8013a16:	f1bc 0f00 	cmp.w	ip, #0
 8013a1a:	d001      	beq.n	8013a20 <_strtod_l+0x2d8>
 8013a1c:	f1ce 0e00 	rsb	lr, lr, #0
 8013a20:	2c00      	cmp	r4, #0
 8013a22:	d151      	bne.n	8013ac8 <_strtod_l+0x380>
 8013a24:	2800      	cmp	r0, #0
 8013a26:	f47f aece 	bne.w	80137c6 <_strtod_l+0x7e>
 8013a2a:	9a06      	ldr	r2, [sp, #24]
 8013a2c:	2a00      	cmp	r2, #0
 8013a2e:	f47f aeca 	bne.w	80137c6 <_strtod_l+0x7e>
 8013a32:	9a04      	ldr	r2, [sp, #16]
 8013a34:	2a00      	cmp	r2, #0
 8013a36:	f47f aee4 	bne.w	8013802 <_strtod_l+0xba>
 8013a3a:	2b4e      	cmp	r3, #78	; 0x4e
 8013a3c:	d027      	beq.n	8013a8e <_strtod_l+0x346>
 8013a3e:	dc21      	bgt.n	8013a84 <_strtod_l+0x33c>
 8013a40:	2b49      	cmp	r3, #73	; 0x49
 8013a42:	f47f aede 	bne.w	8013802 <_strtod_l+0xba>
 8013a46:	49a0      	ldr	r1, [pc, #640]	; (8013cc8 <_strtod_l+0x580>)
 8013a48:	a81b      	add	r0, sp, #108	; 0x6c
 8013a4a:	f001 fdd7 	bl	80155fc <__match>
 8013a4e:	2800      	cmp	r0, #0
 8013a50:	f43f aed7 	beq.w	8013802 <_strtod_l+0xba>
 8013a54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a56:	499d      	ldr	r1, [pc, #628]	; (8013ccc <_strtod_l+0x584>)
 8013a58:	3b01      	subs	r3, #1
 8013a5a:	a81b      	add	r0, sp, #108	; 0x6c
 8013a5c:	931b      	str	r3, [sp, #108]	; 0x6c
 8013a5e:	f001 fdcd 	bl	80155fc <__match>
 8013a62:	b910      	cbnz	r0, 8013a6a <_strtod_l+0x322>
 8013a64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a66:	3301      	adds	r3, #1
 8013a68:	931b      	str	r3, [sp, #108]	; 0x6c
 8013a6a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013ce0 <_strtod_l+0x598>
 8013a6e:	f04f 0a00 	mov.w	sl, #0
 8013a72:	e6a8      	b.n	80137c6 <_strtod_l+0x7e>
 8013a74:	210a      	movs	r1, #10
 8013a76:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013a7a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013a7e:	e7b8      	b.n	80139f2 <_strtod_l+0x2aa>
 8013a80:	46be      	mov	lr, r7
 8013a82:	e7c8      	b.n	8013a16 <_strtod_l+0x2ce>
 8013a84:	2b69      	cmp	r3, #105	; 0x69
 8013a86:	d0de      	beq.n	8013a46 <_strtod_l+0x2fe>
 8013a88:	2b6e      	cmp	r3, #110	; 0x6e
 8013a8a:	f47f aeba 	bne.w	8013802 <_strtod_l+0xba>
 8013a8e:	4990      	ldr	r1, [pc, #576]	; (8013cd0 <_strtod_l+0x588>)
 8013a90:	a81b      	add	r0, sp, #108	; 0x6c
 8013a92:	f001 fdb3 	bl	80155fc <__match>
 8013a96:	2800      	cmp	r0, #0
 8013a98:	f43f aeb3 	beq.w	8013802 <_strtod_l+0xba>
 8013a9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a9e:	781b      	ldrb	r3, [r3, #0]
 8013aa0:	2b28      	cmp	r3, #40	; 0x28
 8013aa2:	d10e      	bne.n	8013ac2 <_strtod_l+0x37a>
 8013aa4:	aa1e      	add	r2, sp, #120	; 0x78
 8013aa6:	498b      	ldr	r1, [pc, #556]	; (8013cd4 <_strtod_l+0x58c>)
 8013aa8:	a81b      	add	r0, sp, #108	; 0x6c
 8013aaa:	f001 fdbb 	bl	8015624 <__hexnan>
 8013aae:	2805      	cmp	r0, #5
 8013ab0:	d107      	bne.n	8013ac2 <_strtod_l+0x37a>
 8013ab2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013ab4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013ab8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013abc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013ac0:	e681      	b.n	80137c6 <_strtod_l+0x7e>
 8013ac2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013ce8 <_strtod_l+0x5a0>
 8013ac6:	e7d2      	b.n	8013a6e <_strtod_l+0x326>
 8013ac8:	ebae 0302 	sub.w	r3, lr, r2
 8013acc:	9306      	str	r3, [sp, #24]
 8013ace:	9b05      	ldr	r3, [sp, #20]
 8013ad0:	9807      	ldr	r0, [sp, #28]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	bf08      	it	eq
 8013ad6:	4623      	moveq	r3, r4
 8013ad8:	2c10      	cmp	r4, #16
 8013ada:	9305      	str	r3, [sp, #20]
 8013adc:	46a0      	mov	r8, r4
 8013ade:	bfa8      	it	ge
 8013ae0:	f04f 0810 	movge.w	r8, #16
 8013ae4:	f7ec fd1e 	bl	8000524 <__aeabi_ui2d>
 8013ae8:	2c09      	cmp	r4, #9
 8013aea:	4682      	mov	sl, r0
 8013aec:	468b      	mov	fp, r1
 8013aee:	dc13      	bgt.n	8013b18 <_strtod_l+0x3d0>
 8013af0:	9b06      	ldr	r3, [sp, #24]
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	f43f ae67 	beq.w	80137c6 <_strtod_l+0x7e>
 8013af8:	9b06      	ldr	r3, [sp, #24]
 8013afa:	dd7a      	ble.n	8013bf2 <_strtod_l+0x4aa>
 8013afc:	2b16      	cmp	r3, #22
 8013afe:	dc61      	bgt.n	8013bc4 <_strtod_l+0x47c>
 8013b00:	4a75      	ldr	r2, [pc, #468]	; (8013cd8 <_strtod_l+0x590>)
 8013b02:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013b06:	e9de 0100 	ldrd	r0, r1, [lr]
 8013b0a:	4652      	mov	r2, sl
 8013b0c:	465b      	mov	r3, fp
 8013b0e:	f7ec fd83 	bl	8000618 <__aeabi_dmul>
 8013b12:	4682      	mov	sl, r0
 8013b14:	468b      	mov	fp, r1
 8013b16:	e656      	b.n	80137c6 <_strtod_l+0x7e>
 8013b18:	4b6f      	ldr	r3, [pc, #444]	; (8013cd8 <_strtod_l+0x590>)
 8013b1a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013b1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013b22:	f7ec fd79 	bl	8000618 <__aeabi_dmul>
 8013b26:	4606      	mov	r6, r0
 8013b28:	4628      	mov	r0, r5
 8013b2a:	460f      	mov	r7, r1
 8013b2c:	f7ec fcfa 	bl	8000524 <__aeabi_ui2d>
 8013b30:	4602      	mov	r2, r0
 8013b32:	460b      	mov	r3, r1
 8013b34:	4630      	mov	r0, r6
 8013b36:	4639      	mov	r1, r7
 8013b38:	f7ec fbb8 	bl	80002ac <__adddf3>
 8013b3c:	2c0f      	cmp	r4, #15
 8013b3e:	4682      	mov	sl, r0
 8013b40:	468b      	mov	fp, r1
 8013b42:	ddd5      	ble.n	8013af0 <_strtod_l+0x3a8>
 8013b44:	9b06      	ldr	r3, [sp, #24]
 8013b46:	eba4 0808 	sub.w	r8, r4, r8
 8013b4a:	4498      	add	r8, r3
 8013b4c:	f1b8 0f00 	cmp.w	r8, #0
 8013b50:	f340 8096 	ble.w	8013c80 <_strtod_l+0x538>
 8013b54:	f018 030f 	ands.w	r3, r8, #15
 8013b58:	d00a      	beq.n	8013b70 <_strtod_l+0x428>
 8013b5a:	495f      	ldr	r1, [pc, #380]	; (8013cd8 <_strtod_l+0x590>)
 8013b5c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013b60:	4652      	mov	r2, sl
 8013b62:	465b      	mov	r3, fp
 8013b64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013b68:	f7ec fd56 	bl	8000618 <__aeabi_dmul>
 8013b6c:	4682      	mov	sl, r0
 8013b6e:	468b      	mov	fp, r1
 8013b70:	f038 080f 	bics.w	r8, r8, #15
 8013b74:	d073      	beq.n	8013c5e <_strtod_l+0x516>
 8013b76:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013b7a:	dd47      	ble.n	8013c0c <_strtod_l+0x4c4>
 8013b7c:	2400      	movs	r4, #0
 8013b7e:	46a0      	mov	r8, r4
 8013b80:	9407      	str	r4, [sp, #28]
 8013b82:	9405      	str	r4, [sp, #20]
 8013b84:	2322      	movs	r3, #34	; 0x22
 8013b86:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013ce0 <_strtod_l+0x598>
 8013b8a:	f8c9 3000 	str.w	r3, [r9]
 8013b8e:	f04f 0a00 	mov.w	sl, #0
 8013b92:	9b07      	ldr	r3, [sp, #28]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	f43f ae16 	beq.w	80137c6 <_strtod_l+0x7e>
 8013b9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013b9c:	4648      	mov	r0, r9
 8013b9e:	f001 fe3b 	bl	8015818 <_Bfree>
 8013ba2:	9905      	ldr	r1, [sp, #20]
 8013ba4:	4648      	mov	r0, r9
 8013ba6:	f001 fe37 	bl	8015818 <_Bfree>
 8013baa:	4641      	mov	r1, r8
 8013bac:	4648      	mov	r0, r9
 8013bae:	f001 fe33 	bl	8015818 <_Bfree>
 8013bb2:	9907      	ldr	r1, [sp, #28]
 8013bb4:	4648      	mov	r0, r9
 8013bb6:	f001 fe2f 	bl	8015818 <_Bfree>
 8013bba:	4621      	mov	r1, r4
 8013bbc:	4648      	mov	r0, r9
 8013bbe:	f001 fe2b 	bl	8015818 <_Bfree>
 8013bc2:	e600      	b.n	80137c6 <_strtod_l+0x7e>
 8013bc4:	9a06      	ldr	r2, [sp, #24]
 8013bc6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013bca:	4293      	cmp	r3, r2
 8013bcc:	dbba      	blt.n	8013b44 <_strtod_l+0x3fc>
 8013bce:	4d42      	ldr	r5, [pc, #264]	; (8013cd8 <_strtod_l+0x590>)
 8013bd0:	f1c4 040f 	rsb	r4, r4, #15
 8013bd4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013bd8:	4652      	mov	r2, sl
 8013bda:	465b      	mov	r3, fp
 8013bdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013be0:	f7ec fd1a 	bl	8000618 <__aeabi_dmul>
 8013be4:	9b06      	ldr	r3, [sp, #24]
 8013be6:	1b1c      	subs	r4, r3, r4
 8013be8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013bec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013bf0:	e78d      	b.n	8013b0e <_strtod_l+0x3c6>
 8013bf2:	f113 0f16 	cmn.w	r3, #22
 8013bf6:	dba5      	blt.n	8013b44 <_strtod_l+0x3fc>
 8013bf8:	4a37      	ldr	r2, [pc, #220]	; (8013cd8 <_strtod_l+0x590>)
 8013bfa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013bfe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013c02:	4650      	mov	r0, sl
 8013c04:	4659      	mov	r1, fp
 8013c06:	f7ec fe31 	bl	800086c <__aeabi_ddiv>
 8013c0a:	e782      	b.n	8013b12 <_strtod_l+0x3ca>
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	4e33      	ldr	r6, [pc, #204]	; (8013cdc <_strtod_l+0x594>)
 8013c10:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013c14:	4650      	mov	r0, sl
 8013c16:	4659      	mov	r1, fp
 8013c18:	461d      	mov	r5, r3
 8013c1a:	f1b8 0f01 	cmp.w	r8, #1
 8013c1e:	dc21      	bgt.n	8013c64 <_strtod_l+0x51c>
 8013c20:	b10b      	cbz	r3, 8013c26 <_strtod_l+0x4de>
 8013c22:	4682      	mov	sl, r0
 8013c24:	468b      	mov	fp, r1
 8013c26:	4b2d      	ldr	r3, [pc, #180]	; (8013cdc <_strtod_l+0x594>)
 8013c28:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013c2c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013c30:	4652      	mov	r2, sl
 8013c32:	465b      	mov	r3, fp
 8013c34:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013c38:	f7ec fcee 	bl	8000618 <__aeabi_dmul>
 8013c3c:	4b28      	ldr	r3, [pc, #160]	; (8013ce0 <_strtod_l+0x598>)
 8013c3e:	460a      	mov	r2, r1
 8013c40:	400b      	ands	r3, r1
 8013c42:	4928      	ldr	r1, [pc, #160]	; (8013ce4 <_strtod_l+0x59c>)
 8013c44:	428b      	cmp	r3, r1
 8013c46:	4682      	mov	sl, r0
 8013c48:	d898      	bhi.n	8013b7c <_strtod_l+0x434>
 8013c4a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013c4e:	428b      	cmp	r3, r1
 8013c50:	bf86      	itte	hi
 8013c52:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013cec <_strtod_l+0x5a4>
 8013c56:	f04f 3aff 	movhi.w	sl, #4294967295
 8013c5a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013c5e:	2300      	movs	r3, #0
 8013c60:	9304      	str	r3, [sp, #16]
 8013c62:	e077      	b.n	8013d54 <_strtod_l+0x60c>
 8013c64:	f018 0f01 	tst.w	r8, #1
 8013c68:	d006      	beq.n	8013c78 <_strtod_l+0x530>
 8013c6a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c72:	f7ec fcd1 	bl	8000618 <__aeabi_dmul>
 8013c76:	2301      	movs	r3, #1
 8013c78:	3501      	adds	r5, #1
 8013c7a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013c7e:	e7cc      	b.n	8013c1a <_strtod_l+0x4d2>
 8013c80:	d0ed      	beq.n	8013c5e <_strtod_l+0x516>
 8013c82:	f1c8 0800 	rsb	r8, r8, #0
 8013c86:	f018 020f 	ands.w	r2, r8, #15
 8013c8a:	d00a      	beq.n	8013ca2 <_strtod_l+0x55a>
 8013c8c:	4b12      	ldr	r3, [pc, #72]	; (8013cd8 <_strtod_l+0x590>)
 8013c8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013c92:	4650      	mov	r0, sl
 8013c94:	4659      	mov	r1, fp
 8013c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c9a:	f7ec fde7 	bl	800086c <__aeabi_ddiv>
 8013c9e:	4682      	mov	sl, r0
 8013ca0:	468b      	mov	fp, r1
 8013ca2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013ca6:	d0da      	beq.n	8013c5e <_strtod_l+0x516>
 8013ca8:	f1b8 0f1f 	cmp.w	r8, #31
 8013cac:	dd20      	ble.n	8013cf0 <_strtod_l+0x5a8>
 8013cae:	2400      	movs	r4, #0
 8013cb0:	46a0      	mov	r8, r4
 8013cb2:	9407      	str	r4, [sp, #28]
 8013cb4:	9405      	str	r4, [sp, #20]
 8013cb6:	2322      	movs	r3, #34	; 0x22
 8013cb8:	f04f 0a00 	mov.w	sl, #0
 8013cbc:	f04f 0b00 	mov.w	fp, #0
 8013cc0:	f8c9 3000 	str.w	r3, [r9]
 8013cc4:	e765      	b.n	8013b92 <_strtod_l+0x44a>
 8013cc6:	bf00      	nop
 8013cc8:	08018979 	.word	0x08018979
 8013ccc:	08018a03 	.word	0x08018a03
 8013cd0:	08018981 	.word	0x08018981
 8013cd4:	080189c0 	.word	0x080189c0
 8013cd8:	08018a40 	.word	0x08018a40
 8013cdc:	08018a18 	.word	0x08018a18
 8013ce0:	7ff00000 	.word	0x7ff00000
 8013ce4:	7ca00000 	.word	0x7ca00000
 8013ce8:	fff80000 	.word	0xfff80000
 8013cec:	7fefffff 	.word	0x7fefffff
 8013cf0:	f018 0310 	ands.w	r3, r8, #16
 8013cf4:	bf18      	it	ne
 8013cf6:	236a      	movne	r3, #106	; 0x6a
 8013cf8:	4da0      	ldr	r5, [pc, #640]	; (8013f7c <_strtod_l+0x834>)
 8013cfa:	9304      	str	r3, [sp, #16]
 8013cfc:	4650      	mov	r0, sl
 8013cfe:	4659      	mov	r1, fp
 8013d00:	2300      	movs	r3, #0
 8013d02:	f1b8 0f00 	cmp.w	r8, #0
 8013d06:	f300 810a 	bgt.w	8013f1e <_strtod_l+0x7d6>
 8013d0a:	b10b      	cbz	r3, 8013d10 <_strtod_l+0x5c8>
 8013d0c:	4682      	mov	sl, r0
 8013d0e:	468b      	mov	fp, r1
 8013d10:	9b04      	ldr	r3, [sp, #16]
 8013d12:	b1bb      	cbz	r3, 8013d44 <_strtod_l+0x5fc>
 8013d14:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013d18:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	4659      	mov	r1, fp
 8013d20:	dd10      	ble.n	8013d44 <_strtod_l+0x5fc>
 8013d22:	2b1f      	cmp	r3, #31
 8013d24:	f340 8107 	ble.w	8013f36 <_strtod_l+0x7ee>
 8013d28:	2b34      	cmp	r3, #52	; 0x34
 8013d2a:	bfde      	ittt	le
 8013d2c:	3b20      	suble	r3, #32
 8013d2e:	f04f 32ff 	movle.w	r2, #4294967295
 8013d32:	fa02 f303 	lslle.w	r3, r2, r3
 8013d36:	f04f 0a00 	mov.w	sl, #0
 8013d3a:	bfcc      	ite	gt
 8013d3c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013d40:	ea03 0b01 	andle.w	fp, r3, r1
 8013d44:	2200      	movs	r2, #0
 8013d46:	2300      	movs	r3, #0
 8013d48:	4650      	mov	r0, sl
 8013d4a:	4659      	mov	r1, fp
 8013d4c:	f7ec fecc 	bl	8000ae8 <__aeabi_dcmpeq>
 8013d50:	2800      	cmp	r0, #0
 8013d52:	d1ac      	bne.n	8013cae <_strtod_l+0x566>
 8013d54:	9b07      	ldr	r3, [sp, #28]
 8013d56:	9300      	str	r3, [sp, #0]
 8013d58:	9a05      	ldr	r2, [sp, #20]
 8013d5a:	9908      	ldr	r1, [sp, #32]
 8013d5c:	4623      	mov	r3, r4
 8013d5e:	4648      	mov	r0, r9
 8013d60:	f001 fdac 	bl	80158bc <__s2b>
 8013d64:	9007      	str	r0, [sp, #28]
 8013d66:	2800      	cmp	r0, #0
 8013d68:	f43f af08 	beq.w	8013b7c <_strtod_l+0x434>
 8013d6c:	9a06      	ldr	r2, [sp, #24]
 8013d6e:	9b06      	ldr	r3, [sp, #24]
 8013d70:	2a00      	cmp	r2, #0
 8013d72:	f1c3 0300 	rsb	r3, r3, #0
 8013d76:	bfa8      	it	ge
 8013d78:	2300      	movge	r3, #0
 8013d7a:	930e      	str	r3, [sp, #56]	; 0x38
 8013d7c:	2400      	movs	r4, #0
 8013d7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013d82:	9316      	str	r3, [sp, #88]	; 0x58
 8013d84:	46a0      	mov	r8, r4
 8013d86:	9b07      	ldr	r3, [sp, #28]
 8013d88:	4648      	mov	r0, r9
 8013d8a:	6859      	ldr	r1, [r3, #4]
 8013d8c:	f001 fd10 	bl	80157b0 <_Balloc>
 8013d90:	9005      	str	r0, [sp, #20]
 8013d92:	2800      	cmp	r0, #0
 8013d94:	f43f aef6 	beq.w	8013b84 <_strtod_l+0x43c>
 8013d98:	9b07      	ldr	r3, [sp, #28]
 8013d9a:	691a      	ldr	r2, [r3, #16]
 8013d9c:	3202      	adds	r2, #2
 8013d9e:	f103 010c 	add.w	r1, r3, #12
 8013da2:	0092      	lsls	r2, r2, #2
 8013da4:	300c      	adds	r0, #12
 8013da6:	f7fe fcfb 	bl	80127a0 <memcpy>
 8013daa:	aa1e      	add	r2, sp, #120	; 0x78
 8013dac:	a91d      	add	r1, sp, #116	; 0x74
 8013dae:	ec4b ab10 	vmov	d0, sl, fp
 8013db2:	4648      	mov	r0, r9
 8013db4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013db8:	f002 f83c 	bl	8015e34 <__d2b>
 8013dbc:	901c      	str	r0, [sp, #112]	; 0x70
 8013dbe:	2800      	cmp	r0, #0
 8013dc0:	f43f aee0 	beq.w	8013b84 <_strtod_l+0x43c>
 8013dc4:	2101      	movs	r1, #1
 8013dc6:	4648      	mov	r0, r9
 8013dc8:	f001 fe04 	bl	80159d4 <__i2b>
 8013dcc:	4680      	mov	r8, r0
 8013dce:	2800      	cmp	r0, #0
 8013dd0:	f43f aed8 	beq.w	8013b84 <_strtod_l+0x43c>
 8013dd4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013dd6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013dd8:	2e00      	cmp	r6, #0
 8013dda:	bfab      	itete	ge
 8013ddc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8013dde:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013de0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8013de2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8013de4:	bfac      	ite	ge
 8013de6:	18f7      	addge	r7, r6, r3
 8013de8:	1b9d      	sublt	r5, r3, r6
 8013dea:	9b04      	ldr	r3, [sp, #16]
 8013dec:	1af6      	subs	r6, r6, r3
 8013dee:	4416      	add	r6, r2
 8013df0:	4b63      	ldr	r3, [pc, #396]	; (8013f80 <_strtod_l+0x838>)
 8013df2:	3e01      	subs	r6, #1
 8013df4:	429e      	cmp	r6, r3
 8013df6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013dfa:	f280 80af 	bge.w	8013f5c <_strtod_l+0x814>
 8013dfe:	1b9b      	subs	r3, r3, r6
 8013e00:	2b1f      	cmp	r3, #31
 8013e02:	eba2 0203 	sub.w	r2, r2, r3
 8013e06:	f04f 0101 	mov.w	r1, #1
 8013e0a:	f300 809b 	bgt.w	8013f44 <_strtod_l+0x7fc>
 8013e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8013e12:	930f      	str	r3, [sp, #60]	; 0x3c
 8013e14:	2300      	movs	r3, #0
 8013e16:	930a      	str	r3, [sp, #40]	; 0x28
 8013e18:	18be      	adds	r6, r7, r2
 8013e1a:	9b04      	ldr	r3, [sp, #16]
 8013e1c:	42b7      	cmp	r7, r6
 8013e1e:	4415      	add	r5, r2
 8013e20:	441d      	add	r5, r3
 8013e22:	463b      	mov	r3, r7
 8013e24:	bfa8      	it	ge
 8013e26:	4633      	movge	r3, r6
 8013e28:	42ab      	cmp	r3, r5
 8013e2a:	bfa8      	it	ge
 8013e2c:	462b      	movge	r3, r5
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	bfc2      	ittt	gt
 8013e32:	1af6      	subgt	r6, r6, r3
 8013e34:	1aed      	subgt	r5, r5, r3
 8013e36:	1aff      	subgt	r7, r7, r3
 8013e38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013e3a:	b1bb      	cbz	r3, 8013e6c <_strtod_l+0x724>
 8013e3c:	4641      	mov	r1, r8
 8013e3e:	461a      	mov	r2, r3
 8013e40:	4648      	mov	r0, r9
 8013e42:	f001 fe67 	bl	8015b14 <__pow5mult>
 8013e46:	4680      	mov	r8, r0
 8013e48:	2800      	cmp	r0, #0
 8013e4a:	f43f ae9b 	beq.w	8013b84 <_strtod_l+0x43c>
 8013e4e:	4601      	mov	r1, r0
 8013e50:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013e52:	4648      	mov	r0, r9
 8013e54:	f001 fdc7 	bl	80159e6 <__multiply>
 8013e58:	900c      	str	r0, [sp, #48]	; 0x30
 8013e5a:	2800      	cmp	r0, #0
 8013e5c:	f43f ae92 	beq.w	8013b84 <_strtod_l+0x43c>
 8013e60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013e62:	4648      	mov	r0, r9
 8013e64:	f001 fcd8 	bl	8015818 <_Bfree>
 8013e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e6a:	931c      	str	r3, [sp, #112]	; 0x70
 8013e6c:	2e00      	cmp	r6, #0
 8013e6e:	dc7a      	bgt.n	8013f66 <_strtod_l+0x81e>
 8013e70:	9b06      	ldr	r3, [sp, #24]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	dd08      	ble.n	8013e88 <_strtod_l+0x740>
 8013e76:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013e78:	9905      	ldr	r1, [sp, #20]
 8013e7a:	4648      	mov	r0, r9
 8013e7c:	f001 fe4a 	bl	8015b14 <__pow5mult>
 8013e80:	9005      	str	r0, [sp, #20]
 8013e82:	2800      	cmp	r0, #0
 8013e84:	f43f ae7e 	beq.w	8013b84 <_strtod_l+0x43c>
 8013e88:	2d00      	cmp	r5, #0
 8013e8a:	dd08      	ble.n	8013e9e <_strtod_l+0x756>
 8013e8c:	462a      	mov	r2, r5
 8013e8e:	9905      	ldr	r1, [sp, #20]
 8013e90:	4648      	mov	r0, r9
 8013e92:	f001 fe8d 	bl	8015bb0 <__lshift>
 8013e96:	9005      	str	r0, [sp, #20]
 8013e98:	2800      	cmp	r0, #0
 8013e9a:	f43f ae73 	beq.w	8013b84 <_strtod_l+0x43c>
 8013e9e:	2f00      	cmp	r7, #0
 8013ea0:	dd08      	ble.n	8013eb4 <_strtod_l+0x76c>
 8013ea2:	4641      	mov	r1, r8
 8013ea4:	463a      	mov	r2, r7
 8013ea6:	4648      	mov	r0, r9
 8013ea8:	f001 fe82 	bl	8015bb0 <__lshift>
 8013eac:	4680      	mov	r8, r0
 8013eae:	2800      	cmp	r0, #0
 8013eb0:	f43f ae68 	beq.w	8013b84 <_strtod_l+0x43c>
 8013eb4:	9a05      	ldr	r2, [sp, #20]
 8013eb6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013eb8:	4648      	mov	r0, r9
 8013eba:	f001 fee7 	bl	8015c8c <__mdiff>
 8013ebe:	4604      	mov	r4, r0
 8013ec0:	2800      	cmp	r0, #0
 8013ec2:	f43f ae5f 	beq.w	8013b84 <_strtod_l+0x43c>
 8013ec6:	68c3      	ldr	r3, [r0, #12]
 8013ec8:	930c      	str	r3, [sp, #48]	; 0x30
 8013eca:	2300      	movs	r3, #0
 8013ecc:	60c3      	str	r3, [r0, #12]
 8013ece:	4641      	mov	r1, r8
 8013ed0:	f001 fec2 	bl	8015c58 <__mcmp>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	da55      	bge.n	8013f84 <_strtod_l+0x83c>
 8013ed8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013eda:	b9e3      	cbnz	r3, 8013f16 <_strtod_l+0x7ce>
 8013edc:	f1ba 0f00 	cmp.w	sl, #0
 8013ee0:	d119      	bne.n	8013f16 <_strtod_l+0x7ce>
 8013ee2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013ee6:	b9b3      	cbnz	r3, 8013f16 <_strtod_l+0x7ce>
 8013ee8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013eec:	0d1b      	lsrs	r3, r3, #20
 8013eee:	051b      	lsls	r3, r3, #20
 8013ef0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013ef4:	d90f      	bls.n	8013f16 <_strtod_l+0x7ce>
 8013ef6:	6963      	ldr	r3, [r4, #20]
 8013ef8:	b913      	cbnz	r3, 8013f00 <_strtod_l+0x7b8>
 8013efa:	6923      	ldr	r3, [r4, #16]
 8013efc:	2b01      	cmp	r3, #1
 8013efe:	dd0a      	ble.n	8013f16 <_strtod_l+0x7ce>
 8013f00:	4621      	mov	r1, r4
 8013f02:	2201      	movs	r2, #1
 8013f04:	4648      	mov	r0, r9
 8013f06:	f001 fe53 	bl	8015bb0 <__lshift>
 8013f0a:	4641      	mov	r1, r8
 8013f0c:	4604      	mov	r4, r0
 8013f0e:	f001 fea3 	bl	8015c58 <__mcmp>
 8013f12:	2800      	cmp	r0, #0
 8013f14:	dc67      	bgt.n	8013fe6 <_strtod_l+0x89e>
 8013f16:	9b04      	ldr	r3, [sp, #16]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d171      	bne.n	8014000 <_strtod_l+0x8b8>
 8013f1c:	e63d      	b.n	8013b9a <_strtod_l+0x452>
 8013f1e:	f018 0f01 	tst.w	r8, #1
 8013f22:	d004      	beq.n	8013f2e <_strtod_l+0x7e6>
 8013f24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f28:	f7ec fb76 	bl	8000618 <__aeabi_dmul>
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013f32:	3508      	adds	r5, #8
 8013f34:	e6e5      	b.n	8013d02 <_strtod_l+0x5ba>
 8013f36:	f04f 32ff 	mov.w	r2, #4294967295
 8013f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8013f3e:	ea03 0a0a 	and.w	sl, r3, sl
 8013f42:	e6ff      	b.n	8013d44 <_strtod_l+0x5fc>
 8013f44:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013f48:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8013f4c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013f50:	36e2      	adds	r6, #226	; 0xe2
 8013f52:	fa01 f306 	lsl.w	r3, r1, r6
 8013f56:	930a      	str	r3, [sp, #40]	; 0x28
 8013f58:	910f      	str	r1, [sp, #60]	; 0x3c
 8013f5a:	e75d      	b.n	8013e18 <_strtod_l+0x6d0>
 8013f5c:	2300      	movs	r3, #0
 8013f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8013f60:	2301      	movs	r3, #1
 8013f62:	930f      	str	r3, [sp, #60]	; 0x3c
 8013f64:	e758      	b.n	8013e18 <_strtod_l+0x6d0>
 8013f66:	4632      	mov	r2, r6
 8013f68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013f6a:	4648      	mov	r0, r9
 8013f6c:	f001 fe20 	bl	8015bb0 <__lshift>
 8013f70:	901c      	str	r0, [sp, #112]	; 0x70
 8013f72:	2800      	cmp	r0, #0
 8013f74:	f47f af7c 	bne.w	8013e70 <_strtod_l+0x728>
 8013f78:	e604      	b.n	8013b84 <_strtod_l+0x43c>
 8013f7a:	bf00      	nop
 8013f7c:	080189d8 	.word	0x080189d8
 8013f80:	fffffc02 	.word	0xfffffc02
 8013f84:	465d      	mov	r5, fp
 8013f86:	f040 8086 	bne.w	8014096 <_strtod_l+0x94e>
 8013f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013f8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013f90:	b32a      	cbz	r2, 8013fde <_strtod_l+0x896>
 8013f92:	4aaf      	ldr	r2, [pc, #700]	; (8014250 <_strtod_l+0xb08>)
 8013f94:	4293      	cmp	r3, r2
 8013f96:	d153      	bne.n	8014040 <_strtod_l+0x8f8>
 8013f98:	9b04      	ldr	r3, [sp, #16]
 8013f9a:	4650      	mov	r0, sl
 8013f9c:	b1d3      	cbz	r3, 8013fd4 <_strtod_l+0x88c>
 8013f9e:	4aad      	ldr	r2, [pc, #692]	; (8014254 <_strtod_l+0xb0c>)
 8013fa0:	402a      	ands	r2, r5
 8013fa2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8013fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8013faa:	d816      	bhi.n	8013fda <_strtod_l+0x892>
 8013fac:	0d12      	lsrs	r2, r2, #20
 8013fae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8013fb6:	4298      	cmp	r0, r3
 8013fb8:	d142      	bne.n	8014040 <_strtod_l+0x8f8>
 8013fba:	4ba7      	ldr	r3, [pc, #668]	; (8014258 <_strtod_l+0xb10>)
 8013fbc:	429d      	cmp	r5, r3
 8013fbe:	d102      	bne.n	8013fc6 <_strtod_l+0x87e>
 8013fc0:	3001      	adds	r0, #1
 8013fc2:	f43f addf 	beq.w	8013b84 <_strtod_l+0x43c>
 8013fc6:	4ba3      	ldr	r3, [pc, #652]	; (8014254 <_strtod_l+0xb0c>)
 8013fc8:	402b      	ands	r3, r5
 8013fca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013fce:	f04f 0a00 	mov.w	sl, #0
 8013fd2:	e7a0      	b.n	8013f16 <_strtod_l+0x7ce>
 8013fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8013fd8:	e7ed      	b.n	8013fb6 <_strtod_l+0x86e>
 8013fda:	460b      	mov	r3, r1
 8013fdc:	e7eb      	b.n	8013fb6 <_strtod_l+0x86e>
 8013fde:	bb7b      	cbnz	r3, 8014040 <_strtod_l+0x8f8>
 8013fe0:	f1ba 0f00 	cmp.w	sl, #0
 8013fe4:	d12c      	bne.n	8014040 <_strtod_l+0x8f8>
 8013fe6:	9904      	ldr	r1, [sp, #16]
 8013fe8:	4a9a      	ldr	r2, [pc, #616]	; (8014254 <_strtod_l+0xb0c>)
 8013fea:	465b      	mov	r3, fp
 8013fec:	b1f1      	cbz	r1, 801402c <_strtod_l+0x8e4>
 8013fee:	ea02 010b 	and.w	r1, r2, fp
 8013ff2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013ff6:	dc19      	bgt.n	801402c <_strtod_l+0x8e4>
 8013ff8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013ffc:	f77f ae5b 	ble.w	8013cb6 <_strtod_l+0x56e>
 8014000:	4a96      	ldr	r2, [pc, #600]	; (801425c <_strtod_l+0xb14>)
 8014002:	2300      	movs	r3, #0
 8014004:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014008:	4650      	mov	r0, sl
 801400a:	4659      	mov	r1, fp
 801400c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014010:	f7ec fb02 	bl	8000618 <__aeabi_dmul>
 8014014:	4682      	mov	sl, r0
 8014016:	468b      	mov	fp, r1
 8014018:	2900      	cmp	r1, #0
 801401a:	f47f adbe 	bne.w	8013b9a <_strtod_l+0x452>
 801401e:	2800      	cmp	r0, #0
 8014020:	f47f adbb 	bne.w	8013b9a <_strtod_l+0x452>
 8014024:	2322      	movs	r3, #34	; 0x22
 8014026:	f8c9 3000 	str.w	r3, [r9]
 801402a:	e5b6      	b.n	8013b9a <_strtod_l+0x452>
 801402c:	4013      	ands	r3, r2
 801402e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014032:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014036:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801403a:	f04f 3aff 	mov.w	sl, #4294967295
 801403e:	e76a      	b.n	8013f16 <_strtod_l+0x7ce>
 8014040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014042:	b193      	cbz	r3, 801406a <_strtod_l+0x922>
 8014044:	422b      	tst	r3, r5
 8014046:	f43f af66 	beq.w	8013f16 <_strtod_l+0x7ce>
 801404a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801404c:	9a04      	ldr	r2, [sp, #16]
 801404e:	4650      	mov	r0, sl
 8014050:	4659      	mov	r1, fp
 8014052:	b173      	cbz	r3, 8014072 <_strtod_l+0x92a>
 8014054:	f7ff fb5b 	bl	801370e <sulp>
 8014058:	4602      	mov	r2, r0
 801405a:	460b      	mov	r3, r1
 801405c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014060:	f7ec f924 	bl	80002ac <__adddf3>
 8014064:	4682      	mov	sl, r0
 8014066:	468b      	mov	fp, r1
 8014068:	e755      	b.n	8013f16 <_strtod_l+0x7ce>
 801406a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801406c:	ea13 0f0a 	tst.w	r3, sl
 8014070:	e7e9      	b.n	8014046 <_strtod_l+0x8fe>
 8014072:	f7ff fb4c 	bl	801370e <sulp>
 8014076:	4602      	mov	r2, r0
 8014078:	460b      	mov	r3, r1
 801407a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801407e:	f7ec f913 	bl	80002a8 <__aeabi_dsub>
 8014082:	2200      	movs	r2, #0
 8014084:	2300      	movs	r3, #0
 8014086:	4682      	mov	sl, r0
 8014088:	468b      	mov	fp, r1
 801408a:	f7ec fd2d 	bl	8000ae8 <__aeabi_dcmpeq>
 801408e:	2800      	cmp	r0, #0
 8014090:	f47f ae11 	bne.w	8013cb6 <_strtod_l+0x56e>
 8014094:	e73f      	b.n	8013f16 <_strtod_l+0x7ce>
 8014096:	4641      	mov	r1, r8
 8014098:	4620      	mov	r0, r4
 801409a:	f001 ff1a 	bl	8015ed2 <__ratio>
 801409e:	ec57 6b10 	vmov	r6, r7, d0
 80140a2:	2200      	movs	r2, #0
 80140a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80140a8:	ee10 0a10 	vmov	r0, s0
 80140ac:	4639      	mov	r1, r7
 80140ae:	f7ec fd2f 	bl	8000b10 <__aeabi_dcmple>
 80140b2:	2800      	cmp	r0, #0
 80140b4:	d077      	beq.n	80141a6 <_strtod_l+0xa5e>
 80140b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d04a      	beq.n	8014152 <_strtod_l+0xa0a>
 80140bc:	4b68      	ldr	r3, [pc, #416]	; (8014260 <_strtod_l+0xb18>)
 80140be:	2200      	movs	r2, #0
 80140c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80140c4:	4f66      	ldr	r7, [pc, #408]	; (8014260 <_strtod_l+0xb18>)
 80140c6:	2600      	movs	r6, #0
 80140c8:	4b62      	ldr	r3, [pc, #392]	; (8014254 <_strtod_l+0xb0c>)
 80140ca:	402b      	ands	r3, r5
 80140cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80140ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80140d0:	4b64      	ldr	r3, [pc, #400]	; (8014264 <_strtod_l+0xb1c>)
 80140d2:	429a      	cmp	r2, r3
 80140d4:	f040 80ce 	bne.w	8014274 <_strtod_l+0xb2c>
 80140d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80140dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80140e0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80140e4:	ec4b ab10 	vmov	d0, sl, fp
 80140e8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80140ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80140f0:	f001 fe2a 	bl	8015d48 <__ulp>
 80140f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80140f8:	ec53 2b10 	vmov	r2, r3, d0
 80140fc:	f7ec fa8c 	bl	8000618 <__aeabi_dmul>
 8014100:	4652      	mov	r2, sl
 8014102:	465b      	mov	r3, fp
 8014104:	f7ec f8d2 	bl	80002ac <__adddf3>
 8014108:	460b      	mov	r3, r1
 801410a:	4952      	ldr	r1, [pc, #328]	; (8014254 <_strtod_l+0xb0c>)
 801410c:	4a56      	ldr	r2, [pc, #344]	; (8014268 <_strtod_l+0xb20>)
 801410e:	4019      	ands	r1, r3
 8014110:	4291      	cmp	r1, r2
 8014112:	4682      	mov	sl, r0
 8014114:	d95b      	bls.n	80141ce <_strtod_l+0xa86>
 8014116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014118:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801411c:	4293      	cmp	r3, r2
 801411e:	d103      	bne.n	8014128 <_strtod_l+0x9e0>
 8014120:	9b08      	ldr	r3, [sp, #32]
 8014122:	3301      	adds	r3, #1
 8014124:	f43f ad2e 	beq.w	8013b84 <_strtod_l+0x43c>
 8014128:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014258 <_strtod_l+0xb10>
 801412c:	f04f 3aff 	mov.w	sl, #4294967295
 8014130:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014132:	4648      	mov	r0, r9
 8014134:	f001 fb70 	bl	8015818 <_Bfree>
 8014138:	9905      	ldr	r1, [sp, #20]
 801413a:	4648      	mov	r0, r9
 801413c:	f001 fb6c 	bl	8015818 <_Bfree>
 8014140:	4641      	mov	r1, r8
 8014142:	4648      	mov	r0, r9
 8014144:	f001 fb68 	bl	8015818 <_Bfree>
 8014148:	4621      	mov	r1, r4
 801414a:	4648      	mov	r0, r9
 801414c:	f001 fb64 	bl	8015818 <_Bfree>
 8014150:	e619      	b.n	8013d86 <_strtod_l+0x63e>
 8014152:	f1ba 0f00 	cmp.w	sl, #0
 8014156:	d11a      	bne.n	801418e <_strtod_l+0xa46>
 8014158:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801415c:	b9eb      	cbnz	r3, 801419a <_strtod_l+0xa52>
 801415e:	2200      	movs	r2, #0
 8014160:	4b3f      	ldr	r3, [pc, #252]	; (8014260 <_strtod_l+0xb18>)
 8014162:	4630      	mov	r0, r6
 8014164:	4639      	mov	r1, r7
 8014166:	f7ec fcc9 	bl	8000afc <__aeabi_dcmplt>
 801416a:	b9c8      	cbnz	r0, 80141a0 <_strtod_l+0xa58>
 801416c:	4630      	mov	r0, r6
 801416e:	4639      	mov	r1, r7
 8014170:	2200      	movs	r2, #0
 8014172:	4b3e      	ldr	r3, [pc, #248]	; (801426c <_strtod_l+0xb24>)
 8014174:	f7ec fa50 	bl	8000618 <__aeabi_dmul>
 8014178:	4606      	mov	r6, r0
 801417a:	460f      	mov	r7, r1
 801417c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014180:	9618      	str	r6, [sp, #96]	; 0x60
 8014182:	9319      	str	r3, [sp, #100]	; 0x64
 8014184:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014188:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801418c:	e79c      	b.n	80140c8 <_strtod_l+0x980>
 801418e:	f1ba 0f01 	cmp.w	sl, #1
 8014192:	d102      	bne.n	801419a <_strtod_l+0xa52>
 8014194:	2d00      	cmp	r5, #0
 8014196:	f43f ad8e 	beq.w	8013cb6 <_strtod_l+0x56e>
 801419a:	2200      	movs	r2, #0
 801419c:	4b34      	ldr	r3, [pc, #208]	; (8014270 <_strtod_l+0xb28>)
 801419e:	e78f      	b.n	80140c0 <_strtod_l+0x978>
 80141a0:	2600      	movs	r6, #0
 80141a2:	4f32      	ldr	r7, [pc, #200]	; (801426c <_strtod_l+0xb24>)
 80141a4:	e7ea      	b.n	801417c <_strtod_l+0xa34>
 80141a6:	4b31      	ldr	r3, [pc, #196]	; (801426c <_strtod_l+0xb24>)
 80141a8:	4630      	mov	r0, r6
 80141aa:	4639      	mov	r1, r7
 80141ac:	2200      	movs	r2, #0
 80141ae:	f7ec fa33 	bl	8000618 <__aeabi_dmul>
 80141b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141b4:	4606      	mov	r6, r0
 80141b6:	460f      	mov	r7, r1
 80141b8:	b933      	cbnz	r3, 80141c8 <_strtod_l+0xa80>
 80141ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80141be:	9010      	str	r0, [sp, #64]	; 0x40
 80141c0:	9311      	str	r3, [sp, #68]	; 0x44
 80141c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80141c6:	e7df      	b.n	8014188 <_strtod_l+0xa40>
 80141c8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80141cc:	e7f9      	b.n	80141c2 <_strtod_l+0xa7a>
 80141ce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80141d2:	9b04      	ldr	r3, [sp, #16]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d1ab      	bne.n	8014130 <_strtod_l+0x9e8>
 80141d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80141dc:	0d1b      	lsrs	r3, r3, #20
 80141de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80141e0:	051b      	lsls	r3, r3, #20
 80141e2:	429a      	cmp	r2, r3
 80141e4:	465d      	mov	r5, fp
 80141e6:	d1a3      	bne.n	8014130 <_strtod_l+0x9e8>
 80141e8:	4639      	mov	r1, r7
 80141ea:	4630      	mov	r0, r6
 80141ec:	f7ec fcc4 	bl	8000b78 <__aeabi_d2iz>
 80141f0:	f7ec f9a8 	bl	8000544 <__aeabi_i2d>
 80141f4:	460b      	mov	r3, r1
 80141f6:	4602      	mov	r2, r0
 80141f8:	4639      	mov	r1, r7
 80141fa:	4630      	mov	r0, r6
 80141fc:	f7ec f854 	bl	80002a8 <__aeabi_dsub>
 8014200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014202:	4606      	mov	r6, r0
 8014204:	460f      	mov	r7, r1
 8014206:	b933      	cbnz	r3, 8014216 <_strtod_l+0xace>
 8014208:	f1ba 0f00 	cmp.w	sl, #0
 801420c:	d103      	bne.n	8014216 <_strtod_l+0xace>
 801420e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014212:	2d00      	cmp	r5, #0
 8014214:	d06d      	beq.n	80142f2 <_strtod_l+0xbaa>
 8014216:	a30a      	add	r3, pc, #40	; (adr r3, 8014240 <_strtod_l+0xaf8>)
 8014218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801421c:	4630      	mov	r0, r6
 801421e:	4639      	mov	r1, r7
 8014220:	f7ec fc6c 	bl	8000afc <__aeabi_dcmplt>
 8014224:	2800      	cmp	r0, #0
 8014226:	f47f acb8 	bne.w	8013b9a <_strtod_l+0x452>
 801422a:	a307      	add	r3, pc, #28	; (adr r3, 8014248 <_strtod_l+0xb00>)
 801422c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014230:	4630      	mov	r0, r6
 8014232:	4639      	mov	r1, r7
 8014234:	f7ec fc80 	bl	8000b38 <__aeabi_dcmpgt>
 8014238:	2800      	cmp	r0, #0
 801423a:	f43f af79 	beq.w	8014130 <_strtod_l+0x9e8>
 801423e:	e4ac      	b.n	8013b9a <_strtod_l+0x452>
 8014240:	94a03595 	.word	0x94a03595
 8014244:	3fdfffff 	.word	0x3fdfffff
 8014248:	35afe535 	.word	0x35afe535
 801424c:	3fe00000 	.word	0x3fe00000
 8014250:	000fffff 	.word	0x000fffff
 8014254:	7ff00000 	.word	0x7ff00000
 8014258:	7fefffff 	.word	0x7fefffff
 801425c:	39500000 	.word	0x39500000
 8014260:	3ff00000 	.word	0x3ff00000
 8014264:	7fe00000 	.word	0x7fe00000
 8014268:	7c9fffff 	.word	0x7c9fffff
 801426c:	3fe00000 	.word	0x3fe00000
 8014270:	bff00000 	.word	0xbff00000
 8014274:	9b04      	ldr	r3, [sp, #16]
 8014276:	b333      	cbz	r3, 80142c6 <_strtod_l+0xb7e>
 8014278:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801427a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801427e:	d822      	bhi.n	80142c6 <_strtod_l+0xb7e>
 8014280:	a327      	add	r3, pc, #156	; (adr r3, 8014320 <_strtod_l+0xbd8>)
 8014282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014286:	4630      	mov	r0, r6
 8014288:	4639      	mov	r1, r7
 801428a:	f7ec fc41 	bl	8000b10 <__aeabi_dcmple>
 801428e:	b1a0      	cbz	r0, 80142ba <_strtod_l+0xb72>
 8014290:	4639      	mov	r1, r7
 8014292:	4630      	mov	r0, r6
 8014294:	f7ec fc98 	bl	8000bc8 <__aeabi_d2uiz>
 8014298:	2800      	cmp	r0, #0
 801429a:	bf08      	it	eq
 801429c:	2001      	moveq	r0, #1
 801429e:	f7ec f941 	bl	8000524 <__aeabi_ui2d>
 80142a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142a4:	4606      	mov	r6, r0
 80142a6:	460f      	mov	r7, r1
 80142a8:	bb03      	cbnz	r3, 80142ec <_strtod_l+0xba4>
 80142aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80142ae:	9012      	str	r0, [sp, #72]	; 0x48
 80142b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80142b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80142b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80142ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80142be:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80142c2:	1a9b      	subs	r3, r3, r2
 80142c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80142c6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80142ca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80142ce:	f001 fd3b 	bl	8015d48 <__ulp>
 80142d2:	4650      	mov	r0, sl
 80142d4:	ec53 2b10 	vmov	r2, r3, d0
 80142d8:	4659      	mov	r1, fp
 80142da:	f7ec f99d 	bl	8000618 <__aeabi_dmul>
 80142de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80142e2:	f7eb ffe3 	bl	80002ac <__adddf3>
 80142e6:	4682      	mov	sl, r0
 80142e8:	468b      	mov	fp, r1
 80142ea:	e772      	b.n	80141d2 <_strtod_l+0xa8a>
 80142ec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80142f0:	e7df      	b.n	80142b2 <_strtod_l+0xb6a>
 80142f2:	a30d      	add	r3, pc, #52	; (adr r3, 8014328 <_strtod_l+0xbe0>)
 80142f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142f8:	f7ec fc00 	bl	8000afc <__aeabi_dcmplt>
 80142fc:	e79c      	b.n	8014238 <_strtod_l+0xaf0>
 80142fe:	2300      	movs	r3, #0
 8014300:	930d      	str	r3, [sp, #52]	; 0x34
 8014302:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014306:	6013      	str	r3, [r2, #0]
 8014308:	f7ff ba61 	b.w	80137ce <_strtod_l+0x86>
 801430c:	2b65      	cmp	r3, #101	; 0x65
 801430e:	f04f 0200 	mov.w	r2, #0
 8014312:	f43f ab4e 	beq.w	80139b2 <_strtod_l+0x26a>
 8014316:	2101      	movs	r1, #1
 8014318:	4614      	mov	r4, r2
 801431a:	9104      	str	r1, [sp, #16]
 801431c:	f7ff bacb 	b.w	80138b6 <_strtod_l+0x16e>
 8014320:	ffc00000 	.word	0xffc00000
 8014324:	41dfffff 	.word	0x41dfffff
 8014328:	94a03595 	.word	0x94a03595
 801432c:	3fcfffff 	.word	0x3fcfffff

08014330 <_strtod_r>:
 8014330:	4b05      	ldr	r3, [pc, #20]	; (8014348 <_strtod_r+0x18>)
 8014332:	681b      	ldr	r3, [r3, #0]
 8014334:	b410      	push	{r4}
 8014336:	6a1b      	ldr	r3, [r3, #32]
 8014338:	4c04      	ldr	r4, [pc, #16]	; (801434c <_strtod_r+0x1c>)
 801433a:	2b00      	cmp	r3, #0
 801433c:	bf08      	it	eq
 801433e:	4623      	moveq	r3, r4
 8014340:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014344:	f7ff ba00 	b.w	8013748 <_strtod_l>
 8014348:	20000e34 	.word	0x20000e34
 801434c:	20000e98 	.word	0x20000e98

08014350 <_strtol_l.isra.0>:
 8014350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014354:	4680      	mov	r8, r0
 8014356:	4689      	mov	r9, r1
 8014358:	4692      	mov	sl, r2
 801435a:	461e      	mov	r6, r3
 801435c:	460f      	mov	r7, r1
 801435e:	463d      	mov	r5, r7
 8014360:	9808      	ldr	r0, [sp, #32]
 8014362:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014366:	f001 f9ed 	bl	8015744 <__locale_ctype_ptr_l>
 801436a:	4420      	add	r0, r4
 801436c:	7843      	ldrb	r3, [r0, #1]
 801436e:	f013 0308 	ands.w	r3, r3, #8
 8014372:	d132      	bne.n	80143da <_strtol_l.isra.0+0x8a>
 8014374:	2c2d      	cmp	r4, #45	; 0x2d
 8014376:	d132      	bne.n	80143de <_strtol_l.isra.0+0x8e>
 8014378:	787c      	ldrb	r4, [r7, #1]
 801437a:	1cbd      	adds	r5, r7, #2
 801437c:	2201      	movs	r2, #1
 801437e:	2e00      	cmp	r6, #0
 8014380:	d05d      	beq.n	801443e <_strtol_l.isra.0+0xee>
 8014382:	2e10      	cmp	r6, #16
 8014384:	d109      	bne.n	801439a <_strtol_l.isra.0+0x4a>
 8014386:	2c30      	cmp	r4, #48	; 0x30
 8014388:	d107      	bne.n	801439a <_strtol_l.isra.0+0x4a>
 801438a:	782b      	ldrb	r3, [r5, #0]
 801438c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014390:	2b58      	cmp	r3, #88	; 0x58
 8014392:	d14f      	bne.n	8014434 <_strtol_l.isra.0+0xe4>
 8014394:	786c      	ldrb	r4, [r5, #1]
 8014396:	2610      	movs	r6, #16
 8014398:	3502      	adds	r5, #2
 801439a:	2a00      	cmp	r2, #0
 801439c:	bf14      	ite	ne
 801439e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80143a2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80143a6:	2700      	movs	r7, #0
 80143a8:	fbb1 fcf6 	udiv	ip, r1, r6
 80143ac:	4638      	mov	r0, r7
 80143ae:	fb06 1e1c 	mls	lr, r6, ip, r1
 80143b2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80143b6:	2b09      	cmp	r3, #9
 80143b8:	d817      	bhi.n	80143ea <_strtol_l.isra.0+0x9a>
 80143ba:	461c      	mov	r4, r3
 80143bc:	42a6      	cmp	r6, r4
 80143be:	dd23      	ble.n	8014408 <_strtol_l.isra.0+0xb8>
 80143c0:	1c7b      	adds	r3, r7, #1
 80143c2:	d007      	beq.n	80143d4 <_strtol_l.isra.0+0x84>
 80143c4:	4584      	cmp	ip, r0
 80143c6:	d31c      	bcc.n	8014402 <_strtol_l.isra.0+0xb2>
 80143c8:	d101      	bne.n	80143ce <_strtol_l.isra.0+0x7e>
 80143ca:	45a6      	cmp	lr, r4
 80143cc:	db19      	blt.n	8014402 <_strtol_l.isra.0+0xb2>
 80143ce:	fb00 4006 	mla	r0, r0, r6, r4
 80143d2:	2701      	movs	r7, #1
 80143d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80143d8:	e7eb      	b.n	80143b2 <_strtol_l.isra.0+0x62>
 80143da:	462f      	mov	r7, r5
 80143dc:	e7bf      	b.n	801435e <_strtol_l.isra.0+0xe>
 80143de:	2c2b      	cmp	r4, #43	; 0x2b
 80143e0:	bf04      	itt	eq
 80143e2:	1cbd      	addeq	r5, r7, #2
 80143e4:	787c      	ldrbeq	r4, [r7, #1]
 80143e6:	461a      	mov	r2, r3
 80143e8:	e7c9      	b.n	801437e <_strtol_l.isra.0+0x2e>
 80143ea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80143ee:	2b19      	cmp	r3, #25
 80143f0:	d801      	bhi.n	80143f6 <_strtol_l.isra.0+0xa6>
 80143f2:	3c37      	subs	r4, #55	; 0x37
 80143f4:	e7e2      	b.n	80143bc <_strtol_l.isra.0+0x6c>
 80143f6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80143fa:	2b19      	cmp	r3, #25
 80143fc:	d804      	bhi.n	8014408 <_strtol_l.isra.0+0xb8>
 80143fe:	3c57      	subs	r4, #87	; 0x57
 8014400:	e7dc      	b.n	80143bc <_strtol_l.isra.0+0x6c>
 8014402:	f04f 37ff 	mov.w	r7, #4294967295
 8014406:	e7e5      	b.n	80143d4 <_strtol_l.isra.0+0x84>
 8014408:	1c7b      	adds	r3, r7, #1
 801440a:	d108      	bne.n	801441e <_strtol_l.isra.0+0xce>
 801440c:	2322      	movs	r3, #34	; 0x22
 801440e:	f8c8 3000 	str.w	r3, [r8]
 8014412:	4608      	mov	r0, r1
 8014414:	f1ba 0f00 	cmp.w	sl, #0
 8014418:	d107      	bne.n	801442a <_strtol_l.isra.0+0xda>
 801441a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801441e:	b102      	cbz	r2, 8014422 <_strtol_l.isra.0+0xd2>
 8014420:	4240      	negs	r0, r0
 8014422:	f1ba 0f00 	cmp.w	sl, #0
 8014426:	d0f8      	beq.n	801441a <_strtol_l.isra.0+0xca>
 8014428:	b10f      	cbz	r7, 801442e <_strtol_l.isra.0+0xde>
 801442a:	f105 39ff 	add.w	r9, r5, #4294967295
 801442e:	f8ca 9000 	str.w	r9, [sl]
 8014432:	e7f2      	b.n	801441a <_strtol_l.isra.0+0xca>
 8014434:	2430      	movs	r4, #48	; 0x30
 8014436:	2e00      	cmp	r6, #0
 8014438:	d1af      	bne.n	801439a <_strtol_l.isra.0+0x4a>
 801443a:	2608      	movs	r6, #8
 801443c:	e7ad      	b.n	801439a <_strtol_l.isra.0+0x4a>
 801443e:	2c30      	cmp	r4, #48	; 0x30
 8014440:	d0a3      	beq.n	801438a <_strtol_l.isra.0+0x3a>
 8014442:	260a      	movs	r6, #10
 8014444:	e7a9      	b.n	801439a <_strtol_l.isra.0+0x4a>
	...

08014448 <_strtol_r>:
 8014448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801444a:	4c06      	ldr	r4, [pc, #24]	; (8014464 <_strtol_r+0x1c>)
 801444c:	4d06      	ldr	r5, [pc, #24]	; (8014468 <_strtol_r+0x20>)
 801444e:	6824      	ldr	r4, [r4, #0]
 8014450:	6a24      	ldr	r4, [r4, #32]
 8014452:	2c00      	cmp	r4, #0
 8014454:	bf08      	it	eq
 8014456:	462c      	moveq	r4, r5
 8014458:	9400      	str	r4, [sp, #0]
 801445a:	f7ff ff79 	bl	8014350 <_strtol_l.isra.0>
 801445e:	b003      	add	sp, #12
 8014460:	bd30      	pop	{r4, r5, pc}
 8014462:	bf00      	nop
 8014464:	20000e34 	.word	0x20000e34
 8014468:	20000e98 	.word	0x20000e98

0801446c <quorem>:
 801446c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014470:	6903      	ldr	r3, [r0, #16]
 8014472:	690c      	ldr	r4, [r1, #16]
 8014474:	42a3      	cmp	r3, r4
 8014476:	4680      	mov	r8, r0
 8014478:	f2c0 8082 	blt.w	8014580 <quorem+0x114>
 801447c:	3c01      	subs	r4, #1
 801447e:	f101 0714 	add.w	r7, r1, #20
 8014482:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014486:	f100 0614 	add.w	r6, r0, #20
 801448a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801448e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014492:	eb06 030c 	add.w	r3, r6, ip
 8014496:	3501      	adds	r5, #1
 8014498:	eb07 090c 	add.w	r9, r7, ip
 801449c:	9301      	str	r3, [sp, #4]
 801449e:	fbb0 f5f5 	udiv	r5, r0, r5
 80144a2:	b395      	cbz	r5, 801450a <quorem+0x9e>
 80144a4:	f04f 0a00 	mov.w	sl, #0
 80144a8:	4638      	mov	r0, r7
 80144aa:	46b6      	mov	lr, r6
 80144ac:	46d3      	mov	fp, sl
 80144ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80144b2:	b293      	uxth	r3, r2
 80144b4:	fb05 a303 	mla	r3, r5, r3, sl
 80144b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80144bc:	b29b      	uxth	r3, r3
 80144be:	ebab 0303 	sub.w	r3, fp, r3
 80144c2:	0c12      	lsrs	r2, r2, #16
 80144c4:	f8de b000 	ldr.w	fp, [lr]
 80144c8:	fb05 a202 	mla	r2, r5, r2, sl
 80144cc:	fa13 f38b 	uxtah	r3, r3, fp
 80144d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80144d4:	fa1f fb82 	uxth.w	fp, r2
 80144d8:	f8de 2000 	ldr.w	r2, [lr]
 80144dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80144e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80144e4:	b29b      	uxth	r3, r3
 80144e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80144ea:	4581      	cmp	r9, r0
 80144ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80144f0:	f84e 3b04 	str.w	r3, [lr], #4
 80144f4:	d2db      	bcs.n	80144ae <quorem+0x42>
 80144f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80144fa:	b933      	cbnz	r3, 801450a <quorem+0x9e>
 80144fc:	9b01      	ldr	r3, [sp, #4]
 80144fe:	3b04      	subs	r3, #4
 8014500:	429e      	cmp	r6, r3
 8014502:	461a      	mov	r2, r3
 8014504:	d330      	bcc.n	8014568 <quorem+0xfc>
 8014506:	f8c8 4010 	str.w	r4, [r8, #16]
 801450a:	4640      	mov	r0, r8
 801450c:	f001 fba4 	bl	8015c58 <__mcmp>
 8014510:	2800      	cmp	r0, #0
 8014512:	db25      	blt.n	8014560 <quorem+0xf4>
 8014514:	3501      	adds	r5, #1
 8014516:	4630      	mov	r0, r6
 8014518:	f04f 0c00 	mov.w	ip, #0
 801451c:	f857 2b04 	ldr.w	r2, [r7], #4
 8014520:	f8d0 e000 	ldr.w	lr, [r0]
 8014524:	b293      	uxth	r3, r2
 8014526:	ebac 0303 	sub.w	r3, ip, r3
 801452a:	0c12      	lsrs	r2, r2, #16
 801452c:	fa13 f38e 	uxtah	r3, r3, lr
 8014530:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014534:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014538:	b29b      	uxth	r3, r3
 801453a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801453e:	45b9      	cmp	r9, r7
 8014540:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014544:	f840 3b04 	str.w	r3, [r0], #4
 8014548:	d2e8      	bcs.n	801451c <quorem+0xb0>
 801454a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801454e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014552:	b92a      	cbnz	r2, 8014560 <quorem+0xf4>
 8014554:	3b04      	subs	r3, #4
 8014556:	429e      	cmp	r6, r3
 8014558:	461a      	mov	r2, r3
 801455a:	d30b      	bcc.n	8014574 <quorem+0x108>
 801455c:	f8c8 4010 	str.w	r4, [r8, #16]
 8014560:	4628      	mov	r0, r5
 8014562:	b003      	add	sp, #12
 8014564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014568:	6812      	ldr	r2, [r2, #0]
 801456a:	3b04      	subs	r3, #4
 801456c:	2a00      	cmp	r2, #0
 801456e:	d1ca      	bne.n	8014506 <quorem+0x9a>
 8014570:	3c01      	subs	r4, #1
 8014572:	e7c5      	b.n	8014500 <quorem+0x94>
 8014574:	6812      	ldr	r2, [r2, #0]
 8014576:	3b04      	subs	r3, #4
 8014578:	2a00      	cmp	r2, #0
 801457a:	d1ef      	bne.n	801455c <quorem+0xf0>
 801457c:	3c01      	subs	r4, #1
 801457e:	e7ea      	b.n	8014556 <quorem+0xea>
 8014580:	2000      	movs	r0, #0
 8014582:	e7ee      	b.n	8014562 <quorem+0xf6>
 8014584:	0000      	movs	r0, r0
	...

08014588 <_dtoa_r>:
 8014588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801458c:	ec57 6b10 	vmov	r6, r7, d0
 8014590:	b097      	sub	sp, #92	; 0x5c
 8014592:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014594:	9106      	str	r1, [sp, #24]
 8014596:	4604      	mov	r4, r0
 8014598:	920b      	str	r2, [sp, #44]	; 0x2c
 801459a:	9312      	str	r3, [sp, #72]	; 0x48
 801459c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80145a0:	e9cd 6700 	strd	r6, r7, [sp]
 80145a4:	b93d      	cbnz	r5, 80145b6 <_dtoa_r+0x2e>
 80145a6:	2010      	movs	r0, #16
 80145a8:	f7fe f8ea 	bl	8012780 <malloc>
 80145ac:	6260      	str	r0, [r4, #36]	; 0x24
 80145ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80145b2:	6005      	str	r5, [r0, #0]
 80145b4:	60c5      	str	r5, [r0, #12]
 80145b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80145b8:	6819      	ldr	r1, [r3, #0]
 80145ba:	b151      	cbz	r1, 80145d2 <_dtoa_r+0x4a>
 80145bc:	685a      	ldr	r2, [r3, #4]
 80145be:	604a      	str	r2, [r1, #4]
 80145c0:	2301      	movs	r3, #1
 80145c2:	4093      	lsls	r3, r2
 80145c4:	608b      	str	r3, [r1, #8]
 80145c6:	4620      	mov	r0, r4
 80145c8:	f001 f926 	bl	8015818 <_Bfree>
 80145cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80145ce:	2200      	movs	r2, #0
 80145d0:	601a      	str	r2, [r3, #0]
 80145d2:	1e3b      	subs	r3, r7, #0
 80145d4:	bfbb      	ittet	lt
 80145d6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80145da:	9301      	strlt	r3, [sp, #4]
 80145dc:	2300      	movge	r3, #0
 80145de:	2201      	movlt	r2, #1
 80145e0:	bfac      	ite	ge
 80145e2:	f8c8 3000 	strge.w	r3, [r8]
 80145e6:	f8c8 2000 	strlt.w	r2, [r8]
 80145ea:	4baf      	ldr	r3, [pc, #700]	; (80148a8 <_dtoa_r+0x320>)
 80145ec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80145f0:	ea33 0308 	bics.w	r3, r3, r8
 80145f4:	d114      	bne.n	8014620 <_dtoa_r+0x98>
 80145f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80145f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80145fc:	6013      	str	r3, [r2, #0]
 80145fe:	9b00      	ldr	r3, [sp, #0]
 8014600:	b923      	cbnz	r3, 801460c <_dtoa_r+0x84>
 8014602:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014606:	2800      	cmp	r0, #0
 8014608:	f000 8542 	beq.w	8015090 <_dtoa_r+0xb08>
 801460c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801460e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80148bc <_dtoa_r+0x334>
 8014612:	2b00      	cmp	r3, #0
 8014614:	f000 8544 	beq.w	80150a0 <_dtoa_r+0xb18>
 8014618:	f10b 0303 	add.w	r3, fp, #3
 801461c:	f000 bd3e 	b.w	801509c <_dtoa_r+0xb14>
 8014620:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014624:	2200      	movs	r2, #0
 8014626:	2300      	movs	r3, #0
 8014628:	4630      	mov	r0, r6
 801462a:	4639      	mov	r1, r7
 801462c:	f7ec fa5c 	bl	8000ae8 <__aeabi_dcmpeq>
 8014630:	4681      	mov	r9, r0
 8014632:	b168      	cbz	r0, 8014650 <_dtoa_r+0xc8>
 8014634:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014636:	2301      	movs	r3, #1
 8014638:	6013      	str	r3, [r2, #0]
 801463a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801463c:	2b00      	cmp	r3, #0
 801463e:	f000 8524 	beq.w	801508a <_dtoa_r+0xb02>
 8014642:	4b9a      	ldr	r3, [pc, #616]	; (80148ac <_dtoa_r+0x324>)
 8014644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014646:	f103 3bff 	add.w	fp, r3, #4294967295
 801464a:	6013      	str	r3, [r2, #0]
 801464c:	f000 bd28 	b.w	80150a0 <_dtoa_r+0xb18>
 8014650:	aa14      	add	r2, sp, #80	; 0x50
 8014652:	a915      	add	r1, sp, #84	; 0x54
 8014654:	ec47 6b10 	vmov	d0, r6, r7
 8014658:	4620      	mov	r0, r4
 801465a:	f001 fbeb 	bl	8015e34 <__d2b>
 801465e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014662:	9004      	str	r0, [sp, #16]
 8014664:	2d00      	cmp	r5, #0
 8014666:	d07c      	beq.n	8014762 <_dtoa_r+0x1da>
 8014668:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801466c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014670:	46b2      	mov	sl, r6
 8014672:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014676:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801467a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801467e:	2200      	movs	r2, #0
 8014680:	4b8b      	ldr	r3, [pc, #556]	; (80148b0 <_dtoa_r+0x328>)
 8014682:	4650      	mov	r0, sl
 8014684:	4659      	mov	r1, fp
 8014686:	f7eb fe0f 	bl	80002a8 <__aeabi_dsub>
 801468a:	a381      	add	r3, pc, #516	; (adr r3, 8014890 <_dtoa_r+0x308>)
 801468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014690:	f7eb ffc2 	bl	8000618 <__aeabi_dmul>
 8014694:	a380      	add	r3, pc, #512	; (adr r3, 8014898 <_dtoa_r+0x310>)
 8014696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801469a:	f7eb fe07 	bl	80002ac <__adddf3>
 801469e:	4606      	mov	r6, r0
 80146a0:	4628      	mov	r0, r5
 80146a2:	460f      	mov	r7, r1
 80146a4:	f7eb ff4e 	bl	8000544 <__aeabi_i2d>
 80146a8:	a37d      	add	r3, pc, #500	; (adr r3, 80148a0 <_dtoa_r+0x318>)
 80146aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ae:	f7eb ffb3 	bl	8000618 <__aeabi_dmul>
 80146b2:	4602      	mov	r2, r0
 80146b4:	460b      	mov	r3, r1
 80146b6:	4630      	mov	r0, r6
 80146b8:	4639      	mov	r1, r7
 80146ba:	f7eb fdf7 	bl	80002ac <__adddf3>
 80146be:	4606      	mov	r6, r0
 80146c0:	460f      	mov	r7, r1
 80146c2:	f7ec fa59 	bl	8000b78 <__aeabi_d2iz>
 80146c6:	2200      	movs	r2, #0
 80146c8:	4682      	mov	sl, r0
 80146ca:	2300      	movs	r3, #0
 80146cc:	4630      	mov	r0, r6
 80146ce:	4639      	mov	r1, r7
 80146d0:	f7ec fa14 	bl	8000afc <__aeabi_dcmplt>
 80146d4:	b148      	cbz	r0, 80146ea <_dtoa_r+0x162>
 80146d6:	4650      	mov	r0, sl
 80146d8:	f7eb ff34 	bl	8000544 <__aeabi_i2d>
 80146dc:	4632      	mov	r2, r6
 80146de:	463b      	mov	r3, r7
 80146e0:	f7ec fa02 	bl	8000ae8 <__aeabi_dcmpeq>
 80146e4:	b908      	cbnz	r0, 80146ea <_dtoa_r+0x162>
 80146e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80146ea:	f1ba 0f16 	cmp.w	sl, #22
 80146ee:	d859      	bhi.n	80147a4 <_dtoa_r+0x21c>
 80146f0:	4970      	ldr	r1, [pc, #448]	; (80148b4 <_dtoa_r+0x32c>)
 80146f2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80146f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80146fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80146fe:	f7ec fa1b 	bl	8000b38 <__aeabi_dcmpgt>
 8014702:	2800      	cmp	r0, #0
 8014704:	d050      	beq.n	80147a8 <_dtoa_r+0x220>
 8014706:	f10a 3aff 	add.w	sl, sl, #4294967295
 801470a:	2300      	movs	r3, #0
 801470c:	930f      	str	r3, [sp, #60]	; 0x3c
 801470e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014710:	1b5d      	subs	r5, r3, r5
 8014712:	f1b5 0801 	subs.w	r8, r5, #1
 8014716:	bf49      	itett	mi
 8014718:	f1c5 0301 	rsbmi	r3, r5, #1
 801471c:	2300      	movpl	r3, #0
 801471e:	9305      	strmi	r3, [sp, #20]
 8014720:	f04f 0800 	movmi.w	r8, #0
 8014724:	bf58      	it	pl
 8014726:	9305      	strpl	r3, [sp, #20]
 8014728:	f1ba 0f00 	cmp.w	sl, #0
 801472c:	db3e      	blt.n	80147ac <_dtoa_r+0x224>
 801472e:	2300      	movs	r3, #0
 8014730:	44d0      	add	r8, sl
 8014732:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014736:	9307      	str	r3, [sp, #28]
 8014738:	9b06      	ldr	r3, [sp, #24]
 801473a:	2b09      	cmp	r3, #9
 801473c:	f200 8090 	bhi.w	8014860 <_dtoa_r+0x2d8>
 8014740:	2b05      	cmp	r3, #5
 8014742:	bfc4      	itt	gt
 8014744:	3b04      	subgt	r3, #4
 8014746:	9306      	strgt	r3, [sp, #24]
 8014748:	9b06      	ldr	r3, [sp, #24]
 801474a:	f1a3 0302 	sub.w	r3, r3, #2
 801474e:	bfcc      	ite	gt
 8014750:	2500      	movgt	r5, #0
 8014752:	2501      	movle	r5, #1
 8014754:	2b03      	cmp	r3, #3
 8014756:	f200 808f 	bhi.w	8014878 <_dtoa_r+0x2f0>
 801475a:	e8df f003 	tbb	[pc, r3]
 801475e:	7f7d      	.short	0x7f7d
 8014760:	7131      	.short	0x7131
 8014762:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014766:	441d      	add	r5, r3
 8014768:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801476c:	2820      	cmp	r0, #32
 801476e:	dd13      	ble.n	8014798 <_dtoa_r+0x210>
 8014770:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014774:	9b00      	ldr	r3, [sp, #0]
 8014776:	fa08 f800 	lsl.w	r8, r8, r0
 801477a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801477e:	fa23 f000 	lsr.w	r0, r3, r0
 8014782:	ea48 0000 	orr.w	r0, r8, r0
 8014786:	f7eb fecd 	bl	8000524 <__aeabi_ui2d>
 801478a:	2301      	movs	r3, #1
 801478c:	4682      	mov	sl, r0
 801478e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014792:	3d01      	subs	r5, #1
 8014794:	9313      	str	r3, [sp, #76]	; 0x4c
 8014796:	e772      	b.n	801467e <_dtoa_r+0xf6>
 8014798:	9b00      	ldr	r3, [sp, #0]
 801479a:	f1c0 0020 	rsb	r0, r0, #32
 801479e:	fa03 f000 	lsl.w	r0, r3, r0
 80147a2:	e7f0      	b.n	8014786 <_dtoa_r+0x1fe>
 80147a4:	2301      	movs	r3, #1
 80147a6:	e7b1      	b.n	801470c <_dtoa_r+0x184>
 80147a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80147aa:	e7b0      	b.n	801470e <_dtoa_r+0x186>
 80147ac:	9b05      	ldr	r3, [sp, #20]
 80147ae:	eba3 030a 	sub.w	r3, r3, sl
 80147b2:	9305      	str	r3, [sp, #20]
 80147b4:	f1ca 0300 	rsb	r3, sl, #0
 80147b8:	9307      	str	r3, [sp, #28]
 80147ba:	2300      	movs	r3, #0
 80147bc:	930e      	str	r3, [sp, #56]	; 0x38
 80147be:	e7bb      	b.n	8014738 <_dtoa_r+0x1b0>
 80147c0:	2301      	movs	r3, #1
 80147c2:	930a      	str	r3, [sp, #40]	; 0x28
 80147c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	dd59      	ble.n	801487e <_dtoa_r+0x2f6>
 80147ca:	9302      	str	r3, [sp, #8]
 80147cc:	4699      	mov	r9, r3
 80147ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80147d0:	2200      	movs	r2, #0
 80147d2:	6072      	str	r2, [r6, #4]
 80147d4:	2204      	movs	r2, #4
 80147d6:	f102 0014 	add.w	r0, r2, #20
 80147da:	4298      	cmp	r0, r3
 80147dc:	6871      	ldr	r1, [r6, #4]
 80147de:	d953      	bls.n	8014888 <_dtoa_r+0x300>
 80147e0:	4620      	mov	r0, r4
 80147e2:	f000 ffe5 	bl	80157b0 <_Balloc>
 80147e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80147e8:	6030      	str	r0, [r6, #0]
 80147ea:	f1b9 0f0e 	cmp.w	r9, #14
 80147ee:	f8d3 b000 	ldr.w	fp, [r3]
 80147f2:	f200 80e6 	bhi.w	80149c2 <_dtoa_r+0x43a>
 80147f6:	2d00      	cmp	r5, #0
 80147f8:	f000 80e3 	beq.w	80149c2 <_dtoa_r+0x43a>
 80147fc:	ed9d 7b00 	vldr	d7, [sp]
 8014800:	f1ba 0f00 	cmp.w	sl, #0
 8014804:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014808:	dd74      	ble.n	80148f4 <_dtoa_r+0x36c>
 801480a:	4a2a      	ldr	r2, [pc, #168]	; (80148b4 <_dtoa_r+0x32c>)
 801480c:	f00a 030f 	and.w	r3, sl, #15
 8014810:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014814:	ed93 7b00 	vldr	d7, [r3]
 8014818:	ea4f 162a 	mov.w	r6, sl, asr #4
 801481c:	06f0      	lsls	r0, r6, #27
 801481e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014822:	d565      	bpl.n	80148f0 <_dtoa_r+0x368>
 8014824:	4b24      	ldr	r3, [pc, #144]	; (80148b8 <_dtoa_r+0x330>)
 8014826:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801482a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801482e:	f7ec f81d 	bl	800086c <__aeabi_ddiv>
 8014832:	e9cd 0100 	strd	r0, r1, [sp]
 8014836:	f006 060f 	and.w	r6, r6, #15
 801483a:	2503      	movs	r5, #3
 801483c:	4f1e      	ldr	r7, [pc, #120]	; (80148b8 <_dtoa_r+0x330>)
 801483e:	e04c      	b.n	80148da <_dtoa_r+0x352>
 8014840:	2301      	movs	r3, #1
 8014842:	930a      	str	r3, [sp, #40]	; 0x28
 8014844:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014846:	4453      	add	r3, sl
 8014848:	f103 0901 	add.w	r9, r3, #1
 801484c:	9302      	str	r3, [sp, #8]
 801484e:	464b      	mov	r3, r9
 8014850:	2b01      	cmp	r3, #1
 8014852:	bfb8      	it	lt
 8014854:	2301      	movlt	r3, #1
 8014856:	e7ba      	b.n	80147ce <_dtoa_r+0x246>
 8014858:	2300      	movs	r3, #0
 801485a:	e7b2      	b.n	80147c2 <_dtoa_r+0x23a>
 801485c:	2300      	movs	r3, #0
 801485e:	e7f0      	b.n	8014842 <_dtoa_r+0x2ba>
 8014860:	2501      	movs	r5, #1
 8014862:	2300      	movs	r3, #0
 8014864:	9306      	str	r3, [sp, #24]
 8014866:	950a      	str	r5, [sp, #40]	; 0x28
 8014868:	f04f 33ff 	mov.w	r3, #4294967295
 801486c:	9302      	str	r3, [sp, #8]
 801486e:	4699      	mov	r9, r3
 8014870:	2200      	movs	r2, #0
 8014872:	2312      	movs	r3, #18
 8014874:	920b      	str	r2, [sp, #44]	; 0x2c
 8014876:	e7aa      	b.n	80147ce <_dtoa_r+0x246>
 8014878:	2301      	movs	r3, #1
 801487a:	930a      	str	r3, [sp, #40]	; 0x28
 801487c:	e7f4      	b.n	8014868 <_dtoa_r+0x2e0>
 801487e:	2301      	movs	r3, #1
 8014880:	9302      	str	r3, [sp, #8]
 8014882:	4699      	mov	r9, r3
 8014884:	461a      	mov	r2, r3
 8014886:	e7f5      	b.n	8014874 <_dtoa_r+0x2ec>
 8014888:	3101      	adds	r1, #1
 801488a:	6071      	str	r1, [r6, #4]
 801488c:	0052      	lsls	r2, r2, #1
 801488e:	e7a2      	b.n	80147d6 <_dtoa_r+0x24e>
 8014890:	636f4361 	.word	0x636f4361
 8014894:	3fd287a7 	.word	0x3fd287a7
 8014898:	8b60c8b3 	.word	0x8b60c8b3
 801489c:	3fc68a28 	.word	0x3fc68a28
 80148a0:	509f79fb 	.word	0x509f79fb
 80148a4:	3fd34413 	.word	0x3fd34413
 80148a8:	7ff00000 	.word	0x7ff00000
 80148ac:	08018b3c 	.word	0x08018b3c
 80148b0:	3ff80000 	.word	0x3ff80000
 80148b4:	08018a40 	.word	0x08018a40
 80148b8:	08018a18 	.word	0x08018a18
 80148bc:	08018a09 	.word	0x08018a09
 80148c0:	07f1      	lsls	r1, r6, #31
 80148c2:	d508      	bpl.n	80148d6 <_dtoa_r+0x34e>
 80148c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80148c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80148cc:	f7eb fea4 	bl	8000618 <__aeabi_dmul>
 80148d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80148d4:	3501      	adds	r5, #1
 80148d6:	1076      	asrs	r6, r6, #1
 80148d8:	3708      	adds	r7, #8
 80148da:	2e00      	cmp	r6, #0
 80148dc:	d1f0      	bne.n	80148c0 <_dtoa_r+0x338>
 80148de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80148e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80148e6:	f7eb ffc1 	bl	800086c <__aeabi_ddiv>
 80148ea:	e9cd 0100 	strd	r0, r1, [sp]
 80148ee:	e01a      	b.n	8014926 <_dtoa_r+0x39e>
 80148f0:	2502      	movs	r5, #2
 80148f2:	e7a3      	b.n	801483c <_dtoa_r+0x2b4>
 80148f4:	f000 80a0 	beq.w	8014a38 <_dtoa_r+0x4b0>
 80148f8:	f1ca 0600 	rsb	r6, sl, #0
 80148fc:	4b9f      	ldr	r3, [pc, #636]	; (8014b7c <_dtoa_r+0x5f4>)
 80148fe:	4fa0      	ldr	r7, [pc, #640]	; (8014b80 <_dtoa_r+0x5f8>)
 8014900:	f006 020f 	and.w	r2, r6, #15
 8014904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801490c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014910:	f7eb fe82 	bl	8000618 <__aeabi_dmul>
 8014914:	e9cd 0100 	strd	r0, r1, [sp]
 8014918:	1136      	asrs	r6, r6, #4
 801491a:	2300      	movs	r3, #0
 801491c:	2502      	movs	r5, #2
 801491e:	2e00      	cmp	r6, #0
 8014920:	d17f      	bne.n	8014a22 <_dtoa_r+0x49a>
 8014922:	2b00      	cmp	r3, #0
 8014924:	d1e1      	bne.n	80148ea <_dtoa_r+0x362>
 8014926:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014928:	2b00      	cmp	r3, #0
 801492a:	f000 8087 	beq.w	8014a3c <_dtoa_r+0x4b4>
 801492e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014932:	2200      	movs	r2, #0
 8014934:	4b93      	ldr	r3, [pc, #588]	; (8014b84 <_dtoa_r+0x5fc>)
 8014936:	4630      	mov	r0, r6
 8014938:	4639      	mov	r1, r7
 801493a:	f7ec f8df 	bl	8000afc <__aeabi_dcmplt>
 801493e:	2800      	cmp	r0, #0
 8014940:	d07c      	beq.n	8014a3c <_dtoa_r+0x4b4>
 8014942:	f1b9 0f00 	cmp.w	r9, #0
 8014946:	d079      	beq.n	8014a3c <_dtoa_r+0x4b4>
 8014948:	9b02      	ldr	r3, [sp, #8]
 801494a:	2b00      	cmp	r3, #0
 801494c:	dd35      	ble.n	80149ba <_dtoa_r+0x432>
 801494e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014952:	9308      	str	r3, [sp, #32]
 8014954:	4639      	mov	r1, r7
 8014956:	2200      	movs	r2, #0
 8014958:	4b8b      	ldr	r3, [pc, #556]	; (8014b88 <_dtoa_r+0x600>)
 801495a:	4630      	mov	r0, r6
 801495c:	f7eb fe5c 	bl	8000618 <__aeabi_dmul>
 8014960:	e9cd 0100 	strd	r0, r1, [sp]
 8014964:	9f02      	ldr	r7, [sp, #8]
 8014966:	3501      	adds	r5, #1
 8014968:	4628      	mov	r0, r5
 801496a:	f7eb fdeb 	bl	8000544 <__aeabi_i2d>
 801496e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014972:	f7eb fe51 	bl	8000618 <__aeabi_dmul>
 8014976:	2200      	movs	r2, #0
 8014978:	4b84      	ldr	r3, [pc, #528]	; (8014b8c <_dtoa_r+0x604>)
 801497a:	f7eb fc97 	bl	80002ac <__adddf3>
 801497e:	4605      	mov	r5, r0
 8014980:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014984:	2f00      	cmp	r7, #0
 8014986:	d15d      	bne.n	8014a44 <_dtoa_r+0x4bc>
 8014988:	2200      	movs	r2, #0
 801498a:	4b81      	ldr	r3, [pc, #516]	; (8014b90 <_dtoa_r+0x608>)
 801498c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014990:	f7eb fc8a 	bl	80002a8 <__aeabi_dsub>
 8014994:	462a      	mov	r2, r5
 8014996:	4633      	mov	r3, r6
 8014998:	e9cd 0100 	strd	r0, r1, [sp]
 801499c:	f7ec f8cc 	bl	8000b38 <__aeabi_dcmpgt>
 80149a0:	2800      	cmp	r0, #0
 80149a2:	f040 8288 	bne.w	8014eb6 <_dtoa_r+0x92e>
 80149a6:	462a      	mov	r2, r5
 80149a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80149ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149b0:	f7ec f8a4 	bl	8000afc <__aeabi_dcmplt>
 80149b4:	2800      	cmp	r0, #0
 80149b6:	f040 827c 	bne.w	8014eb2 <_dtoa_r+0x92a>
 80149ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80149be:	e9cd 2300 	strd	r2, r3, [sp]
 80149c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	f2c0 8150 	blt.w	8014c6a <_dtoa_r+0x6e2>
 80149ca:	f1ba 0f0e 	cmp.w	sl, #14
 80149ce:	f300 814c 	bgt.w	8014c6a <_dtoa_r+0x6e2>
 80149d2:	4b6a      	ldr	r3, [pc, #424]	; (8014b7c <_dtoa_r+0x5f4>)
 80149d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80149d8:	ed93 7b00 	vldr	d7, [r3]
 80149dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80149de:	2b00      	cmp	r3, #0
 80149e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80149e4:	f280 80d8 	bge.w	8014b98 <_dtoa_r+0x610>
 80149e8:	f1b9 0f00 	cmp.w	r9, #0
 80149ec:	f300 80d4 	bgt.w	8014b98 <_dtoa_r+0x610>
 80149f0:	f040 825e 	bne.w	8014eb0 <_dtoa_r+0x928>
 80149f4:	2200      	movs	r2, #0
 80149f6:	4b66      	ldr	r3, [pc, #408]	; (8014b90 <_dtoa_r+0x608>)
 80149f8:	ec51 0b17 	vmov	r0, r1, d7
 80149fc:	f7eb fe0c 	bl	8000618 <__aeabi_dmul>
 8014a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a04:	f7ec f88e 	bl	8000b24 <__aeabi_dcmpge>
 8014a08:	464f      	mov	r7, r9
 8014a0a:	464e      	mov	r6, r9
 8014a0c:	2800      	cmp	r0, #0
 8014a0e:	f040 8234 	bne.w	8014e7a <_dtoa_r+0x8f2>
 8014a12:	2331      	movs	r3, #49	; 0x31
 8014a14:	f10b 0501 	add.w	r5, fp, #1
 8014a18:	f88b 3000 	strb.w	r3, [fp]
 8014a1c:	f10a 0a01 	add.w	sl, sl, #1
 8014a20:	e22f      	b.n	8014e82 <_dtoa_r+0x8fa>
 8014a22:	07f2      	lsls	r2, r6, #31
 8014a24:	d505      	bpl.n	8014a32 <_dtoa_r+0x4aa>
 8014a26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014a2a:	f7eb fdf5 	bl	8000618 <__aeabi_dmul>
 8014a2e:	3501      	adds	r5, #1
 8014a30:	2301      	movs	r3, #1
 8014a32:	1076      	asrs	r6, r6, #1
 8014a34:	3708      	adds	r7, #8
 8014a36:	e772      	b.n	801491e <_dtoa_r+0x396>
 8014a38:	2502      	movs	r5, #2
 8014a3a:	e774      	b.n	8014926 <_dtoa_r+0x39e>
 8014a3c:	f8cd a020 	str.w	sl, [sp, #32]
 8014a40:	464f      	mov	r7, r9
 8014a42:	e791      	b.n	8014968 <_dtoa_r+0x3e0>
 8014a44:	4b4d      	ldr	r3, [pc, #308]	; (8014b7c <_dtoa_r+0x5f4>)
 8014a46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014a4a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d047      	beq.n	8014ae4 <_dtoa_r+0x55c>
 8014a54:	4602      	mov	r2, r0
 8014a56:	460b      	mov	r3, r1
 8014a58:	2000      	movs	r0, #0
 8014a5a:	494e      	ldr	r1, [pc, #312]	; (8014b94 <_dtoa_r+0x60c>)
 8014a5c:	f7eb ff06 	bl	800086c <__aeabi_ddiv>
 8014a60:	462a      	mov	r2, r5
 8014a62:	4633      	mov	r3, r6
 8014a64:	f7eb fc20 	bl	80002a8 <__aeabi_dsub>
 8014a68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014a6c:	465d      	mov	r5, fp
 8014a6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a72:	f7ec f881 	bl	8000b78 <__aeabi_d2iz>
 8014a76:	4606      	mov	r6, r0
 8014a78:	f7eb fd64 	bl	8000544 <__aeabi_i2d>
 8014a7c:	4602      	mov	r2, r0
 8014a7e:	460b      	mov	r3, r1
 8014a80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a84:	f7eb fc10 	bl	80002a8 <__aeabi_dsub>
 8014a88:	3630      	adds	r6, #48	; 0x30
 8014a8a:	f805 6b01 	strb.w	r6, [r5], #1
 8014a8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014a92:	e9cd 0100 	strd	r0, r1, [sp]
 8014a96:	f7ec f831 	bl	8000afc <__aeabi_dcmplt>
 8014a9a:	2800      	cmp	r0, #0
 8014a9c:	d163      	bne.n	8014b66 <_dtoa_r+0x5de>
 8014a9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014aa2:	2000      	movs	r0, #0
 8014aa4:	4937      	ldr	r1, [pc, #220]	; (8014b84 <_dtoa_r+0x5fc>)
 8014aa6:	f7eb fbff 	bl	80002a8 <__aeabi_dsub>
 8014aaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014aae:	f7ec f825 	bl	8000afc <__aeabi_dcmplt>
 8014ab2:	2800      	cmp	r0, #0
 8014ab4:	f040 80b7 	bne.w	8014c26 <_dtoa_r+0x69e>
 8014ab8:	eba5 030b 	sub.w	r3, r5, fp
 8014abc:	429f      	cmp	r7, r3
 8014abe:	f77f af7c 	ble.w	80149ba <_dtoa_r+0x432>
 8014ac2:	2200      	movs	r2, #0
 8014ac4:	4b30      	ldr	r3, [pc, #192]	; (8014b88 <_dtoa_r+0x600>)
 8014ac6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014aca:	f7eb fda5 	bl	8000618 <__aeabi_dmul>
 8014ace:	2200      	movs	r2, #0
 8014ad0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014ad4:	4b2c      	ldr	r3, [pc, #176]	; (8014b88 <_dtoa_r+0x600>)
 8014ad6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ada:	f7eb fd9d 	bl	8000618 <__aeabi_dmul>
 8014ade:	e9cd 0100 	strd	r0, r1, [sp]
 8014ae2:	e7c4      	b.n	8014a6e <_dtoa_r+0x4e6>
 8014ae4:	462a      	mov	r2, r5
 8014ae6:	4633      	mov	r3, r6
 8014ae8:	f7eb fd96 	bl	8000618 <__aeabi_dmul>
 8014aec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014af0:	eb0b 0507 	add.w	r5, fp, r7
 8014af4:	465e      	mov	r6, fp
 8014af6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014afa:	f7ec f83d 	bl	8000b78 <__aeabi_d2iz>
 8014afe:	4607      	mov	r7, r0
 8014b00:	f7eb fd20 	bl	8000544 <__aeabi_i2d>
 8014b04:	3730      	adds	r7, #48	; 0x30
 8014b06:	4602      	mov	r2, r0
 8014b08:	460b      	mov	r3, r1
 8014b0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b0e:	f7eb fbcb 	bl	80002a8 <__aeabi_dsub>
 8014b12:	f806 7b01 	strb.w	r7, [r6], #1
 8014b16:	42ae      	cmp	r6, r5
 8014b18:	e9cd 0100 	strd	r0, r1, [sp]
 8014b1c:	f04f 0200 	mov.w	r2, #0
 8014b20:	d126      	bne.n	8014b70 <_dtoa_r+0x5e8>
 8014b22:	4b1c      	ldr	r3, [pc, #112]	; (8014b94 <_dtoa_r+0x60c>)
 8014b24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014b28:	f7eb fbc0 	bl	80002ac <__adddf3>
 8014b2c:	4602      	mov	r2, r0
 8014b2e:	460b      	mov	r3, r1
 8014b30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b34:	f7ec f800 	bl	8000b38 <__aeabi_dcmpgt>
 8014b38:	2800      	cmp	r0, #0
 8014b3a:	d174      	bne.n	8014c26 <_dtoa_r+0x69e>
 8014b3c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014b40:	2000      	movs	r0, #0
 8014b42:	4914      	ldr	r1, [pc, #80]	; (8014b94 <_dtoa_r+0x60c>)
 8014b44:	f7eb fbb0 	bl	80002a8 <__aeabi_dsub>
 8014b48:	4602      	mov	r2, r0
 8014b4a:	460b      	mov	r3, r1
 8014b4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b50:	f7eb ffd4 	bl	8000afc <__aeabi_dcmplt>
 8014b54:	2800      	cmp	r0, #0
 8014b56:	f43f af30 	beq.w	80149ba <_dtoa_r+0x432>
 8014b5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014b5e:	2b30      	cmp	r3, #48	; 0x30
 8014b60:	f105 32ff 	add.w	r2, r5, #4294967295
 8014b64:	d002      	beq.n	8014b6c <_dtoa_r+0x5e4>
 8014b66:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014b6a:	e04a      	b.n	8014c02 <_dtoa_r+0x67a>
 8014b6c:	4615      	mov	r5, r2
 8014b6e:	e7f4      	b.n	8014b5a <_dtoa_r+0x5d2>
 8014b70:	4b05      	ldr	r3, [pc, #20]	; (8014b88 <_dtoa_r+0x600>)
 8014b72:	f7eb fd51 	bl	8000618 <__aeabi_dmul>
 8014b76:	e9cd 0100 	strd	r0, r1, [sp]
 8014b7a:	e7bc      	b.n	8014af6 <_dtoa_r+0x56e>
 8014b7c:	08018a40 	.word	0x08018a40
 8014b80:	08018a18 	.word	0x08018a18
 8014b84:	3ff00000 	.word	0x3ff00000
 8014b88:	40240000 	.word	0x40240000
 8014b8c:	401c0000 	.word	0x401c0000
 8014b90:	40140000 	.word	0x40140000
 8014b94:	3fe00000 	.word	0x3fe00000
 8014b98:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014b9c:	465d      	mov	r5, fp
 8014b9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014ba2:	4630      	mov	r0, r6
 8014ba4:	4639      	mov	r1, r7
 8014ba6:	f7eb fe61 	bl	800086c <__aeabi_ddiv>
 8014baa:	f7eb ffe5 	bl	8000b78 <__aeabi_d2iz>
 8014bae:	4680      	mov	r8, r0
 8014bb0:	f7eb fcc8 	bl	8000544 <__aeabi_i2d>
 8014bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bb8:	f7eb fd2e 	bl	8000618 <__aeabi_dmul>
 8014bbc:	4602      	mov	r2, r0
 8014bbe:	460b      	mov	r3, r1
 8014bc0:	4630      	mov	r0, r6
 8014bc2:	4639      	mov	r1, r7
 8014bc4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014bc8:	f7eb fb6e 	bl	80002a8 <__aeabi_dsub>
 8014bcc:	f805 6b01 	strb.w	r6, [r5], #1
 8014bd0:	eba5 060b 	sub.w	r6, r5, fp
 8014bd4:	45b1      	cmp	r9, r6
 8014bd6:	4602      	mov	r2, r0
 8014bd8:	460b      	mov	r3, r1
 8014bda:	d139      	bne.n	8014c50 <_dtoa_r+0x6c8>
 8014bdc:	f7eb fb66 	bl	80002ac <__adddf3>
 8014be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014be4:	4606      	mov	r6, r0
 8014be6:	460f      	mov	r7, r1
 8014be8:	f7eb ffa6 	bl	8000b38 <__aeabi_dcmpgt>
 8014bec:	b9c8      	cbnz	r0, 8014c22 <_dtoa_r+0x69a>
 8014bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bf2:	4630      	mov	r0, r6
 8014bf4:	4639      	mov	r1, r7
 8014bf6:	f7eb ff77 	bl	8000ae8 <__aeabi_dcmpeq>
 8014bfa:	b110      	cbz	r0, 8014c02 <_dtoa_r+0x67a>
 8014bfc:	f018 0f01 	tst.w	r8, #1
 8014c00:	d10f      	bne.n	8014c22 <_dtoa_r+0x69a>
 8014c02:	9904      	ldr	r1, [sp, #16]
 8014c04:	4620      	mov	r0, r4
 8014c06:	f000 fe07 	bl	8015818 <_Bfree>
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c0e:	702b      	strb	r3, [r5, #0]
 8014c10:	f10a 0301 	add.w	r3, sl, #1
 8014c14:	6013      	str	r3, [r2, #0]
 8014c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	f000 8241 	beq.w	80150a0 <_dtoa_r+0xb18>
 8014c1e:	601d      	str	r5, [r3, #0]
 8014c20:	e23e      	b.n	80150a0 <_dtoa_r+0xb18>
 8014c22:	f8cd a020 	str.w	sl, [sp, #32]
 8014c26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014c2a:	2a39      	cmp	r2, #57	; 0x39
 8014c2c:	f105 33ff 	add.w	r3, r5, #4294967295
 8014c30:	d108      	bne.n	8014c44 <_dtoa_r+0x6bc>
 8014c32:	459b      	cmp	fp, r3
 8014c34:	d10a      	bne.n	8014c4c <_dtoa_r+0x6c4>
 8014c36:	9b08      	ldr	r3, [sp, #32]
 8014c38:	3301      	adds	r3, #1
 8014c3a:	9308      	str	r3, [sp, #32]
 8014c3c:	2330      	movs	r3, #48	; 0x30
 8014c3e:	f88b 3000 	strb.w	r3, [fp]
 8014c42:	465b      	mov	r3, fp
 8014c44:	781a      	ldrb	r2, [r3, #0]
 8014c46:	3201      	adds	r2, #1
 8014c48:	701a      	strb	r2, [r3, #0]
 8014c4a:	e78c      	b.n	8014b66 <_dtoa_r+0x5de>
 8014c4c:	461d      	mov	r5, r3
 8014c4e:	e7ea      	b.n	8014c26 <_dtoa_r+0x69e>
 8014c50:	2200      	movs	r2, #0
 8014c52:	4b9b      	ldr	r3, [pc, #620]	; (8014ec0 <_dtoa_r+0x938>)
 8014c54:	f7eb fce0 	bl	8000618 <__aeabi_dmul>
 8014c58:	2200      	movs	r2, #0
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	4606      	mov	r6, r0
 8014c5e:	460f      	mov	r7, r1
 8014c60:	f7eb ff42 	bl	8000ae8 <__aeabi_dcmpeq>
 8014c64:	2800      	cmp	r0, #0
 8014c66:	d09a      	beq.n	8014b9e <_dtoa_r+0x616>
 8014c68:	e7cb      	b.n	8014c02 <_dtoa_r+0x67a>
 8014c6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c6c:	2a00      	cmp	r2, #0
 8014c6e:	f000 808b 	beq.w	8014d88 <_dtoa_r+0x800>
 8014c72:	9a06      	ldr	r2, [sp, #24]
 8014c74:	2a01      	cmp	r2, #1
 8014c76:	dc6e      	bgt.n	8014d56 <_dtoa_r+0x7ce>
 8014c78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014c7a:	2a00      	cmp	r2, #0
 8014c7c:	d067      	beq.n	8014d4e <_dtoa_r+0x7c6>
 8014c7e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014c82:	9f07      	ldr	r7, [sp, #28]
 8014c84:	9d05      	ldr	r5, [sp, #20]
 8014c86:	9a05      	ldr	r2, [sp, #20]
 8014c88:	2101      	movs	r1, #1
 8014c8a:	441a      	add	r2, r3
 8014c8c:	4620      	mov	r0, r4
 8014c8e:	9205      	str	r2, [sp, #20]
 8014c90:	4498      	add	r8, r3
 8014c92:	f000 fe9f 	bl	80159d4 <__i2b>
 8014c96:	4606      	mov	r6, r0
 8014c98:	2d00      	cmp	r5, #0
 8014c9a:	dd0c      	ble.n	8014cb6 <_dtoa_r+0x72e>
 8014c9c:	f1b8 0f00 	cmp.w	r8, #0
 8014ca0:	dd09      	ble.n	8014cb6 <_dtoa_r+0x72e>
 8014ca2:	4545      	cmp	r5, r8
 8014ca4:	9a05      	ldr	r2, [sp, #20]
 8014ca6:	462b      	mov	r3, r5
 8014ca8:	bfa8      	it	ge
 8014caa:	4643      	movge	r3, r8
 8014cac:	1ad2      	subs	r2, r2, r3
 8014cae:	9205      	str	r2, [sp, #20]
 8014cb0:	1aed      	subs	r5, r5, r3
 8014cb2:	eba8 0803 	sub.w	r8, r8, r3
 8014cb6:	9b07      	ldr	r3, [sp, #28]
 8014cb8:	b1eb      	cbz	r3, 8014cf6 <_dtoa_r+0x76e>
 8014cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d067      	beq.n	8014d90 <_dtoa_r+0x808>
 8014cc0:	b18f      	cbz	r7, 8014ce6 <_dtoa_r+0x75e>
 8014cc2:	4631      	mov	r1, r6
 8014cc4:	463a      	mov	r2, r7
 8014cc6:	4620      	mov	r0, r4
 8014cc8:	f000 ff24 	bl	8015b14 <__pow5mult>
 8014ccc:	9a04      	ldr	r2, [sp, #16]
 8014cce:	4601      	mov	r1, r0
 8014cd0:	4606      	mov	r6, r0
 8014cd2:	4620      	mov	r0, r4
 8014cd4:	f000 fe87 	bl	80159e6 <__multiply>
 8014cd8:	9904      	ldr	r1, [sp, #16]
 8014cda:	9008      	str	r0, [sp, #32]
 8014cdc:	4620      	mov	r0, r4
 8014cde:	f000 fd9b 	bl	8015818 <_Bfree>
 8014ce2:	9b08      	ldr	r3, [sp, #32]
 8014ce4:	9304      	str	r3, [sp, #16]
 8014ce6:	9b07      	ldr	r3, [sp, #28]
 8014ce8:	1bda      	subs	r2, r3, r7
 8014cea:	d004      	beq.n	8014cf6 <_dtoa_r+0x76e>
 8014cec:	9904      	ldr	r1, [sp, #16]
 8014cee:	4620      	mov	r0, r4
 8014cf0:	f000 ff10 	bl	8015b14 <__pow5mult>
 8014cf4:	9004      	str	r0, [sp, #16]
 8014cf6:	2101      	movs	r1, #1
 8014cf8:	4620      	mov	r0, r4
 8014cfa:	f000 fe6b 	bl	80159d4 <__i2b>
 8014cfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d00:	4607      	mov	r7, r0
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	f000 81d0 	beq.w	80150a8 <_dtoa_r+0xb20>
 8014d08:	461a      	mov	r2, r3
 8014d0a:	4601      	mov	r1, r0
 8014d0c:	4620      	mov	r0, r4
 8014d0e:	f000 ff01 	bl	8015b14 <__pow5mult>
 8014d12:	9b06      	ldr	r3, [sp, #24]
 8014d14:	2b01      	cmp	r3, #1
 8014d16:	4607      	mov	r7, r0
 8014d18:	dc40      	bgt.n	8014d9c <_dtoa_r+0x814>
 8014d1a:	9b00      	ldr	r3, [sp, #0]
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d139      	bne.n	8014d94 <_dtoa_r+0x80c>
 8014d20:	9b01      	ldr	r3, [sp, #4]
 8014d22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d136      	bne.n	8014d98 <_dtoa_r+0x810>
 8014d2a:	9b01      	ldr	r3, [sp, #4]
 8014d2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d30:	0d1b      	lsrs	r3, r3, #20
 8014d32:	051b      	lsls	r3, r3, #20
 8014d34:	b12b      	cbz	r3, 8014d42 <_dtoa_r+0x7ba>
 8014d36:	9b05      	ldr	r3, [sp, #20]
 8014d38:	3301      	adds	r3, #1
 8014d3a:	9305      	str	r3, [sp, #20]
 8014d3c:	f108 0801 	add.w	r8, r8, #1
 8014d40:	2301      	movs	r3, #1
 8014d42:	9307      	str	r3, [sp, #28]
 8014d44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d12a      	bne.n	8014da0 <_dtoa_r+0x818>
 8014d4a:	2001      	movs	r0, #1
 8014d4c:	e030      	b.n	8014db0 <_dtoa_r+0x828>
 8014d4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014d54:	e795      	b.n	8014c82 <_dtoa_r+0x6fa>
 8014d56:	9b07      	ldr	r3, [sp, #28]
 8014d58:	f109 37ff 	add.w	r7, r9, #4294967295
 8014d5c:	42bb      	cmp	r3, r7
 8014d5e:	bfbf      	itttt	lt
 8014d60:	9b07      	ldrlt	r3, [sp, #28]
 8014d62:	9707      	strlt	r7, [sp, #28]
 8014d64:	1afa      	sublt	r2, r7, r3
 8014d66:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014d68:	bfbb      	ittet	lt
 8014d6a:	189b      	addlt	r3, r3, r2
 8014d6c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014d6e:	1bdf      	subge	r7, r3, r7
 8014d70:	2700      	movlt	r7, #0
 8014d72:	f1b9 0f00 	cmp.w	r9, #0
 8014d76:	bfb5      	itete	lt
 8014d78:	9b05      	ldrlt	r3, [sp, #20]
 8014d7a:	9d05      	ldrge	r5, [sp, #20]
 8014d7c:	eba3 0509 	sublt.w	r5, r3, r9
 8014d80:	464b      	movge	r3, r9
 8014d82:	bfb8      	it	lt
 8014d84:	2300      	movlt	r3, #0
 8014d86:	e77e      	b.n	8014c86 <_dtoa_r+0x6fe>
 8014d88:	9f07      	ldr	r7, [sp, #28]
 8014d8a:	9d05      	ldr	r5, [sp, #20]
 8014d8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014d8e:	e783      	b.n	8014c98 <_dtoa_r+0x710>
 8014d90:	9a07      	ldr	r2, [sp, #28]
 8014d92:	e7ab      	b.n	8014cec <_dtoa_r+0x764>
 8014d94:	2300      	movs	r3, #0
 8014d96:	e7d4      	b.n	8014d42 <_dtoa_r+0x7ba>
 8014d98:	9b00      	ldr	r3, [sp, #0]
 8014d9a:	e7d2      	b.n	8014d42 <_dtoa_r+0x7ba>
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	9307      	str	r3, [sp, #28]
 8014da0:	693b      	ldr	r3, [r7, #16]
 8014da2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014da6:	6918      	ldr	r0, [r3, #16]
 8014da8:	f000 fdc6 	bl	8015938 <__hi0bits>
 8014dac:	f1c0 0020 	rsb	r0, r0, #32
 8014db0:	4440      	add	r0, r8
 8014db2:	f010 001f 	ands.w	r0, r0, #31
 8014db6:	d047      	beq.n	8014e48 <_dtoa_r+0x8c0>
 8014db8:	f1c0 0320 	rsb	r3, r0, #32
 8014dbc:	2b04      	cmp	r3, #4
 8014dbe:	dd3b      	ble.n	8014e38 <_dtoa_r+0x8b0>
 8014dc0:	9b05      	ldr	r3, [sp, #20]
 8014dc2:	f1c0 001c 	rsb	r0, r0, #28
 8014dc6:	4403      	add	r3, r0
 8014dc8:	9305      	str	r3, [sp, #20]
 8014dca:	4405      	add	r5, r0
 8014dcc:	4480      	add	r8, r0
 8014dce:	9b05      	ldr	r3, [sp, #20]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	dd05      	ble.n	8014de0 <_dtoa_r+0x858>
 8014dd4:	461a      	mov	r2, r3
 8014dd6:	9904      	ldr	r1, [sp, #16]
 8014dd8:	4620      	mov	r0, r4
 8014dda:	f000 fee9 	bl	8015bb0 <__lshift>
 8014dde:	9004      	str	r0, [sp, #16]
 8014de0:	f1b8 0f00 	cmp.w	r8, #0
 8014de4:	dd05      	ble.n	8014df2 <_dtoa_r+0x86a>
 8014de6:	4639      	mov	r1, r7
 8014de8:	4642      	mov	r2, r8
 8014dea:	4620      	mov	r0, r4
 8014dec:	f000 fee0 	bl	8015bb0 <__lshift>
 8014df0:	4607      	mov	r7, r0
 8014df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014df4:	b353      	cbz	r3, 8014e4c <_dtoa_r+0x8c4>
 8014df6:	4639      	mov	r1, r7
 8014df8:	9804      	ldr	r0, [sp, #16]
 8014dfa:	f000 ff2d 	bl	8015c58 <__mcmp>
 8014dfe:	2800      	cmp	r0, #0
 8014e00:	da24      	bge.n	8014e4c <_dtoa_r+0x8c4>
 8014e02:	2300      	movs	r3, #0
 8014e04:	220a      	movs	r2, #10
 8014e06:	9904      	ldr	r1, [sp, #16]
 8014e08:	4620      	mov	r0, r4
 8014e0a:	f000 fd1c 	bl	8015846 <__multadd>
 8014e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e10:	9004      	str	r0, [sp, #16]
 8014e12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	f000 814d 	beq.w	80150b6 <_dtoa_r+0xb2e>
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	4631      	mov	r1, r6
 8014e20:	220a      	movs	r2, #10
 8014e22:	4620      	mov	r0, r4
 8014e24:	f000 fd0f 	bl	8015846 <__multadd>
 8014e28:	9b02      	ldr	r3, [sp, #8]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	4606      	mov	r6, r0
 8014e2e:	dc4f      	bgt.n	8014ed0 <_dtoa_r+0x948>
 8014e30:	9b06      	ldr	r3, [sp, #24]
 8014e32:	2b02      	cmp	r3, #2
 8014e34:	dd4c      	ble.n	8014ed0 <_dtoa_r+0x948>
 8014e36:	e011      	b.n	8014e5c <_dtoa_r+0x8d4>
 8014e38:	d0c9      	beq.n	8014dce <_dtoa_r+0x846>
 8014e3a:	9a05      	ldr	r2, [sp, #20]
 8014e3c:	331c      	adds	r3, #28
 8014e3e:	441a      	add	r2, r3
 8014e40:	9205      	str	r2, [sp, #20]
 8014e42:	441d      	add	r5, r3
 8014e44:	4498      	add	r8, r3
 8014e46:	e7c2      	b.n	8014dce <_dtoa_r+0x846>
 8014e48:	4603      	mov	r3, r0
 8014e4a:	e7f6      	b.n	8014e3a <_dtoa_r+0x8b2>
 8014e4c:	f1b9 0f00 	cmp.w	r9, #0
 8014e50:	dc38      	bgt.n	8014ec4 <_dtoa_r+0x93c>
 8014e52:	9b06      	ldr	r3, [sp, #24]
 8014e54:	2b02      	cmp	r3, #2
 8014e56:	dd35      	ble.n	8014ec4 <_dtoa_r+0x93c>
 8014e58:	f8cd 9008 	str.w	r9, [sp, #8]
 8014e5c:	9b02      	ldr	r3, [sp, #8]
 8014e5e:	b963      	cbnz	r3, 8014e7a <_dtoa_r+0x8f2>
 8014e60:	4639      	mov	r1, r7
 8014e62:	2205      	movs	r2, #5
 8014e64:	4620      	mov	r0, r4
 8014e66:	f000 fcee 	bl	8015846 <__multadd>
 8014e6a:	4601      	mov	r1, r0
 8014e6c:	4607      	mov	r7, r0
 8014e6e:	9804      	ldr	r0, [sp, #16]
 8014e70:	f000 fef2 	bl	8015c58 <__mcmp>
 8014e74:	2800      	cmp	r0, #0
 8014e76:	f73f adcc 	bgt.w	8014a12 <_dtoa_r+0x48a>
 8014e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e7c:	465d      	mov	r5, fp
 8014e7e:	ea6f 0a03 	mvn.w	sl, r3
 8014e82:	f04f 0900 	mov.w	r9, #0
 8014e86:	4639      	mov	r1, r7
 8014e88:	4620      	mov	r0, r4
 8014e8a:	f000 fcc5 	bl	8015818 <_Bfree>
 8014e8e:	2e00      	cmp	r6, #0
 8014e90:	f43f aeb7 	beq.w	8014c02 <_dtoa_r+0x67a>
 8014e94:	f1b9 0f00 	cmp.w	r9, #0
 8014e98:	d005      	beq.n	8014ea6 <_dtoa_r+0x91e>
 8014e9a:	45b1      	cmp	r9, r6
 8014e9c:	d003      	beq.n	8014ea6 <_dtoa_r+0x91e>
 8014e9e:	4649      	mov	r1, r9
 8014ea0:	4620      	mov	r0, r4
 8014ea2:	f000 fcb9 	bl	8015818 <_Bfree>
 8014ea6:	4631      	mov	r1, r6
 8014ea8:	4620      	mov	r0, r4
 8014eaa:	f000 fcb5 	bl	8015818 <_Bfree>
 8014eae:	e6a8      	b.n	8014c02 <_dtoa_r+0x67a>
 8014eb0:	2700      	movs	r7, #0
 8014eb2:	463e      	mov	r6, r7
 8014eb4:	e7e1      	b.n	8014e7a <_dtoa_r+0x8f2>
 8014eb6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014eba:	463e      	mov	r6, r7
 8014ebc:	e5a9      	b.n	8014a12 <_dtoa_r+0x48a>
 8014ebe:	bf00      	nop
 8014ec0:	40240000 	.word	0x40240000
 8014ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ec6:	f8cd 9008 	str.w	r9, [sp, #8]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	f000 80fa 	beq.w	80150c4 <_dtoa_r+0xb3c>
 8014ed0:	2d00      	cmp	r5, #0
 8014ed2:	dd05      	ble.n	8014ee0 <_dtoa_r+0x958>
 8014ed4:	4631      	mov	r1, r6
 8014ed6:	462a      	mov	r2, r5
 8014ed8:	4620      	mov	r0, r4
 8014eda:	f000 fe69 	bl	8015bb0 <__lshift>
 8014ede:	4606      	mov	r6, r0
 8014ee0:	9b07      	ldr	r3, [sp, #28]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d04c      	beq.n	8014f80 <_dtoa_r+0x9f8>
 8014ee6:	6871      	ldr	r1, [r6, #4]
 8014ee8:	4620      	mov	r0, r4
 8014eea:	f000 fc61 	bl	80157b0 <_Balloc>
 8014eee:	6932      	ldr	r2, [r6, #16]
 8014ef0:	3202      	adds	r2, #2
 8014ef2:	4605      	mov	r5, r0
 8014ef4:	0092      	lsls	r2, r2, #2
 8014ef6:	f106 010c 	add.w	r1, r6, #12
 8014efa:	300c      	adds	r0, #12
 8014efc:	f7fd fc50 	bl	80127a0 <memcpy>
 8014f00:	2201      	movs	r2, #1
 8014f02:	4629      	mov	r1, r5
 8014f04:	4620      	mov	r0, r4
 8014f06:	f000 fe53 	bl	8015bb0 <__lshift>
 8014f0a:	9b00      	ldr	r3, [sp, #0]
 8014f0c:	f8cd b014 	str.w	fp, [sp, #20]
 8014f10:	f003 0301 	and.w	r3, r3, #1
 8014f14:	46b1      	mov	r9, r6
 8014f16:	9307      	str	r3, [sp, #28]
 8014f18:	4606      	mov	r6, r0
 8014f1a:	4639      	mov	r1, r7
 8014f1c:	9804      	ldr	r0, [sp, #16]
 8014f1e:	f7ff faa5 	bl	801446c <quorem>
 8014f22:	4649      	mov	r1, r9
 8014f24:	4605      	mov	r5, r0
 8014f26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014f2a:	9804      	ldr	r0, [sp, #16]
 8014f2c:	f000 fe94 	bl	8015c58 <__mcmp>
 8014f30:	4632      	mov	r2, r6
 8014f32:	9000      	str	r0, [sp, #0]
 8014f34:	4639      	mov	r1, r7
 8014f36:	4620      	mov	r0, r4
 8014f38:	f000 fea8 	bl	8015c8c <__mdiff>
 8014f3c:	68c3      	ldr	r3, [r0, #12]
 8014f3e:	4602      	mov	r2, r0
 8014f40:	bb03      	cbnz	r3, 8014f84 <_dtoa_r+0x9fc>
 8014f42:	4601      	mov	r1, r0
 8014f44:	9008      	str	r0, [sp, #32]
 8014f46:	9804      	ldr	r0, [sp, #16]
 8014f48:	f000 fe86 	bl	8015c58 <__mcmp>
 8014f4c:	9a08      	ldr	r2, [sp, #32]
 8014f4e:	4603      	mov	r3, r0
 8014f50:	4611      	mov	r1, r2
 8014f52:	4620      	mov	r0, r4
 8014f54:	9308      	str	r3, [sp, #32]
 8014f56:	f000 fc5f 	bl	8015818 <_Bfree>
 8014f5a:	9b08      	ldr	r3, [sp, #32]
 8014f5c:	b9a3      	cbnz	r3, 8014f88 <_dtoa_r+0xa00>
 8014f5e:	9a06      	ldr	r2, [sp, #24]
 8014f60:	b992      	cbnz	r2, 8014f88 <_dtoa_r+0xa00>
 8014f62:	9a07      	ldr	r2, [sp, #28]
 8014f64:	b982      	cbnz	r2, 8014f88 <_dtoa_r+0xa00>
 8014f66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014f6a:	d029      	beq.n	8014fc0 <_dtoa_r+0xa38>
 8014f6c:	9b00      	ldr	r3, [sp, #0]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	dd01      	ble.n	8014f76 <_dtoa_r+0x9ee>
 8014f72:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014f76:	9b05      	ldr	r3, [sp, #20]
 8014f78:	1c5d      	adds	r5, r3, #1
 8014f7a:	f883 8000 	strb.w	r8, [r3]
 8014f7e:	e782      	b.n	8014e86 <_dtoa_r+0x8fe>
 8014f80:	4630      	mov	r0, r6
 8014f82:	e7c2      	b.n	8014f0a <_dtoa_r+0x982>
 8014f84:	2301      	movs	r3, #1
 8014f86:	e7e3      	b.n	8014f50 <_dtoa_r+0x9c8>
 8014f88:	9a00      	ldr	r2, [sp, #0]
 8014f8a:	2a00      	cmp	r2, #0
 8014f8c:	db04      	blt.n	8014f98 <_dtoa_r+0xa10>
 8014f8e:	d125      	bne.n	8014fdc <_dtoa_r+0xa54>
 8014f90:	9a06      	ldr	r2, [sp, #24]
 8014f92:	bb1a      	cbnz	r2, 8014fdc <_dtoa_r+0xa54>
 8014f94:	9a07      	ldr	r2, [sp, #28]
 8014f96:	bb0a      	cbnz	r2, 8014fdc <_dtoa_r+0xa54>
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	ddec      	ble.n	8014f76 <_dtoa_r+0x9ee>
 8014f9c:	2201      	movs	r2, #1
 8014f9e:	9904      	ldr	r1, [sp, #16]
 8014fa0:	4620      	mov	r0, r4
 8014fa2:	f000 fe05 	bl	8015bb0 <__lshift>
 8014fa6:	4639      	mov	r1, r7
 8014fa8:	9004      	str	r0, [sp, #16]
 8014faa:	f000 fe55 	bl	8015c58 <__mcmp>
 8014fae:	2800      	cmp	r0, #0
 8014fb0:	dc03      	bgt.n	8014fba <_dtoa_r+0xa32>
 8014fb2:	d1e0      	bne.n	8014f76 <_dtoa_r+0x9ee>
 8014fb4:	f018 0f01 	tst.w	r8, #1
 8014fb8:	d0dd      	beq.n	8014f76 <_dtoa_r+0x9ee>
 8014fba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014fbe:	d1d8      	bne.n	8014f72 <_dtoa_r+0x9ea>
 8014fc0:	9b05      	ldr	r3, [sp, #20]
 8014fc2:	9a05      	ldr	r2, [sp, #20]
 8014fc4:	1c5d      	adds	r5, r3, #1
 8014fc6:	2339      	movs	r3, #57	; 0x39
 8014fc8:	7013      	strb	r3, [r2, #0]
 8014fca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014fce:	2b39      	cmp	r3, #57	; 0x39
 8014fd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8014fd4:	d04f      	beq.n	8015076 <_dtoa_r+0xaee>
 8014fd6:	3301      	adds	r3, #1
 8014fd8:	7013      	strb	r3, [r2, #0]
 8014fda:	e754      	b.n	8014e86 <_dtoa_r+0x8fe>
 8014fdc:	9a05      	ldr	r2, [sp, #20]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	f102 0501 	add.w	r5, r2, #1
 8014fe4:	dd06      	ble.n	8014ff4 <_dtoa_r+0xa6c>
 8014fe6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014fea:	d0e9      	beq.n	8014fc0 <_dtoa_r+0xa38>
 8014fec:	f108 0801 	add.w	r8, r8, #1
 8014ff0:	9b05      	ldr	r3, [sp, #20]
 8014ff2:	e7c2      	b.n	8014f7a <_dtoa_r+0x9f2>
 8014ff4:	9a02      	ldr	r2, [sp, #8]
 8014ff6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014ffa:	eba5 030b 	sub.w	r3, r5, fp
 8014ffe:	4293      	cmp	r3, r2
 8015000:	d021      	beq.n	8015046 <_dtoa_r+0xabe>
 8015002:	2300      	movs	r3, #0
 8015004:	220a      	movs	r2, #10
 8015006:	9904      	ldr	r1, [sp, #16]
 8015008:	4620      	mov	r0, r4
 801500a:	f000 fc1c 	bl	8015846 <__multadd>
 801500e:	45b1      	cmp	r9, r6
 8015010:	9004      	str	r0, [sp, #16]
 8015012:	f04f 0300 	mov.w	r3, #0
 8015016:	f04f 020a 	mov.w	r2, #10
 801501a:	4649      	mov	r1, r9
 801501c:	4620      	mov	r0, r4
 801501e:	d105      	bne.n	801502c <_dtoa_r+0xaa4>
 8015020:	f000 fc11 	bl	8015846 <__multadd>
 8015024:	4681      	mov	r9, r0
 8015026:	4606      	mov	r6, r0
 8015028:	9505      	str	r5, [sp, #20]
 801502a:	e776      	b.n	8014f1a <_dtoa_r+0x992>
 801502c:	f000 fc0b 	bl	8015846 <__multadd>
 8015030:	4631      	mov	r1, r6
 8015032:	4681      	mov	r9, r0
 8015034:	2300      	movs	r3, #0
 8015036:	220a      	movs	r2, #10
 8015038:	4620      	mov	r0, r4
 801503a:	f000 fc04 	bl	8015846 <__multadd>
 801503e:	4606      	mov	r6, r0
 8015040:	e7f2      	b.n	8015028 <_dtoa_r+0xaa0>
 8015042:	f04f 0900 	mov.w	r9, #0
 8015046:	2201      	movs	r2, #1
 8015048:	9904      	ldr	r1, [sp, #16]
 801504a:	4620      	mov	r0, r4
 801504c:	f000 fdb0 	bl	8015bb0 <__lshift>
 8015050:	4639      	mov	r1, r7
 8015052:	9004      	str	r0, [sp, #16]
 8015054:	f000 fe00 	bl	8015c58 <__mcmp>
 8015058:	2800      	cmp	r0, #0
 801505a:	dcb6      	bgt.n	8014fca <_dtoa_r+0xa42>
 801505c:	d102      	bne.n	8015064 <_dtoa_r+0xadc>
 801505e:	f018 0f01 	tst.w	r8, #1
 8015062:	d1b2      	bne.n	8014fca <_dtoa_r+0xa42>
 8015064:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015068:	2b30      	cmp	r3, #48	; 0x30
 801506a:	f105 32ff 	add.w	r2, r5, #4294967295
 801506e:	f47f af0a 	bne.w	8014e86 <_dtoa_r+0x8fe>
 8015072:	4615      	mov	r5, r2
 8015074:	e7f6      	b.n	8015064 <_dtoa_r+0xadc>
 8015076:	4593      	cmp	fp, r2
 8015078:	d105      	bne.n	8015086 <_dtoa_r+0xafe>
 801507a:	2331      	movs	r3, #49	; 0x31
 801507c:	f10a 0a01 	add.w	sl, sl, #1
 8015080:	f88b 3000 	strb.w	r3, [fp]
 8015084:	e6ff      	b.n	8014e86 <_dtoa_r+0x8fe>
 8015086:	4615      	mov	r5, r2
 8015088:	e79f      	b.n	8014fca <_dtoa_r+0xa42>
 801508a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80150f0 <_dtoa_r+0xb68>
 801508e:	e007      	b.n	80150a0 <_dtoa_r+0xb18>
 8015090:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015092:	f8df b060 	ldr.w	fp, [pc, #96]	; 80150f4 <_dtoa_r+0xb6c>
 8015096:	b11b      	cbz	r3, 80150a0 <_dtoa_r+0xb18>
 8015098:	f10b 0308 	add.w	r3, fp, #8
 801509c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801509e:	6013      	str	r3, [r2, #0]
 80150a0:	4658      	mov	r0, fp
 80150a2:	b017      	add	sp, #92	; 0x5c
 80150a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150a8:	9b06      	ldr	r3, [sp, #24]
 80150aa:	2b01      	cmp	r3, #1
 80150ac:	f77f ae35 	ble.w	8014d1a <_dtoa_r+0x792>
 80150b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80150b2:	9307      	str	r3, [sp, #28]
 80150b4:	e649      	b.n	8014d4a <_dtoa_r+0x7c2>
 80150b6:	9b02      	ldr	r3, [sp, #8]
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	dc03      	bgt.n	80150c4 <_dtoa_r+0xb3c>
 80150bc:	9b06      	ldr	r3, [sp, #24]
 80150be:	2b02      	cmp	r3, #2
 80150c0:	f73f aecc 	bgt.w	8014e5c <_dtoa_r+0x8d4>
 80150c4:	465d      	mov	r5, fp
 80150c6:	4639      	mov	r1, r7
 80150c8:	9804      	ldr	r0, [sp, #16]
 80150ca:	f7ff f9cf 	bl	801446c <quorem>
 80150ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80150d2:	f805 8b01 	strb.w	r8, [r5], #1
 80150d6:	9a02      	ldr	r2, [sp, #8]
 80150d8:	eba5 030b 	sub.w	r3, r5, fp
 80150dc:	429a      	cmp	r2, r3
 80150de:	ddb0      	ble.n	8015042 <_dtoa_r+0xaba>
 80150e0:	2300      	movs	r3, #0
 80150e2:	220a      	movs	r2, #10
 80150e4:	9904      	ldr	r1, [sp, #16]
 80150e6:	4620      	mov	r0, r4
 80150e8:	f000 fbad 	bl	8015846 <__multadd>
 80150ec:	9004      	str	r0, [sp, #16]
 80150ee:	e7ea      	b.n	80150c6 <_dtoa_r+0xb3e>
 80150f0:	08018b3b 	.word	0x08018b3b
 80150f4:	08018a00 	.word	0x08018a00

080150f8 <rshift>:
 80150f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80150fa:	6906      	ldr	r6, [r0, #16]
 80150fc:	114b      	asrs	r3, r1, #5
 80150fe:	429e      	cmp	r6, r3
 8015100:	f100 0414 	add.w	r4, r0, #20
 8015104:	dd30      	ble.n	8015168 <rshift+0x70>
 8015106:	f011 011f 	ands.w	r1, r1, #31
 801510a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801510e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015112:	d108      	bne.n	8015126 <rshift+0x2e>
 8015114:	4621      	mov	r1, r4
 8015116:	42b2      	cmp	r2, r6
 8015118:	460b      	mov	r3, r1
 801511a:	d211      	bcs.n	8015140 <rshift+0x48>
 801511c:	f852 3b04 	ldr.w	r3, [r2], #4
 8015120:	f841 3b04 	str.w	r3, [r1], #4
 8015124:	e7f7      	b.n	8015116 <rshift+0x1e>
 8015126:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801512a:	f1c1 0c20 	rsb	ip, r1, #32
 801512e:	40cd      	lsrs	r5, r1
 8015130:	3204      	adds	r2, #4
 8015132:	4623      	mov	r3, r4
 8015134:	42b2      	cmp	r2, r6
 8015136:	4617      	mov	r7, r2
 8015138:	d30c      	bcc.n	8015154 <rshift+0x5c>
 801513a:	601d      	str	r5, [r3, #0]
 801513c:	b105      	cbz	r5, 8015140 <rshift+0x48>
 801513e:	3304      	adds	r3, #4
 8015140:	1b1a      	subs	r2, r3, r4
 8015142:	42a3      	cmp	r3, r4
 8015144:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015148:	bf08      	it	eq
 801514a:	2300      	moveq	r3, #0
 801514c:	6102      	str	r2, [r0, #16]
 801514e:	bf08      	it	eq
 8015150:	6143      	streq	r3, [r0, #20]
 8015152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015154:	683f      	ldr	r7, [r7, #0]
 8015156:	fa07 f70c 	lsl.w	r7, r7, ip
 801515a:	433d      	orrs	r5, r7
 801515c:	f843 5b04 	str.w	r5, [r3], #4
 8015160:	f852 5b04 	ldr.w	r5, [r2], #4
 8015164:	40cd      	lsrs	r5, r1
 8015166:	e7e5      	b.n	8015134 <rshift+0x3c>
 8015168:	4623      	mov	r3, r4
 801516a:	e7e9      	b.n	8015140 <rshift+0x48>

0801516c <__hexdig_fun>:
 801516c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015170:	2b09      	cmp	r3, #9
 8015172:	d802      	bhi.n	801517a <__hexdig_fun+0xe>
 8015174:	3820      	subs	r0, #32
 8015176:	b2c0      	uxtb	r0, r0
 8015178:	4770      	bx	lr
 801517a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801517e:	2b05      	cmp	r3, #5
 8015180:	d801      	bhi.n	8015186 <__hexdig_fun+0x1a>
 8015182:	3847      	subs	r0, #71	; 0x47
 8015184:	e7f7      	b.n	8015176 <__hexdig_fun+0xa>
 8015186:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801518a:	2b05      	cmp	r3, #5
 801518c:	d801      	bhi.n	8015192 <__hexdig_fun+0x26>
 801518e:	3827      	subs	r0, #39	; 0x27
 8015190:	e7f1      	b.n	8015176 <__hexdig_fun+0xa>
 8015192:	2000      	movs	r0, #0
 8015194:	4770      	bx	lr

08015196 <__gethex>:
 8015196:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801519a:	b08b      	sub	sp, #44	; 0x2c
 801519c:	468a      	mov	sl, r1
 801519e:	9002      	str	r0, [sp, #8]
 80151a0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80151a2:	9306      	str	r3, [sp, #24]
 80151a4:	4690      	mov	r8, r2
 80151a6:	f000 fadf 	bl	8015768 <__localeconv_l>
 80151aa:	6803      	ldr	r3, [r0, #0]
 80151ac:	9303      	str	r3, [sp, #12]
 80151ae:	4618      	mov	r0, r3
 80151b0:	f7eb f818 	bl	80001e4 <strlen>
 80151b4:	9b03      	ldr	r3, [sp, #12]
 80151b6:	9001      	str	r0, [sp, #4]
 80151b8:	4403      	add	r3, r0
 80151ba:	f04f 0b00 	mov.w	fp, #0
 80151be:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80151c2:	9307      	str	r3, [sp, #28]
 80151c4:	f8da 3000 	ldr.w	r3, [sl]
 80151c8:	3302      	adds	r3, #2
 80151ca:	461f      	mov	r7, r3
 80151cc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80151d0:	2830      	cmp	r0, #48	; 0x30
 80151d2:	d06c      	beq.n	80152ae <__gethex+0x118>
 80151d4:	f7ff ffca 	bl	801516c <__hexdig_fun>
 80151d8:	4604      	mov	r4, r0
 80151da:	2800      	cmp	r0, #0
 80151dc:	d16a      	bne.n	80152b4 <__gethex+0x11e>
 80151de:	9a01      	ldr	r2, [sp, #4]
 80151e0:	9903      	ldr	r1, [sp, #12]
 80151e2:	4638      	mov	r0, r7
 80151e4:	f001 fb78 	bl	80168d8 <strncmp>
 80151e8:	2800      	cmp	r0, #0
 80151ea:	d166      	bne.n	80152ba <__gethex+0x124>
 80151ec:	9b01      	ldr	r3, [sp, #4]
 80151ee:	5cf8      	ldrb	r0, [r7, r3]
 80151f0:	18fe      	adds	r6, r7, r3
 80151f2:	f7ff ffbb 	bl	801516c <__hexdig_fun>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	d062      	beq.n	80152c0 <__gethex+0x12a>
 80151fa:	4633      	mov	r3, r6
 80151fc:	7818      	ldrb	r0, [r3, #0]
 80151fe:	2830      	cmp	r0, #48	; 0x30
 8015200:	461f      	mov	r7, r3
 8015202:	f103 0301 	add.w	r3, r3, #1
 8015206:	d0f9      	beq.n	80151fc <__gethex+0x66>
 8015208:	f7ff ffb0 	bl	801516c <__hexdig_fun>
 801520c:	fab0 f580 	clz	r5, r0
 8015210:	096d      	lsrs	r5, r5, #5
 8015212:	4634      	mov	r4, r6
 8015214:	f04f 0b01 	mov.w	fp, #1
 8015218:	463a      	mov	r2, r7
 801521a:	4616      	mov	r6, r2
 801521c:	3201      	adds	r2, #1
 801521e:	7830      	ldrb	r0, [r6, #0]
 8015220:	f7ff ffa4 	bl	801516c <__hexdig_fun>
 8015224:	2800      	cmp	r0, #0
 8015226:	d1f8      	bne.n	801521a <__gethex+0x84>
 8015228:	9a01      	ldr	r2, [sp, #4]
 801522a:	9903      	ldr	r1, [sp, #12]
 801522c:	4630      	mov	r0, r6
 801522e:	f001 fb53 	bl	80168d8 <strncmp>
 8015232:	b950      	cbnz	r0, 801524a <__gethex+0xb4>
 8015234:	b954      	cbnz	r4, 801524c <__gethex+0xb6>
 8015236:	9b01      	ldr	r3, [sp, #4]
 8015238:	18f4      	adds	r4, r6, r3
 801523a:	4622      	mov	r2, r4
 801523c:	4616      	mov	r6, r2
 801523e:	3201      	adds	r2, #1
 8015240:	7830      	ldrb	r0, [r6, #0]
 8015242:	f7ff ff93 	bl	801516c <__hexdig_fun>
 8015246:	2800      	cmp	r0, #0
 8015248:	d1f8      	bne.n	801523c <__gethex+0xa6>
 801524a:	b10c      	cbz	r4, 8015250 <__gethex+0xba>
 801524c:	1ba4      	subs	r4, r4, r6
 801524e:	00a4      	lsls	r4, r4, #2
 8015250:	7833      	ldrb	r3, [r6, #0]
 8015252:	2b50      	cmp	r3, #80	; 0x50
 8015254:	d001      	beq.n	801525a <__gethex+0xc4>
 8015256:	2b70      	cmp	r3, #112	; 0x70
 8015258:	d140      	bne.n	80152dc <__gethex+0x146>
 801525a:	7873      	ldrb	r3, [r6, #1]
 801525c:	2b2b      	cmp	r3, #43	; 0x2b
 801525e:	d031      	beq.n	80152c4 <__gethex+0x12e>
 8015260:	2b2d      	cmp	r3, #45	; 0x2d
 8015262:	d033      	beq.n	80152cc <__gethex+0x136>
 8015264:	1c71      	adds	r1, r6, #1
 8015266:	f04f 0900 	mov.w	r9, #0
 801526a:	7808      	ldrb	r0, [r1, #0]
 801526c:	f7ff ff7e 	bl	801516c <__hexdig_fun>
 8015270:	1e43      	subs	r3, r0, #1
 8015272:	b2db      	uxtb	r3, r3
 8015274:	2b18      	cmp	r3, #24
 8015276:	d831      	bhi.n	80152dc <__gethex+0x146>
 8015278:	f1a0 0210 	sub.w	r2, r0, #16
 801527c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015280:	f7ff ff74 	bl	801516c <__hexdig_fun>
 8015284:	1e43      	subs	r3, r0, #1
 8015286:	b2db      	uxtb	r3, r3
 8015288:	2b18      	cmp	r3, #24
 801528a:	d922      	bls.n	80152d2 <__gethex+0x13c>
 801528c:	f1b9 0f00 	cmp.w	r9, #0
 8015290:	d000      	beq.n	8015294 <__gethex+0xfe>
 8015292:	4252      	negs	r2, r2
 8015294:	4414      	add	r4, r2
 8015296:	f8ca 1000 	str.w	r1, [sl]
 801529a:	b30d      	cbz	r5, 80152e0 <__gethex+0x14a>
 801529c:	f1bb 0f00 	cmp.w	fp, #0
 80152a0:	bf0c      	ite	eq
 80152a2:	2706      	moveq	r7, #6
 80152a4:	2700      	movne	r7, #0
 80152a6:	4638      	mov	r0, r7
 80152a8:	b00b      	add	sp, #44	; 0x2c
 80152aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152ae:	f10b 0b01 	add.w	fp, fp, #1
 80152b2:	e78a      	b.n	80151ca <__gethex+0x34>
 80152b4:	2500      	movs	r5, #0
 80152b6:	462c      	mov	r4, r5
 80152b8:	e7ae      	b.n	8015218 <__gethex+0x82>
 80152ba:	463e      	mov	r6, r7
 80152bc:	2501      	movs	r5, #1
 80152be:	e7c7      	b.n	8015250 <__gethex+0xba>
 80152c0:	4604      	mov	r4, r0
 80152c2:	e7fb      	b.n	80152bc <__gethex+0x126>
 80152c4:	f04f 0900 	mov.w	r9, #0
 80152c8:	1cb1      	adds	r1, r6, #2
 80152ca:	e7ce      	b.n	801526a <__gethex+0xd4>
 80152cc:	f04f 0901 	mov.w	r9, #1
 80152d0:	e7fa      	b.n	80152c8 <__gethex+0x132>
 80152d2:	230a      	movs	r3, #10
 80152d4:	fb03 0202 	mla	r2, r3, r2, r0
 80152d8:	3a10      	subs	r2, #16
 80152da:	e7cf      	b.n	801527c <__gethex+0xe6>
 80152dc:	4631      	mov	r1, r6
 80152de:	e7da      	b.n	8015296 <__gethex+0x100>
 80152e0:	1bf3      	subs	r3, r6, r7
 80152e2:	3b01      	subs	r3, #1
 80152e4:	4629      	mov	r1, r5
 80152e6:	2b07      	cmp	r3, #7
 80152e8:	dc49      	bgt.n	801537e <__gethex+0x1e8>
 80152ea:	9802      	ldr	r0, [sp, #8]
 80152ec:	f000 fa60 	bl	80157b0 <_Balloc>
 80152f0:	9b01      	ldr	r3, [sp, #4]
 80152f2:	f100 0914 	add.w	r9, r0, #20
 80152f6:	f04f 0b00 	mov.w	fp, #0
 80152fa:	f1c3 0301 	rsb	r3, r3, #1
 80152fe:	4605      	mov	r5, r0
 8015300:	f8cd 9010 	str.w	r9, [sp, #16]
 8015304:	46da      	mov	sl, fp
 8015306:	9308      	str	r3, [sp, #32]
 8015308:	42b7      	cmp	r7, r6
 801530a:	d33b      	bcc.n	8015384 <__gethex+0x1ee>
 801530c:	9804      	ldr	r0, [sp, #16]
 801530e:	f840 ab04 	str.w	sl, [r0], #4
 8015312:	eba0 0009 	sub.w	r0, r0, r9
 8015316:	1080      	asrs	r0, r0, #2
 8015318:	6128      	str	r0, [r5, #16]
 801531a:	0147      	lsls	r7, r0, #5
 801531c:	4650      	mov	r0, sl
 801531e:	f000 fb0b 	bl	8015938 <__hi0bits>
 8015322:	f8d8 6000 	ldr.w	r6, [r8]
 8015326:	1a3f      	subs	r7, r7, r0
 8015328:	42b7      	cmp	r7, r6
 801532a:	dd64      	ble.n	80153f6 <__gethex+0x260>
 801532c:	1bbf      	subs	r7, r7, r6
 801532e:	4639      	mov	r1, r7
 8015330:	4628      	mov	r0, r5
 8015332:	f000 fe1b 	bl	8015f6c <__any_on>
 8015336:	4682      	mov	sl, r0
 8015338:	b178      	cbz	r0, 801535a <__gethex+0x1c4>
 801533a:	1e7b      	subs	r3, r7, #1
 801533c:	1159      	asrs	r1, r3, #5
 801533e:	f003 021f 	and.w	r2, r3, #31
 8015342:	f04f 0a01 	mov.w	sl, #1
 8015346:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801534a:	fa0a f202 	lsl.w	r2, sl, r2
 801534e:	420a      	tst	r2, r1
 8015350:	d003      	beq.n	801535a <__gethex+0x1c4>
 8015352:	4553      	cmp	r3, sl
 8015354:	dc46      	bgt.n	80153e4 <__gethex+0x24e>
 8015356:	f04f 0a02 	mov.w	sl, #2
 801535a:	4639      	mov	r1, r7
 801535c:	4628      	mov	r0, r5
 801535e:	f7ff fecb 	bl	80150f8 <rshift>
 8015362:	443c      	add	r4, r7
 8015364:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015368:	42a3      	cmp	r3, r4
 801536a:	da52      	bge.n	8015412 <__gethex+0x27c>
 801536c:	4629      	mov	r1, r5
 801536e:	9802      	ldr	r0, [sp, #8]
 8015370:	f000 fa52 	bl	8015818 <_Bfree>
 8015374:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015376:	2300      	movs	r3, #0
 8015378:	6013      	str	r3, [r2, #0]
 801537a:	27a3      	movs	r7, #163	; 0xa3
 801537c:	e793      	b.n	80152a6 <__gethex+0x110>
 801537e:	3101      	adds	r1, #1
 8015380:	105b      	asrs	r3, r3, #1
 8015382:	e7b0      	b.n	80152e6 <__gethex+0x150>
 8015384:	1e73      	subs	r3, r6, #1
 8015386:	9305      	str	r3, [sp, #20]
 8015388:	9a07      	ldr	r2, [sp, #28]
 801538a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801538e:	4293      	cmp	r3, r2
 8015390:	d018      	beq.n	80153c4 <__gethex+0x22e>
 8015392:	f1bb 0f20 	cmp.w	fp, #32
 8015396:	d107      	bne.n	80153a8 <__gethex+0x212>
 8015398:	9b04      	ldr	r3, [sp, #16]
 801539a:	f8c3 a000 	str.w	sl, [r3]
 801539e:	3304      	adds	r3, #4
 80153a0:	f04f 0a00 	mov.w	sl, #0
 80153a4:	9304      	str	r3, [sp, #16]
 80153a6:	46d3      	mov	fp, sl
 80153a8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80153ac:	f7ff fede 	bl	801516c <__hexdig_fun>
 80153b0:	f000 000f 	and.w	r0, r0, #15
 80153b4:	fa00 f00b 	lsl.w	r0, r0, fp
 80153b8:	ea4a 0a00 	orr.w	sl, sl, r0
 80153bc:	f10b 0b04 	add.w	fp, fp, #4
 80153c0:	9b05      	ldr	r3, [sp, #20]
 80153c2:	e00d      	b.n	80153e0 <__gethex+0x24a>
 80153c4:	9b05      	ldr	r3, [sp, #20]
 80153c6:	9a08      	ldr	r2, [sp, #32]
 80153c8:	4413      	add	r3, r2
 80153ca:	42bb      	cmp	r3, r7
 80153cc:	d3e1      	bcc.n	8015392 <__gethex+0x1fc>
 80153ce:	4618      	mov	r0, r3
 80153d0:	9a01      	ldr	r2, [sp, #4]
 80153d2:	9903      	ldr	r1, [sp, #12]
 80153d4:	9309      	str	r3, [sp, #36]	; 0x24
 80153d6:	f001 fa7f 	bl	80168d8 <strncmp>
 80153da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153dc:	2800      	cmp	r0, #0
 80153de:	d1d8      	bne.n	8015392 <__gethex+0x1fc>
 80153e0:	461e      	mov	r6, r3
 80153e2:	e791      	b.n	8015308 <__gethex+0x172>
 80153e4:	1eb9      	subs	r1, r7, #2
 80153e6:	4628      	mov	r0, r5
 80153e8:	f000 fdc0 	bl	8015f6c <__any_on>
 80153ec:	2800      	cmp	r0, #0
 80153ee:	d0b2      	beq.n	8015356 <__gethex+0x1c0>
 80153f0:	f04f 0a03 	mov.w	sl, #3
 80153f4:	e7b1      	b.n	801535a <__gethex+0x1c4>
 80153f6:	da09      	bge.n	801540c <__gethex+0x276>
 80153f8:	1bf7      	subs	r7, r6, r7
 80153fa:	4629      	mov	r1, r5
 80153fc:	463a      	mov	r2, r7
 80153fe:	9802      	ldr	r0, [sp, #8]
 8015400:	f000 fbd6 	bl	8015bb0 <__lshift>
 8015404:	1be4      	subs	r4, r4, r7
 8015406:	4605      	mov	r5, r0
 8015408:	f100 0914 	add.w	r9, r0, #20
 801540c:	f04f 0a00 	mov.w	sl, #0
 8015410:	e7a8      	b.n	8015364 <__gethex+0x1ce>
 8015412:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015416:	42a0      	cmp	r0, r4
 8015418:	dd6a      	ble.n	80154f0 <__gethex+0x35a>
 801541a:	1b04      	subs	r4, r0, r4
 801541c:	42a6      	cmp	r6, r4
 801541e:	dc2e      	bgt.n	801547e <__gethex+0x2e8>
 8015420:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015424:	2b02      	cmp	r3, #2
 8015426:	d022      	beq.n	801546e <__gethex+0x2d8>
 8015428:	2b03      	cmp	r3, #3
 801542a:	d024      	beq.n	8015476 <__gethex+0x2e0>
 801542c:	2b01      	cmp	r3, #1
 801542e:	d115      	bne.n	801545c <__gethex+0x2c6>
 8015430:	42a6      	cmp	r6, r4
 8015432:	d113      	bne.n	801545c <__gethex+0x2c6>
 8015434:	2e01      	cmp	r6, #1
 8015436:	dc0b      	bgt.n	8015450 <__gethex+0x2ba>
 8015438:	9a06      	ldr	r2, [sp, #24]
 801543a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801543e:	6013      	str	r3, [r2, #0]
 8015440:	2301      	movs	r3, #1
 8015442:	612b      	str	r3, [r5, #16]
 8015444:	f8c9 3000 	str.w	r3, [r9]
 8015448:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801544a:	2762      	movs	r7, #98	; 0x62
 801544c:	601d      	str	r5, [r3, #0]
 801544e:	e72a      	b.n	80152a6 <__gethex+0x110>
 8015450:	1e71      	subs	r1, r6, #1
 8015452:	4628      	mov	r0, r5
 8015454:	f000 fd8a 	bl	8015f6c <__any_on>
 8015458:	2800      	cmp	r0, #0
 801545a:	d1ed      	bne.n	8015438 <__gethex+0x2a2>
 801545c:	4629      	mov	r1, r5
 801545e:	9802      	ldr	r0, [sp, #8]
 8015460:	f000 f9da 	bl	8015818 <_Bfree>
 8015464:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015466:	2300      	movs	r3, #0
 8015468:	6013      	str	r3, [r2, #0]
 801546a:	2750      	movs	r7, #80	; 0x50
 801546c:	e71b      	b.n	80152a6 <__gethex+0x110>
 801546e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015470:	2b00      	cmp	r3, #0
 8015472:	d0e1      	beq.n	8015438 <__gethex+0x2a2>
 8015474:	e7f2      	b.n	801545c <__gethex+0x2c6>
 8015476:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015478:	2b00      	cmp	r3, #0
 801547a:	d1dd      	bne.n	8015438 <__gethex+0x2a2>
 801547c:	e7ee      	b.n	801545c <__gethex+0x2c6>
 801547e:	1e67      	subs	r7, r4, #1
 8015480:	f1ba 0f00 	cmp.w	sl, #0
 8015484:	d131      	bne.n	80154ea <__gethex+0x354>
 8015486:	b127      	cbz	r7, 8015492 <__gethex+0x2fc>
 8015488:	4639      	mov	r1, r7
 801548a:	4628      	mov	r0, r5
 801548c:	f000 fd6e 	bl	8015f6c <__any_on>
 8015490:	4682      	mov	sl, r0
 8015492:	117a      	asrs	r2, r7, #5
 8015494:	2301      	movs	r3, #1
 8015496:	f007 071f 	and.w	r7, r7, #31
 801549a:	fa03 f707 	lsl.w	r7, r3, r7
 801549e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80154a2:	4621      	mov	r1, r4
 80154a4:	421f      	tst	r7, r3
 80154a6:	4628      	mov	r0, r5
 80154a8:	bf18      	it	ne
 80154aa:	f04a 0a02 	orrne.w	sl, sl, #2
 80154ae:	1b36      	subs	r6, r6, r4
 80154b0:	f7ff fe22 	bl	80150f8 <rshift>
 80154b4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80154b8:	2702      	movs	r7, #2
 80154ba:	f1ba 0f00 	cmp.w	sl, #0
 80154be:	d048      	beq.n	8015552 <__gethex+0x3bc>
 80154c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80154c4:	2b02      	cmp	r3, #2
 80154c6:	d015      	beq.n	80154f4 <__gethex+0x35e>
 80154c8:	2b03      	cmp	r3, #3
 80154ca:	d017      	beq.n	80154fc <__gethex+0x366>
 80154cc:	2b01      	cmp	r3, #1
 80154ce:	d109      	bne.n	80154e4 <__gethex+0x34e>
 80154d0:	f01a 0f02 	tst.w	sl, #2
 80154d4:	d006      	beq.n	80154e4 <__gethex+0x34e>
 80154d6:	f8d9 3000 	ldr.w	r3, [r9]
 80154da:	ea4a 0a03 	orr.w	sl, sl, r3
 80154de:	f01a 0f01 	tst.w	sl, #1
 80154e2:	d10e      	bne.n	8015502 <__gethex+0x36c>
 80154e4:	f047 0710 	orr.w	r7, r7, #16
 80154e8:	e033      	b.n	8015552 <__gethex+0x3bc>
 80154ea:	f04f 0a01 	mov.w	sl, #1
 80154ee:	e7d0      	b.n	8015492 <__gethex+0x2fc>
 80154f0:	2701      	movs	r7, #1
 80154f2:	e7e2      	b.n	80154ba <__gethex+0x324>
 80154f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154f6:	f1c3 0301 	rsb	r3, r3, #1
 80154fa:	9315      	str	r3, [sp, #84]	; 0x54
 80154fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d0f0      	beq.n	80154e4 <__gethex+0x34e>
 8015502:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015506:	f105 0314 	add.w	r3, r5, #20
 801550a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801550e:	eb03 010a 	add.w	r1, r3, sl
 8015512:	f04f 0c00 	mov.w	ip, #0
 8015516:	4618      	mov	r0, r3
 8015518:	f853 2b04 	ldr.w	r2, [r3], #4
 801551c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015520:	d01c      	beq.n	801555c <__gethex+0x3c6>
 8015522:	3201      	adds	r2, #1
 8015524:	6002      	str	r2, [r0, #0]
 8015526:	2f02      	cmp	r7, #2
 8015528:	f105 0314 	add.w	r3, r5, #20
 801552c:	d138      	bne.n	80155a0 <__gethex+0x40a>
 801552e:	f8d8 2000 	ldr.w	r2, [r8]
 8015532:	3a01      	subs	r2, #1
 8015534:	42b2      	cmp	r2, r6
 8015536:	d10a      	bne.n	801554e <__gethex+0x3b8>
 8015538:	1171      	asrs	r1, r6, #5
 801553a:	2201      	movs	r2, #1
 801553c:	f006 061f 	and.w	r6, r6, #31
 8015540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015544:	fa02 f606 	lsl.w	r6, r2, r6
 8015548:	421e      	tst	r6, r3
 801554a:	bf18      	it	ne
 801554c:	4617      	movne	r7, r2
 801554e:	f047 0720 	orr.w	r7, r7, #32
 8015552:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015554:	601d      	str	r5, [r3, #0]
 8015556:	9b06      	ldr	r3, [sp, #24]
 8015558:	601c      	str	r4, [r3, #0]
 801555a:	e6a4      	b.n	80152a6 <__gethex+0x110>
 801555c:	4299      	cmp	r1, r3
 801555e:	f843 cc04 	str.w	ip, [r3, #-4]
 8015562:	d8d8      	bhi.n	8015516 <__gethex+0x380>
 8015564:	68ab      	ldr	r3, [r5, #8]
 8015566:	4599      	cmp	r9, r3
 8015568:	db12      	blt.n	8015590 <__gethex+0x3fa>
 801556a:	6869      	ldr	r1, [r5, #4]
 801556c:	9802      	ldr	r0, [sp, #8]
 801556e:	3101      	adds	r1, #1
 8015570:	f000 f91e 	bl	80157b0 <_Balloc>
 8015574:	692a      	ldr	r2, [r5, #16]
 8015576:	3202      	adds	r2, #2
 8015578:	f105 010c 	add.w	r1, r5, #12
 801557c:	4683      	mov	fp, r0
 801557e:	0092      	lsls	r2, r2, #2
 8015580:	300c      	adds	r0, #12
 8015582:	f7fd f90d 	bl	80127a0 <memcpy>
 8015586:	4629      	mov	r1, r5
 8015588:	9802      	ldr	r0, [sp, #8]
 801558a:	f000 f945 	bl	8015818 <_Bfree>
 801558e:	465d      	mov	r5, fp
 8015590:	692b      	ldr	r3, [r5, #16]
 8015592:	1c5a      	adds	r2, r3, #1
 8015594:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015598:	612a      	str	r2, [r5, #16]
 801559a:	2201      	movs	r2, #1
 801559c:	615a      	str	r2, [r3, #20]
 801559e:	e7c2      	b.n	8015526 <__gethex+0x390>
 80155a0:	692a      	ldr	r2, [r5, #16]
 80155a2:	454a      	cmp	r2, r9
 80155a4:	dd0b      	ble.n	80155be <__gethex+0x428>
 80155a6:	2101      	movs	r1, #1
 80155a8:	4628      	mov	r0, r5
 80155aa:	f7ff fda5 	bl	80150f8 <rshift>
 80155ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80155b2:	3401      	adds	r4, #1
 80155b4:	42a3      	cmp	r3, r4
 80155b6:	f6ff aed9 	blt.w	801536c <__gethex+0x1d6>
 80155ba:	2701      	movs	r7, #1
 80155bc:	e7c7      	b.n	801554e <__gethex+0x3b8>
 80155be:	f016 061f 	ands.w	r6, r6, #31
 80155c2:	d0fa      	beq.n	80155ba <__gethex+0x424>
 80155c4:	449a      	add	sl, r3
 80155c6:	f1c6 0620 	rsb	r6, r6, #32
 80155ca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80155ce:	f000 f9b3 	bl	8015938 <__hi0bits>
 80155d2:	42b0      	cmp	r0, r6
 80155d4:	dbe7      	blt.n	80155a6 <__gethex+0x410>
 80155d6:	e7f0      	b.n	80155ba <__gethex+0x424>

080155d8 <L_shift>:
 80155d8:	f1c2 0208 	rsb	r2, r2, #8
 80155dc:	0092      	lsls	r2, r2, #2
 80155de:	b570      	push	{r4, r5, r6, lr}
 80155e0:	f1c2 0620 	rsb	r6, r2, #32
 80155e4:	6843      	ldr	r3, [r0, #4]
 80155e6:	6804      	ldr	r4, [r0, #0]
 80155e8:	fa03 f506 	lsl.w	r5, r3, r6
 80155ec:	432c      	orrs	r4, r5
 80155ee:	40d3      	lsrs	r3, r2
 80155f0:	6004      	str	r4, [r0, #0]
 80155f2:	f840 3f04 	str.w	r3, [r0, #4]!
 80155f6:	4288      	cmp	r0, r1
 80155f8:	d3f4      	bcc.n	80155e4 <L_shift+0xc>
 80155fa:	bd70      	pop	{r4, r5, r6, pc}

080155fc <__match>:
 80155fc:	b530      	push	{r4, r5, lr}
 80155fe:	6803      	ldr	r3, [r0, #0]
 8015600:	3301      	adds	r3, #1
 8015602:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015606:	b914      	cbnz	r4, 801560e <__match+0x12>
 8015608:	6003      	str	r3, [r0, #0]
 801560a:	2001      	movs	r0, #1
 801560c:	bd30      	pop	{r4, r5, pc}
 801560e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015612:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015616:	2d19      	cmp	r5, #25
 8015618:	bf98      	it	ls
 801561a:	3220      	addls	r2, #32
 801561c:	42a2      	cmp	r2, r4
 801561e:	d0f0      	beq.n	8015602 <__match+0x6>
 8015620:	2000      	movs	r0, #0
 8015622:	e7f3      	b.n	801560c <__match+0x10>

08015624 <__hexnan>:
 8015624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015628:	680b      	ldr	r3, [r1, #0]
 801562a:	6801      	ldr	r1, [r0, #0]
 801562c:	115f      	asrs	r7, r3, #5
 801562e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015632:	f013 031f 	ands.w	r3, r3, #31
 8015636:	b087      	sub	sp, #28
 8015638:	bf18      	it	ne
 801563a:	3704      	addne	r7, #4
 801563c:	2500      	movs	r5, #0
 801563e:	1f3e      	subs	r6, r7, #4
 8015640:	4682      	mov	sl, r0
 8015642:	4690      	mov	r8, r2
 8015644:	9301      	str	r3, [sp, #4]
 8015646:	f847 5c04 	str.w	r5, [r7, #-4]
 801564a:	46b1      	mov	r9, r6
 801564c:	4634      	mov	r4, r6
 801564e:	9502      	str	r5, [sp, #8]
 8015650:	46ab      	mov	fp, r5
 8015652:	784a      	ldrb	r2, [r1, #1]
 8015654:	1c4b      	adds	r3, r1, #1
 8015656:	9303      	str	r3, [sp, #12]
 8015658:	b342      	cbz	r2, 80156ac <__hexnan+0x88>
 801565a:	4610      	mov	r0, r2
 801565c:	9105      	str	r1, [sp, #20]
 801565e:	9204      	str	r2, [sp, #16]
 8015660:	f7ff fd84 	bl	801516c <__hexdig_fun>
 8015664:	2800      	cmp	r0, #0
 8015666:	d143      	bne.n	80156f0 <__hexnan+0xcc>
 8015668:	9a04      	ldr	r2, [sp, #16]
 801566a:	9905      	ldr	r1, [sp, #20]
 801566c:	2a20      	cmp	r2, #32
 801566e:	d818      	bhi.n	80156a2 <__hexnan+0x7e>
 8015670:	9b02      	ldr	r3, [sp, #8]
 8015672:	459b      	cmp	fp, r3
 8015674:	dd13      	ble.n	801569e <__hexnan+0x7a>
 8015676:	454c      	cmp	r4, r9
 8015678:	d206      	bcs.n	8015688 <__hexnan+0x64>
 801567a:	2d07      	cmp	r5, #7
 801567c:	dc04      	bgt.n	8015688 <__hexnan+0x64>
 801567e:	462a      	mov	r2, r5
 8015680:	4649      	mov	r1, r9
 8015682:	4620      	mov	r0, r4
 8015684:	f7ff ffa8 	bl	80155d8 <L_shift>
 8015688:	4544      	cmp	r4, r8
 801568a:	d944      	bls.n	8015716 <__hexnan+0xf2>
 801568c:	2300      	movs	r3, #0
 801568e:	f1a4 0904 	sub.w	r9, r4, #4
 8015692:	f844 3c04 	str.w	r3, [r4, #-4]
 8015696:	f8cd b008 	str.w	fp, [sp, #8]
 801569a:	464c      	mov	r4, r9
 801569c:	461d      	mov	r5, r3
 801569e:	9903      	ldr	r1, [sp, #12]
 80156a0:	e7d7      	b.n	8015652 <__hexnan+0x2e>
 80156a2:	2a29      	cmp	r2, #41	; 0x29
 80156a4:	d14a      	bne.n	801573c <__hexnan+0x118>
 80156a6:	3102      	adds	r1, #2
 80156a8:	f8ca 1000 	str.w	r1, [sl]
 80156ac:	f1bb 0f00 	cmp.w	fp, #0
 80156b0:	d044      	beq.n	801573c <__hexnan+0x118>
 80156b2:	454c      	cmp	r4, r9
 80156b4:	d206      	bcs.n	80156c4 <__hexnan+0xa0>
 80156b6:	2d07      	cmp	r5, #7
 80156b8:	dc04      	bgt.n	80156c4 <__hexnan+0xa0>
 80156ba:	462a      	mov	r2, r5
 80156bc:	4649      	mov	r1, r9
 80156be:	4620      	mov	r0, r4
 80156c0:	f7ff ff8a 	bl	80155d8 <L_shift>
 80156c4:	4544      	cmp	r4, r8
 80156c6:	d928      	bls.n	801571a <__hexnan+0xf6>
 80156c8:	4643      	mov	r3, r8
 80156ca:	f854 2b04 	ldr.w	r2, [r4], #4
 80156ce:	f843 2b04 	str.w	r2, [r3], #4
 80156d2:	42a6      	cmp	r6, r4
 80156d4:	d2f9      	bcs.n	80156ca <__hexnan+0xa6>
 80156d6:	2200      	movs	r2, #0
 80156d8:	f843 2b04 	str.w	r2, [r3], #4
 80156dc:	429e      	cmp	r6, r3
 80156de:	d2fb      	bcs.n	80156d8 <__hexnan+0xb4>
 80156e0:	6833      	ldr	r3, [r6, #0]
 80156e2:	b91b      	cbnz	r3, 80156ec <__hexnan+0xc8>
 80156e4:	4546      	cmp	r6, r8
 80156e6:	d127      	bne.n	8015738 <__hexnan+0x114>
 80156e8:	2301      	movs	r3, #1
 80156ea:	6033      	str	r3, [r6, #0]
 80156ec:	2005      	movs	r0, #5
 80156ee:	e026      	b.n	801573e <__hexnan+0x11a>
 80156f0:	3501      	adds	r5, #1
 80156f2:	2d08      	cmp	r5, #8
 80156f4:	f10b 0b01 	add.w	fp, fp, #1
 80156f8:	dd06      	ble.n	8015708 <__hexnan+0xe4>
 80156fa:	4544      	cmp	r4, r8
 80156fc:	d9cf      	bls.n	801569e <__hexnan+0x7a>
 80156fe:	2300      	movs	r3, #0
 8015700:	f844 3c04 	str.w	r3, [r4, #-4]
 8015704:	2501      	movs	r5, #1
 8015706:	3c04      	subs	r4, #4
 8015708:	6822      	ldr	r2, [r4, #0]
 801570a:	f000 000f 	and.w	r0, r0, #15
 801570e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015712:	6020      	str	r0, [r4, #0]
 8015714:	e7c3      	b.n	801569e <__hexnan+0x7a>
 8015716:	2508      	movs	r5, #8
 8015718:	e7c1      	b.n	801569e <__hexnan+0x7a>
 801571a:	9b01      	ldr	r3, [sp, #4]
 801571c:	2b00      	cmp	r3, #0
 801571e:	d0df      	beq.n	80156e0 <__hexnan+0xbc>
 8015720:	f04f 32ff 	mov.w	r2, #4294967295
 8015724:	f1c3 0320 	rsb	r3, r3, #32
 8015728:	fa22 f303 	lsr.w	r3, r2, r3
 801572c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015730:	401a      	ands	r2, r3
 8015732:	f847 2c04 	str.w	r2, [r7, #-4]
 8015736:	e7d3      	b.n	80156e0 <__hexnan+0xbc>
 8015738:	3e04      	subs	r6, #4
 801573a:	e7d1      	b.n	80156e0 <__hexnan+0xbc>
 801573c:	2004      	movs	r0, #4
 801573e:	b007      	add	sp, #28
 8015740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015744 <__locale_ctype_ptr_l>:
 8015744:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015748:	4770      	bx	lr
	...

0801574c <__locale_ctype_ptr>:
 801574c:	4b04      	ldr	r3, [pc, #16]	; (8015760 <__locale_ctype_ptr+0x14>)
 801574e:	4a05      	ldr	r2, [pc, #20]	; (8015764 <__locale_ctype_ptr+0x18>)
 8015750:	681b      	ldr	r3, [r3, #0]
 8015752:	6a1b      	ldr	r3, [r3, #32]
 8015754:	2b00      	cmp	r3, #0
 8015756:	bf08      	it	eq
 8015758:	4613      	moveq	r3, r2
 801575a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801575e:	4770      	bx	lr
 8015760:	20000e34 	.word	0x20000e34
 8015764:	20000e98 	.word	0x20000e98

08015768 <__localeconv_l>:
 8015768:	30f0      	adds	r0, #240	; 0xf0
 801576a:	4770      	bx	lr

0801576c <_localeconv_r>:
 801576c:	4b04      	ldr	r3, [pc, #16]	; (8015780 <_localeconv_r+0x14>)
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	6a18      	ldr	r0, [r3, #32]
 8015772:	4b04      	ldr	r3, [pc, #16]	; (8015784 <_localeconv_r+0x18>)
 8015774:	2800      	cmp	r0, #0
 8015776:	bf08      	it	eq
 8015778:	4618      	moveq	r0, r3
 801577a:	30f0      	adds	r0, #240	; 0xf0
 801577c:	4770      	bx	lr
 801577e:	bf00      	nop
 8015780:	20000e34 	.word	0x20000e34
 8015784:	20000e98 	.word	0x20000e98

08015788 <__ascii_mbtowc>:
 8015788:	b082      	sub	sp, #8
 801578a:	b901      	cbnz	r1, 801578e <__ascii_mbtowc+0x6>
 801578c:	a901      	add	r1, sp, #4
 801578e:	b142      	cbz	r2, 80157a2 <__ascii_mbtowc+0x1a>
 8015790:	b14b      	cbz	r3, 80157a6 <__ascii_mbtowc+0x1e>
 8015792:	7813      	ldrb	r3, [r2, #0]
 8015794:	600b      	str	r3, [r1, #0]
 8015796:	7812      	ldrb	r2, [r2, #0]
 8015798:	1c10      	adds	r0, r2, #0
 801579a:	bf18      	it	ne
 801579c:	2001      	movne	r0, #1
 801579e:	b002      	add	sp, #8
 80157a0:	4770      	bx	lr
 80157a2:	4610      	mov	r0, r2
 80157a4:	e7fb      	b.n	801579e <__ascii_mbtowc+0x16>
 80157a6:	f06f 0001 	mvn.w	r0, #1
 80157aa:	e7f8      	b.n	801579e <__ascii_mbtowc+0x16>

080157ac <__malloc_lock>:
 80157ac:	4770      	bx	lr

080157ae <__malloc_unlock>:
 80157ae:	4770      	bx	lr

080157b0 <_Balloc>:
 80157b0:	b570      	push	{r4, r5, r6, lr}
 80157b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80157b4:	4604      	mov	r4, r0
 80157b6:	460e      	mov	r6, r1
 80157b8:	b93d      	cbnz	r5, 80157ca <_Balloc+0x1a>
 80157ba:	2010      	movs	r0, #16
 80157bc:	f7fc ffe0 	bl	8012780 <malloc>
 80157c0:	6260      	str	r0, [r4, #36]	; 0x24
 80157c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80157c6:	6005      	str	r5, [r0, #0]
 80157c8:	60c5      	str	r5, [r0, #12]
 80157ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80157cc:	68eb      	ldr	r3, [r5, #12]
 80157ce:	b183      	cbz	r3, 80157f2 <_Balloc+0x42>
 80157d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80157d2:	68db      	ldr	r3, [r3, #12]
 80157d4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80157d8:	b9b8      	cbnz	r0, 801580a <_Balloc+0x5a>
 80157da:	2101      	movs	r1, #1
 80157dc:	fa01 f506 	lsl.w	r5, r1, r6
 80157e0:	1d6a      	adds	r2, r5, #5
 80157e2:	0092      	lsls	r2, r2, #2
 80157e4:	4620      	mov	r0, r4
 80157e6:	f000 fbe2 	bl	8015fae <_calloc_r>
 80157ea:	b160      	cbz	r0, 8015806 <_Balloc+0x56>
 80157ec:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80157f0:	e00e      	b.n	8015810 <_Balloc+0x60>
 80157f2:	2221      	movs	r2, #33	; 0x21
 80157f4:	2104      	movs	r1, #4
 80157f6:	4620      	mov	r0, r4
 80157f8:	f000 fbd9 	bl	8015fae <_calloc_r>
 80157fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80157fe:	60e8      	str	r0, [r5, #12]
 8015800:	68db      	ldr	r3, [r3, #12]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d1e4      	bne.n	80157d0 <_Balloc+0x20>
 8015806:	2000      	movs	r0, #0
 8015808:	bd70      	pop	{r4, r5, r6, pc}
 801580a:	6802      	ldr	r2, [r0, #0]
 801580c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015810:	2300      	movs	r3, #0
 8015812:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015816:	e7f7      	b.n	8015808 <_Balloc+0x58>

08015818 <_Bfree>:
 8015818:	b570      	push	{r4, r5, r6, lr}
 801581a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801581c:	4606      	mov	r6, r0
 801581e:	460d      	mov	r5, r1
 8015820:	b93c      	cbnz	r4, 8015832 <_Bfree+0x1a>
 8015822:	2010      	movs	r0, #16
 8015824:	f7fc ffac 	bl	8012780 <malloc>
 8015828:	6270      	str	r0, [r6, #36]	; 0x24
 801582a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801582e:	6004      	str	r4, [r0, #0]
 8015830:	60c4      	str	r4, [r0, #12]
 8015832:	b13d      	cbz	r5, 8015844 <_Bfree+0x2c>
 8015834:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015836:	686a      	ldr	r2, [r5, #4]
 8015838:	68db      	ldr	r3, [r3, #12]
 801583a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801583e:	6029      	str	r1, [r5, #0]
 8015840:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015844:	bd70      	pop	{r4, r5, r6, pc}

08015846 <__multadd>:
 8015846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801584a:	690d      	ldr	r5, [r1, #16]
 801584c:	461f      	mov	r7, r3
 801584e:	4606      	mov	r6, r0
 8015850:	460c      	mov	r4, r1
 8015852:	f101 0c14 	add.w	ip, r1, #20
 8015856:	2300      	movs	r3, #0
 8015858:	f8dc 0000 	ldr.w	r0, [ip]
 801585c:	b281      	uxth	r1, r0
 801585e:	fb02 7101 	mla	r1, r2, r1, r7
 8015862:	0c0f      	lsrs	r7, r1, #16
 8015864:	0c00      	lsrs	r0, r0, #16
 8015866:	fb02 7000 	mla	r0, r2, r0, r7
 801586a:	b289      	uxth	r1, r1
 801586c:	3301      	adds	r3, #1
 801586e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015872:	429d      	cmp	r5, r3
 8015874:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015878:	f84c 1b04 	str.w	r1, [ip], #4
 801587c:	dcec      	bgt.n	8015858 <__multadd+0x12>
 801587e:	b1d7      	cbz	r7, 80158b6 <__multadd+0x70>
 8015880:	68a3      	ldr	r3, [r4, #8]
 8015882:	42ab      	cmp	r3, r5
 8015884:	dc12      	bgt.n	80158ac <__multadd+0x66>
 8015886:	6861      	ldr	r1, [r4, #4]
 8015888:	4630      	mov	r0, r6
 801588a:	3101      	adds	r1, #1
 801588c:	f7ff ff90 	bl	80157b0 <_Balloc>
 8015890:	6922      	ldr	r2, [r4, #16]
 8015892:	3202      	adds	r2, #2
 8015894:	f104 010c 	add.w	r1, r4, #12
 8015898:	4680      	mov	r8, r0
 801589a:	0092      	lsls	r2, r2, #2
 801589c:	300c      	adds	r0, #12
 801589e:	f7fc ff7f 	bl	80127a0 <memcpy>
 80158a2:	4621      	mov	r1, r4
 80158a4:	4630      	mov	r0, r6
 80158a6:	f7ff ffb7 	bl	8015818 <_Bfree>
 80158aa:	4644      	mov	r4, r8
 80158ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80158b0:	3501      	adds	r5, #1
 80158b2:	615f      	str	r7, [r3, #20]
 80158b4:	6125      	str	r5, [r4, #16]
 80158b6:	4620      	mov	r0, r4
 80158b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080158bc <__s2b>:
 80158bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158c0:	460c      	mov	r4, r1
 80158c2:	4615      	mov	r5, r2
 80158c4:	461f      	mov	r7, r3
 80158c6:	2209      	movs	r2, #9
 80158c8:	3308      	adds	r3, #8
 80158ca:	4606      	mov	r6, r0
 80158cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80158d0:	2100      	movs	r1, #0
 80158d2:	2201      	movs	r2, #1
 80158d4:	429a      	cmp	r2, r3
 80158d6:	db20      	blt.n	801591a <__s2b+0x5e>
 80158d8:	4630      	mov	r0, r6
 80158da:	f7ff ff69 	bl	80157b0 <_Balloc>
 80158de:	9b08      	ldr	r3, [sp, #32]
 80158e0:	6143      	str	r3, [r0, #20]
 80158e2:	2d09      	cmp	r5, #9
 80158e4:	f04f 0301 	mov.w	r3, #1
 80158e8:	6103      	str	r3, [r0, #16]
 80158ea:	dd19      	ble.n	8015920 <__s2b+0x64>
 80158ec:	f104 0809 	add.w	r8, r4, #9
 80158f0:	46c1      	mov	r9, r8
 80158f2:	442c      	add	r4, r5
 80158f4:	f819 3b01 	ldrb.w	r3, [r9], #1
 80158f8:	4601      	mov	r1, r0
 80158fa:	3b30      	subs	r3, #48	; 0x30
 80158fc:	220a      	movs	r2, #10
 80158fe:	4630      	mov	r0, r6
 8015900:	f7ff ffa1 	bl	8015846 <__multadd>
 8015904:	45a1      	cmp	r9, r4
 8015906:	d1f5      	bne.n	80158f4 <__s2b+0x38>
 8015908:	eb08 0405 	add.w	r4, r8, r5
 801590c:	3c08      	subs	r4, #8
 801590e:	1b2d      	subs	r5, r5, r4
 8015910:	1963      	adds	r3, r4, r5
 8015912:	42bb      	cmp	r3, r7
 8015914:	db07      	blt.n	8015926 <__s2b+0x6a>
 8015916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801591a:	0052      	lsls	r2, r2, #1
 801591c:	3101      	adds	r1, #1
 801591e:	e7d9      	b.n	80158d4 <__s2b+0x18>
 8015920:	340a      	adds	r4, #10
 8015922:	2509      	movs	r5, #9
 8015924:	e7f3      	b.n	801590e <__s2b+0x52>
 8015926:	f814 3b01 	ldrb.w	r3, [r4], #1
 801592a:	4601      	mov	r1, r0
 801592c:	3b30      	subs	r3, #48	; 0x30
 801592e:	220a      	movs	r2, #10
 8015930:	4630      	mov	r0, r6
 8015932:	f7ff ff88 	bl	8015846 <__multadd>
 8015936:	e7eb      	b.n	8015910 <__s2b+0x54>

08015938 <__hi0bits>:
 8015938:	0c02      	lsrs	r2, r0, #16
 801593a:	0412      	lsls	r2, r2, #16
 801593c:	4603      	mov	r3, r0
 801593e:	b9b2      	cbnz	r2, 801596e <__hi0bits+0x36>
 8015940:	0403      	lsls	r3, r0, #16
 8015942:	2010      	movs	r0, #16
 8015944:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015948:	bf04      	itt	eq
 801594a:	021b      	lsleq	r3, r3, #8
 801594c:	3008      	addeq	r0, #8
 801594e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015952:	bf04      	itt	eq
 8015954:	011b      	lsleq	r3, r3, #4
 8015956:	3004      	addeq	r0, #4
 8015958:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801595c:	bf04      	itt	eq
 801595e:	009b      	lsleq	r3, r3, #2
 8015960:	3002      	addeq	r0, #2
 8015962:	2b00      	cmp	r3, #0
 8015964:	db06      	blt.n	8015974 <__hi0bits+0x3c>
 8015966:	005b      	lsls	r3, r3, #1
 8015968:	d503      	bpl.n	8015972 <__hi0bits+0x3a>
 801596a:	3001      	adds	r0, #1
 801596c:	4770      	bx	lr
 801596e:	2000      	movs	r0, #0
 8015970:	e7e8      	b.n	8015944 <__hi0bits+0xc>
 8015972:	2020      	movs	r0, #32
 8015974:	4770      	bx	lr

08015976 <__lo0bits>:
 8015976:	6803      	ldr	r3, [r0, #0]
 8015978:	f013 0207 	ands.w	r2, r3, #7
 801597c:	4601      	mov	r1, r0
 801597e:	d00b      	beq.n	8015998 <__lo0bits+0x22>
 8015980:	07da      	lsls	r2, r3, #31
 8015982:	d423      	bmi.n	80159cc <__lo0bits+0x56>
 8015984:	0798      	lsls	r0, r3, #30
 8015986:	bf49      	itett	mi
 8015988:	085b      	lsrmi	r3, r3, #1
 801598a:	089b      	lsrpl	r3, r3, #2
 801598c:	2001      	movmi	r0, #1
 801598e:	600b      	strmi	r3, [r1, #0]
 8015990:	bf5c      	itt	pl
 8015992:	600b      	strpl	r3, [r1, #0]
 8015994:	2002      	movpl	r0, #2
 8015996:	4770      	bx	lr
 8015998:	b298      	uxth	r0, r3
 801599a:	b9a8      	cbnz	r0, 80159c8 <__lo0bits+0x52>
 801599c:	0c1b      	lsrs	r3, r3, #16
 801599e:	2010      	movs	r0, #16
 80159a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80159a4:	bf04      	itt	eq
 80159a6:	0a1b      	lsreq	r3, r3, #8
 80159a8:	3008      	addeq	r0, #8
 80159aa:	071a      	lsls	r2, r3, #28
 80159ac:	bf04      	itt	eq
 80159ae:	091b      	lsreq	r3, r3, #4
 80159b0:	3004      	addeq	r0, #4
 80159b2:	079a      	lsls	r2, r3, #30
 80159b4:	bf04      	itt	eq
 80159b6:	089b      	lsreq	r3, r3, #2
 80159b8:	3002      	addeq	r0, #2
 80159ba:	07da      	lsls	r2, r3, #31
 80159bc:	d402      	bmi.n	80159c4 <__lo0bits+0x4e>
 80159be:	085b      	lsrs	r3, r3, #1
 80159c0:	d006      	beq.n	80159d0 <__lo0bits+0x5a>
 80159c2:	3001      	adds	r0, #1
 80159c4:	600b      	str	r3, [r1, #0]
 80159c6:	4770      	bx	lr
 80159c8:	4610      	mov	r0, r2
 80159ca:	e7e9      	b.n	80159a0 <__lo0bits+0x2a>
 80159cc:	2000      	movs	r0, #0
 80159ce:	4770      	bx	lr
 80159d0:	2020      	movs	r0, #32
 80159d2:	4770      	bx	lr

080159d4 <__i2b>:
 80159d4:	b510      	push	{r4, lr}
 80159d6:	460c      	mov	r4, r1
 80159d8:	2101      	movs	r1, #1
 80159da:	f7ff fee9 	bl	80157b0 <_Balloc>
 80159de:	2201      	movs	r2, #1
 80159e0:	6144      	str	r4, [r0, #20]
 80159e2:	6102      	str	r2, [r0, #16]
 80159e4:	bd10      	pop	{r4, pc}

080159e6 <__multiply>:
 80159e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ea:	4614      	mov	r4, r2
 80159ec:	690a      	ldr	r2, [r1, #16]
 80159ee:	6923      	ldr	r3, [r4, #16]
 80159f0:	429a      	cmp	r2, r3
 80159f2:	bfb8      	it	lt
 80159f4:	460b      	movlt	r3, r1
 80159f6:	4688      	mov	r8, r1
 80159f8:	bfbc      	itt	lt
 80159fa:	46a0      	movlt	r8, r4
 80159fc:	461c      	movlt	r4, r3
 80159fe:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015a02:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015a06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015a0a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015a0e:	eb07 0609 	add.w	r6, r7, r9
 8015a12:	42b3      	cmp	r3, r6
 8015a14:	bfb8      	it	lt
 8015a16:	3101      	addlt	r1, #1
 8015a18:	f7ff feca 	bl	80157b0 <_Balloc>
 8015a1c:	f100 0514 	add.w	r5, r0, #20
 8015a20:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015a24:	462b      	mov	r3, r5
 8015a26:	2200      	movs	r2, #0
 8015a28:	4573      	cmp	r3, lr
 8015a2a:	d316      	bcc.n	8015a5a <__multiply+0x74>
 8015a2c:	f104 0214 	add.w	r2, r4, #20
 8015a30:	f108 0114 	add.w	r1, r8, #20
 8015a34:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015a38:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015a3c:	9300      	str	r3, [sp, #0]
 8015a3e:	9b00      	ldr	r3, [sp, #0]
 8015a40:	9201      	str	r2, [sp, #4]
 8015a42:	4293      	cmp	r3, r2
 8015a44:	d80c      	bhi.n	8015a60 <__multiply+0x7a>
 8015a46:	2e00      	cmp	r6, #0
 8015a48:	dd03      	ble.n	8015a52 <__multiply+0x6c>
 8015a4a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d05d      	beq.n	8015b0e <__multiply+0x128>
 8015a52:	6106      	str	r6, [r0, #16]
 8015a54:	b003      	add	sp, #12
 8015a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a5a:	f843 2b04 	str.w	r2, [r3], #4
 8015a5e:	e7e3      	b.n	8015a28 <__multiply+0x42>
 8015a60:	f8b2 b000 	ldrh.w	fp, [r2]
 8015a64:	f1bb 0f00 	cmp.w	fp, #0
 8015a68:	d023      	beq.n	8015ab2 <__multiply+0xcc>
 8015a6a:	4689      	mov	r9, r1
 8015a6c:	46ac      	mov	ip, r5
 8015a6e:	f04f 0800 	mov.w	r8, #0
 8015a72:	f859 4b04 	ldr.w	r4, [r9], #4
 8015a76:	f8dc a000 	ldr.w	sl, [ip]
 8015a7a:	b2a3      	uxth	r3, r4
 8015a7c:	fa1f fa8a 	uxth.w	sl, sl
 8015a80:	fb0b a303 	mla	r3, fp, r3, sl
 8015a84:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015a88:	f8dc 4000 	ldr.w	r4, [ip]
 8015a8c:	4443      	add	r3, r8
 8015a8e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015a92:	fb0b 840a 	mla	r4, fp, sl, r8
 8015a96:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8015a9a:	46e2      	mov	sl, ip
 8015a9c:	b29b      	uxth	r3, r3
 8015a9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015aa2:	454f      	cmp	r7, r9
 8015aa4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015aa8:	f84a 3b04 	str.w	r3, [sl], #4
 8015aac:	d82b      	bhi.n	8015b06 <__multiply+0x120>
 8015aae:	f8cc 8004 	str.w	r8, [ip, #4]
 8015ab2:	9b01      	ldr	r3, [sp, #4]
 8015ab4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015ab8:	3204      	adds	r2, #4
 8015aba:	f1ba 0f00 	cmp.w	sl, #0
 8015abe:	d020      	beq.n	8015b02 <__multiply+0x11c>
 8015ac0:	682b      	ldr	r3, [r5, #0]
 8015ac2:	4689      	mov	r9, r1
 8015ac4:	46a8      	mov	r8, r5
 8015ac6:	f04f 0b00 	mov.w	fp, #0
 8015aca:	f8b9 c000 	ldrh.w	ip, [r9]
 8015ace:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015ad2:	fb0a 440c 	mla	r4, sl, ip, r4
 8015ad6:	445c      	add	r4, fp
 8015ad8:	46c4      	mov	ip, r8
 8015ada:	b29b      	uxth	r3, r3
 8015adc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015ae0:	f84c 3b04 	str.w	r3, [ip], #4
 8015ae4:	f859 3b04 	ldr.w	r3, [r9], #4
 8015ae8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015aec:	0c1b      	lsrs	r3, r3, #16
 8015aee:	fb0a b303 	mla	r3, sl, r3, fp
 8015af2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015af6:	454f      	cmp	r7, r9
 8015af8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015afc:	d805      	bhi.n	8015b0a <__multiply+0x124>
 8015afe:	f8c8 3004 	str.w	r3, [r8, #4]
 8015b02:	3504      	adds	r5, #4
 8015b04:	e79b      	b.n	8015a3e <__multiply+0x58>
 8015b06:	46d4      	mov	ip, sl
 8015b08:	e7b3      	b.n	8015a72 <__multiply+0x8c>
 8015b0a:	46e0      	mov	r8, ip
 8015b0c:	e7dd      	b.n	8015aca <__multiply+0xe4>
 8015b0e:	3e01      	subs	r6, #1
 8015b10:	e799      	b.n	8015a46 <__multiply+0x60>
	...

08015b14 <__pow5mult>:
 8015b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b18:	4615      	mov	r5, r2
 8015b1a:	f012 0203 	ands.w	r2, r2, #3
 8015b1e:	4606      	mov	r6, r0
 8015b20:	460f      	mov	r7, r1
 8015b22:	d007      	beq.n	8015b34 <__pow5mult+0x20>
 8015b24:	3a01      	subs	r2, #1
 8015b26:	4c21      	ldr	r4, [pc, #132]	; (8015bac <__pow5mult+0x98>)
 8015b28:	2300      	movs	r3, #0
 8015b2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015b2e:	f7ff fe8a 	bl	8015846 <__multadd>
 8015b32:	4607      	mov	r7, r0
 8015b34:	10ad      	asrs	r5, r5, #2
 8015b36:	d035      	beq.n	8015ba4 <__pow5mult+0x90>
 8015b38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015b3a:	b93c      	cbnz	r4, 8015b4c <__pow5mult+0x38>
 8015b3c:	2010      	movs	r0, #16
 8015b3e:	f7fc fe1f 	bl	8012780 <malloc>
 8015b42:	6270      	str	r0, [r6, #36]	; 0x24
 8015b44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015b48:	6004      	str	r4, [r0, #0]
 8015b4a:	60c4      	str	r4, [r0, #12]
 8015b4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015b50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015b54:	b94c      	cbnz	r4, 8015b6a <__pow5mult+0x56>
 8015b56:	f240 2171 	movw	r1, #625	; 0x271
 8015b5a:	4630      	mov	r0, r6
 8015b5c:	f7ff ff3a 	bl	80159d4 <__i2b>
 8015b60:	2300      	movs	r3, #0
 8015b62:	f8c8 0008 	str.w	r0, [r8, #8]
 8015b66:	4604      	mov	r4, r0
 8015b68:	6003      	str	r3, [r0, #0]
 8015b6a:	f04f 0800 	mov.w	r8, #0
 8015b6e:	07eb      	lsls	r3, r5, #31
 8015b70:	d50a      	bpl.n	8015b88 <__pow5mult+0x74>
 8015b72:	4639      	mov	r1, r7
 8015b74:	4622      	mov	r2, r4
 8015b76:	4630      	mov	r0, r6
 8015b78:	f7ff ff35 	bl	80159e6 <__multiply>
 8015b7c:	4639      	mov	r1, r7
 8015b7e:	4681      	mov	r9, r0
 8015b80:	4630      	mov	r0, r6
 8015b82:	f7ff fe49 	bl	8015818 <_Bfree>
 8015b86:	464f      	mov	r7, r9
 8015b88:	106d      	asrs	r5, r5, #1
 8015b8a:	d00b      	beq.n	8015ba4 <__pow5mult+0x90>
 8015b8c:	6820      	ldr	r0, [r4, #0]
 8015b8e:	b938      	cbnz	r0, 8015ba0 <__pow5mult+0x8c>
 8015b90:	4622      	mov	r2, r4
 8015b92:	4621      	mov	r1, r4
 8015b94:	4630      	mov	r0, r6
 8015b96:	f7ff ff26 	bl	80159e6 <__multiply>
 8015b9a:	6020      	str	r0, [r4, #0]
 8015b9c:	f8c0 8000 	str.w	r8, [r0]
 8015ba0:	4604      	mov	r4, r0
 8015ba2:	e7e4      	b.n	8015b6e <__pow5mult+0x5a>
 8015ba4:	4638      	mov	r0, r7
 8015ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015baa:	bf00      	nop
 8015bac:	08018b08 	.word	0x08018b08

08015bb0 <__lshift>:
 8015bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015bb4:	460c      	mov	r4, r1
 8015bb6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015bba:	6923      	ldr	r3, [r4, #16]
 8015bbc:	6849      	ldr	r1, [r1, #4]
 8015bbe:	eb0a 0903 	add.w	r9, sl, r3
 8015bc2:	68a3      	ldr	r3, [r4, #8]
 8015bc4:	4607      	mov	r7, r0
 8015bc6:	4616      	mov	r6, r2
 8015bc8:	f109 0501 	add.w	r5, r9, #1
 8015bcc:	42ab      	cmp	r3, r5
 8015bce:	db32      	blt.n	8015c36 <__lshift+0x86>
 8015bd0:	4638      	mov	r0, r7
 8015bd2:	f7ff fded 	bl	80157b0 <_Balloc>
 8015bd6:	2300      	movs	r3, #0
 8015bd8:	4680      	mov	r8, r0
 8015bda:	f100 0114 	add.w	r1, r0, #20
 8015bde:	461a      	mov	r2, r3
 8015be0:	4553      	cmp	r3, sl
 8015be2:	db2b      	blt.n	8015c3c <__lshift+0x8c>
 8015be4:	6920      	ldr	r0, [r4, #16]
 8015be6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015bea:	f104 0314 	add.w	r3, r4, #20
 8015bee:	f016 021f 	ands.w	r2, r6, #31
 8015bf2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015bf6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015bfa:	d025      	beq.n	8015c48 <__lshift+0x98>
 8015bfc:	f1c2 0e20 	rsb	lr, r2, #32
 8015c00:	2000      	movs	r0, #0
 8015c02:	681e      	ldr	r6, [r3, #0]
 8015c04:	468a      	mov	sl, r1
 8015c06:	4096      	lsls	r6, r2
 8015c08:	4330      	orrs	r0, r6
 8015c0a:	f84a 0b04 	str.w	r0, [sl], #4
 8015c0e:	f853 0b04 	ldr.w	r0, [r3], #4
 8015c12:	459c      	cmp	ip, r3
 8015c14:	fa20 f00e 	lsr.w	r0, r0, lr
 8015c18:	d814      	bhi.n	8015c44 <__lshift+0x94>
 8015c1a:	6048      	str	r0, [r1, #4]
 8015c1c:	b108      	cbz	r0, 8015c22 <__lshift+0x72>
 8015c1e:	f109 0502 	add.w	r5, r9, #2
 8015c22:	3d01      	subs	r5, #1
 8015c24:	4638      	mov	r0, r7
 8015c26:	f8c8 5010 	str.w	r5, [r8, #16]
 8015c2a:	4621      	mov	r1, r4
 8015c2c:	f7ff fdf4 	bl	8015818 <_Bfree>
 8015c30:	4640      	mov	r0, r8
 8015c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c36:	3101      	adds	r1, #1
 8015c38:	005b      	lsls	r3, r3, #1
 8015c3a:	e7c7      	b.n	8015bcc <__lshift+0x1c>
 8015c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015c40:	3301      	adds	r3, #1
 8015c42:	e7cd      	b.n	8015be0 <__lshift+0x30>
 8015c44:	4651      	mov	r1, sl
 8015c46:	e7dc      	b.n	8015c02 <__lshift+0x52>
 8015c48:	3904      	subs	r1, #4
 8015c4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c4e:	f841 2f04 	str.w	r2, [r1, #4]!
 8015c52:	459c      	cmp	ip, r3
 8015c54:	d8f9      	bhi.n	8015c4a <__lshift+0x9a>
 8015c56:	e7e4      	b.n	8015c22 <__lshift+0x72>

08015c58 <__mcmp>:
 8015c58:	6903      	ldr	r3, [r0, #16]
 8015c5a:	690a      	ldr	r2, [r1, #16]
 8015c5c:	1a9b      	subs	r3, r3, r2
 8015c5e:	b530      	push	{r4, r5, lr}
 8015c60:	d10c      	bne.n	8015c7c <__mcmp+0x24>
 8015c62:	0092      	lsls	r2, r2, #2
 8015c64:	3014      	adds	r0, #20
 8015c66:	3114      	adds	r1, #20
 8015c68:	1884      	adds	r4, r0, r2
 8015c6a:	4411      	add	r1, r2
 8015c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015c74:	4295      	cmp	r5, r2
 8015c76:	d003      	beq.n	8015c80 <__mcmp+0x28>
 8015c78:	d305      	bcc.n	8015c86 <__mcmp+0x2e>
 8015c7a:	2301      	movs	r3, #1
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	bd30      	pop	{r4, r5, pc}
 8015c80:	42a0      	cmp	r0, r4
 8015c82:	d3f3      	bcc.n	8015c6c <__mcmp+0x14>
 8015c84:	e7fa      	b.n	8015c7c <__mcmp+0x24>
 8015c86:	f04f 33ff 	mov.w	r3, #4294967295
 8015c8a:	e7f7      	b.n	8015c7c <__mcmp+0x24>

08015c8c <__mdiff>:
 8015c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c90:	460d      	mov	r5, r1
 8015c92:	4607      	mov	r7, r0
 8015c94:	4611      	mov	r1, r2
 8015c96:	4628      	mov	r0, r5
 8015c98:	4614      	mov	r4, r2
 8015c9a:	f7ff ffdd 	bl	8015c58 <__mcmp>
 8015c9e:	1e06      	subs	r6, r0, #0
 8015ca0:	d108      	bne.n	8015cb4 <__mdiff+0x28>
 8015ca2:	4631      	mov	r1, r6
 8015ca4:	4638      	mov	r0, r7
 8015ca6:	f7ff fd83 	bl	80157b0 <_Balloc>
 8015caa:	2301      	movs	r3, #1
 8015cac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015cb4:	bfa4      	itt	ge
 8015cb6:	4623      	movge	r3, r4
 8015cb8:	462c      	movge	r4, r5
 8015cba:	4638      	mov	r0, r7
 8015cbc:	6861      	ldr	r1, [r4, #4]
 8015cbe:	bfa6      	itte	ge
 8015cc0:	461d      	movge	r5, r3
 8015cc2:	2600      	movge	r6, #0
 8015cc4:	2601      	movlt	r6, #1
 8015cc6:	f7ff fd73 	bl	80157b0 <_Balloc>
 8015cca:	692b      	ldr	r3, [r5, #16]
 8015ccc:	60c6      	str	r6, [r0, #12]
 8015cce:	6926      	ldr	r6, [r4, #16]
 8015cd0:	f105 0914 	add.w	r9, r5, #20
 8015cd4:	f104 0214 	add.w	r2, r4, #20
 8015cd8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015cdc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015ce0:	f100 0514 	add.w	r5, r0, #20
 8015ce4:	f04f 0e00 	mov.w	lr, #0
 8015ce8:	f852 ab04 	ldr.w	sl, [r2], #4
 8015cec:	f859 4b04 	ldr.w	r4, [r9], #4
 8015cf0:	fa1e f18a 	uxtah	r1, lr, sl
 8015cf4:	b2a3      	uxth	r3, r4
 8015cf6:	1ac9      	subs	r1, r1, r3
 8015cf8:	0c23      	lsrs	r3, r4, #16
 8015cfa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015cfe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8015d02:	b289      	uxth	r1, r1
 8015d04:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015d08:	45c8      	cmp	r8, r9
 8015d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015d0e:	4694      	mov	ip, r2
 8015d10:	f845 3b04 	str.w	r3, [r5], #4
 8015d14:	d8e8      	bhi.n	8015ce8 <__mdiff+0x5c>
 8015d16:	45bc      	cmp	ip, r7
 8015d18:	d304      	bcc.n	8015d24 <__mdiff+0x98>
 8015d1a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015d1e:	b183      	cbz	r3, 8015d42 <__mdiff+0xb6>
 8015d20:	6106      	str	r6, [r0, #16]
 8015d22:	e7c5      	b.n	8015cb0 <__mdiff+0x24>
 8015d24:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015d28:	fa1e f381 	uxtah	r3, lr, r1
 8015d2c:	141a      	asrs	r2, r3, #16
 8015d2e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015d32:	b29b      	uxth	r3, r3
 8015d34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015d38:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015d3c:	f845 3b04 	str.w	r3, [r5], #4
 8015d40:	e7e9      	b.n	8015d16 <__mdiff+0x8a>
 8015d42:	3e01      	subs	r6, #1
 8015d44:	e7e9      	b.n	8015d1a <__mdiff+0x8e>
	...

08015d48 <__ulp>:
 8015d48:	4b12      	ldr	r3, [pc, #72]	; (8015d94 <__ulp+0x4c>)
 8015d4a:	ee10 2a90 	vmov	r2, s1
 8015d4e:	401a      	ands	r2, r3
 8015d50:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	dd04      	ble.n	8015d62 <__ulp+0x1a>
 8015d58:	2000      	movs	r0, #0
 8015d5a:	4619      	mov	r1, r3
 8015d5c:	ec41 0b10 	vmov	d0, r0, r1
 8015d60:	4770      	bx	lr
 8015d62:	425b      	negs	r3, r3
 8015d64:	151b      	asrs	r3, r3, #20
 8015d66:	2b13      	cmp	r3, #19
 8015d68:	f04f 0000 	mov.w	r0, #0
 8015d6c:	f04f 0100 	mov.w	r1, #0
 8015d70:	dc04      	bgt.n	8015d7c <__ulp+0x34>
 8015d72:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015d76:	fa42 f103 	asr.w	r1, r2, r3
 8015d7a:	e7ef      	b.n	8015d5c <__ulp+0x14>
 8015d7c:	3b14      	subs	r3, #20
 8015d7e:	2b1e      	cmp	r3, #30
 8015d80:	f04f 0201 	mov.w	r2, #1
 8015d84:	bfda      	itte	le
 8015d86:	f1c3 031f 	rsble	r3, r3, #31
 8015d8a:	fa02 f303 	lslle.w	r3, r2, r3
 8015d8e:	4613      	movgt	r3, r2
 8015d90:	4618      	mov	r0, r3
 8015d92:	e7e3      	b.n	8015d5c <__ulp+0x14>
 8015d94:	7ff00000 	.word	0x7ff00000

08015d98 <__b2d>:
 8015d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d9a:	6905      	ldr	r5, [r0, #16]
 8015d9c:	f100 0714 	add.w	r7, r0, #20
 8015da0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015da4:	1f2e      	subs	r6, r5, #4
 8015da6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015daa:	4620      	mov	r0, r4
 8015dac:	f7ff fdc4 	bl	8015938 <__hi0bits>
 8015db0:	f1c0 0320 	rsb	r3, r0, #32
 8015db4:	280a      	cmp	r0, #10
 8015db6:	600b      	str	r3, [r1, #0]
 8015db8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8015e30 <__b2d+0x98>
 8015dbc:	dc14      	bgt.n	8015de8 <__b2d+0x50>
 8015dbe:	f1c0 0e0b 	rsb	lr, r0, #11
 8015dc2:	fa24 f10e 	lsr.w	r1, r4, lr
 8015dc6:	42b7      	cmp	r7, r6
 8015dc8:	ea41 030c 	orr.w	r3, r1, ip
 8015dcc:	bf34      	ite	cc
 8015dce:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015dd2:	2100      	movcs	r1, #0
 8015dd4:	3015      	adds	r0, #21
 8015dd6:	fa04 f000 	lsl.w	r0, r4, r0
 8015dda:	fa21 f10e 	lsr.w	r1, r1, lr
 8015dde:	ea40 0201 	orr.w	r2, r0, r1
 8015de2:	ec43 2b10 	vmov	d0, r2, r3
 8015de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015de8:	42b7      	cmp	r7, r6
 8015dea:	bf3a      	itte	cc
 8015dec:	f1a5 0608 	subcc.w	r6, r5, #8
 8015df0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015df4:	2100      	movcs	r1, #0
 8015df6:	380b      	subs	r0, #11
 8015df8:	d015      	beq.n	8015e26 <__b2d+0x8e>
 8015dfa:	4084      	lsls	r4, r0
 8015dfc:	f1c0 0520 	rsb	r5, r0, #32
 8015e00:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8015e04:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8015e08:	42be      	cmp	r6, r7
 8015e0a:	fa21 fc05 	lsr.w	ip, r1, r5
 8015e0e:	ea44 030c 	orr.w	r3, r4, ip
 8015e12:	bf8c      	ite	hi
 8015e14:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015e18:	2400      	movls	r4, #0
 8015e1a:	fa01 f000 	lsl.w	r0, r1, r0
 8015e1e:	40ec      	lsrs	r4, r5
 8015e20:	ea40 0204 	orr.w	r2, r0, r4
 8015e24:	e7dd      	b.n	8015de2 <__b2d+0x4a>
 8015e26:	ea44 030c 	orr.w	r3, r4, ip
 8015e2a:	460a      	mov	r2, r1
 8015e2c:	e7d9      	b.n	8015de2 <__b2d+0x4a>
 8015e2e:	bf00      	nop
 8015e30:	3ff00000 	.word	0x3ff00000

08015e34 <__d2b>:
 8015e34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015e38:	460e      	mov	r6, r1
 8015e3a:	2101      	movs	r1, #1
 8015e3c:	ec59 8b10 	vmov	r8, r9, d0
 8015e40:	4615      	mov	r5, r2
 8015e42:	f7ff fcb5 	bl	80157b0 <_Balloc>
 8015e46:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015e4a:	4607      	mov	r7, r0
 8015e4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015e50:	bb34      	cbnz	r4, 8015ea0 <__d2b+0x6c>
 8015e52:	9301      	str	r3, [sp, #4]
 8015e54:	f1b8 0300 	subs.w	r3, r8, #0
 8015e58:	d027      	beq.n	8015eaa <__d2b+0x76>
 8015e5a:	a802      	add	r0, sp, #8
 8015e5c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015e60:	f7ff fd89 	bl	8015976 <__lo0bits>
 8015e64:	9900      	ldr	r1, [sp, #0]
 8015e66:	b1f0      	cbz	r0, 8015ea6 <__d2b+0x72>
 8015e68:	9a01      	ldr	r2, [sp, #4]
 8015e6a:	f1c0 0320 	rsb	r3, r0, #32
 8015e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8015e72:	430b      	orrs	r3, r1
 8015e74:	40c2      	lsrs	r2, r0
 8015e76:	617b      	str	r3, [r7, #20]
 8015e78:	9201      	str	r2, [sp, #4]
 8015e7a:	9b01      	ldr	r3, [sp, #4]
 8015e7c:	61bb      	str	r3, [r7, #24]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	bf14      	ite	ne
 8015e82:	2102      	movne	r1, #2
 8015e84:	2101      	moveq	r1, #1
 8015e86:	6139      	str	r1, [r7, #16]
 8015e88:	b1c4      	cbz	r4, 8015ebc <__d2b+0x88>
 8015e8a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015e8e:	4404      	add	r4, r0
 8015e90:	6034      	str	r4, [r6, #0]
 8015e92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015e96:	6028      	str	r0, [r5, #0]
 8015e98:	4638      	mov	r0, r7
 8015e9a:	b003      	add	sp, #12
 8015e9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ea0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015ea4:	e7d5      	b.n	8015e52 <__d2b+0x1e>
 8015ea6:	6179      	str	r1, [r7, #20]
 8015ea8:	e7e7      	b.n	8015e7a <__d2b+0x46>
 8015eaa:	a801      	add	r0, sp, #4
 8015eac:	f7ff fd63 	bl	8015976 <__lo0bits>
 8015eb0:	9b01      	ldr	r3, [sp, #4]
 8015eb2:	617b      	str	r3, [r7, #20]
 8015eb4:	2101      	movs	r1, #1
 8015eb6:	6139      	str	r1, [r7, #16]
 8015eb8:	3020      	adds	r0, #32
 8015eba:	e7e5      	b.n	8015e88 <__d2b+0x54>
 8015ebc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015ec0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015ec4:	6030      	str	r0, [r6, #0]
 8015ec6:	6918      	ldr	r0, [r3, #16]
 8015ec8:	f7ff fd36 	bl	8015938 <__hi0bits>
 8015ecc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015ed0:	e7e1      	b.n	8015e96 <__d2b+0x62>

08015ed2 <__ratio>:
 8015ed2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ed6:	4688      	mov	r8, r1
 8015ed8:	4669      	mov	r1, sp
 8015eda:	4681      	mov	r9, r0
 8015edc:	f7ff ff5c 	bl	8015d98 <__b2d>
 8015ee0:	a901      	add	r1, sp, #4
 8015ee2:	4640      	mov	r0, r8
 8015ee4:	ec57 6b10 	vmov	r6, r7, d0
 8015ee8:	f7ff ff56 	bl	8015d98 <__b2d>
 8015eec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015ef0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015ef4:	eba3 0c02 	sub.w	ip, r3, r2
 8015ef8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015efc:	1a9b      	subs	r3, r3, r2
 8015efe:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015f02:	ec5b ab10 	vmov	sl, fp, d0
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	bfce      	itee	gt
 8015f0a:	463a      	movgt	r2, r7
 8015f0c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015f10:	465a      	movle	r2, fp
 8015f12:	4659      	mov	r1, fp
 8015f14:	463d      	mov	r5, r7
 8015f16:	bfd4      	ite	le
 8015f18:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015f1c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8015f20:	4630      	mov	r0, r6
 8015f22:	ee10 2a10 	vmov	r2, s0
 8015f26:	460b      	mov	r3, r1
 8015f28:	4629      	mov	r1, r5
 8015f2a:	f7ea fc9f 	bl	800086c <__aeabi_ddiv>
 8015f2e:	ec41 0b10 	vmov	d0, r0, r1
 8015f32:	b003      	add	sp, #12
 8015f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015f38 <__copybits>:
 8015f38:	3901      	subs	r1, #1
 8015f3a:	b510      	push	{r4, lr}
 8015f3c:	1149      	asrs	r1, r1, #5
 8015f3e:	6914      	ldr	r4, [r2, #16]
 8015f40:	3101      	adds	r1, #1
 8015f42:	f102 0314 	add.w	r3, r2, #20
 8015f46:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015f4a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015f4e:	42a3      	cmp	r3, r4
 8015f50:	4602      	mov	r2, r0
 8015f52:	d303      	bcc.n	8015f5c <__copybits+0x24>
 8015f54:	2300      	movs	r3, #0
 8015f56:	428a      	cmp	r2, r1
 8015f58:	d305      	bcc.n	8015f66 <__copybits+0x2e>
 8015f5a:	bd10      	pop	{r4, pc}
 8015f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f60:	f840 2b04 	str.w	r2, [r0], #4
 8015f64:	e7f3      	b.n	8015f4e <__copybits+0x16>
 8015f66:	f842 3b04 	str.w	r3, [r2], #4
 8015f6a:	e7f4      	b.n	8015f56 <__copybits+0x1e>

08015f6c <__any_on>:
 8015f6c:	f100 0214 	add.w	r2, r0, #20
 8015f70:	6900      	ldr	r0, [r0, #16]
 8015f72:	114b      	asrs	r3, r1, #5
 8015f74:	4298      	cmp	r0, r3
 8015f76:	b510      	push	{r4, lr}
 8015f78:	db11      	blt.n	8015f9e <__any_on+0x32>
 8015f7a:	dd0a      	ble.n	8015f92 <__any_on+0x26>
 8015f7c:	f011 011f 	ands.w	r1, r1, #31
 8015f80:	d007      	beq.n	8015f92 <__any_on+0x26>
 8015f82:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015f86:	fa24 f001 	lsr.w	r0, r4, r1
 8015f8a:	fa00 f101 	lsl.w	r1, r0, r1
 8015f8e:	428c      	cmp	r4, r1
 8015f90:	d10b      	bne.n	8015faa <__any_on+0x3e>
 8015f92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015f96:	4293      	cmp	r3, r2
 8015f98:	d803      	bhi.n	8015fa2 <__any_on+0x36>
 8015f9a:	2000      	movs	r0, #0
 8015f9c:	bd10      	pop	{r4, pc}
 8015f9e:	4603      	mov	r3, r0
 8015fa0:	e7f7      	b.n	8015f92 <__any_on+0x26>
 8015fa2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015fa6:	2900      	cmp	r1, #0
 8015fa8:	d0f5      	beq.n	8015f96 <__any_on+0x2a>
 8015faa:	2001      	movs	r0, #1
 8015fac:	e7f6      	b.n	8015f9c <__any_on+0x30>

08015fae <_calloc_r>:
 8015fae:	b538      	push	{r3, r4, r5, lr}
 8015fb0:	fb02 f401 	mul.w	r4, r2, r1
 8015fb4:	4621      	mov	r1, r4
 8015fb6:	f7fc fc6d 	bl	8012894 <_malloc_r>
 8015fba:	4605      	mov	r5, r0
 8015fbc:	b118      	cbz	r0, 8015fc6 <_calloc_r+0x18>
 8015fbe:	4622      	mov	r2, r4
 8015fc0:	2100      	movs	r1, #0
 8015fc2:	f7fc fc11 	bl	80127e8 <memset>
 8015fc6:	4628      	mov	r0, r5
 8015fc8:	bd38      	pop	{r3, r4, r5, pc}

08015fca <__ssputs_r>:
 8015fca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015fce:	688e      	ldr	r6, [r1, #8]
 8015fd0:	429e      	cmp	r6, r3
 8015fd2:	4682      	mov	sl, r0
 8015fd4:	460c      	mov	r4, r1
 8015fd6:	4690      	mov	r8, r2
 8015fd8:	4699      	mov	r9, r3
 8015fda:	d837      	bhi.n	801604c <__ssputs_r+0x82>
 8015fdc:	898a      	ldrh	r2, [r1, #12]
 8015fde:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015fe2:	d031      	beq.n	8016048 <__ssputs_r+0x7e>
 8015fe4:	6825      	ldr	r5, [r4, #0]
 8015fe6:	6909      	ldr	r1, [r1, #16]
 8015fe8:	1a6f      	subs	r7, r5, r1
 8015fea:	6965      	ldr	r5, [r4, #20]
 8015fec:	2302      	movs	r3, #2
 8015fee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015ff2:	fb95 f5f3 	sdiv	r5, r5, r3
 8015ff6:	f109 0301 	add.w	r3, r9, #1
 8015ffa:	443b      	add	r3, r7
 8015ffc:	429d      	cmp	r5, r3
 8015ffe:	bf38      	it	cc
 8016000:	461d      	movcc	r5, r3
 8016002:	0553      	lsls	r3, r2, #21
 8016004:	d530      	bpl.n	8016068 <__ssputs_r+0x9e>
 8016006:	4629      	mov	r1, r5
 8016008:	f7fc fc44 	bl	8012894 <_malloc_r>
 801600c:	4606      	mov	r6, r0
 801600e:	b950      	cbnz	r0, 8016026 <__ssputs_r+0x5c>
 8016010:	230c      	movs	r3, #12
 8016012:	f8ca 3000 	str.w	r3, [sl]
 8016016:	89a3      	ldrh	r3, [r4, #12]
 8016018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801601c:	81a3      	strh	r3, [r4, #12]
 801601e:	f04f 30ff 	mov.w	r0, #4294967295
 8016022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016026:	463a      	mov	r2, r7
 8016028:	6921      	ldr	r1, [r4, #16]
 801602a:	f7fc fbb9 	bl	80127a0 <memcpy>
 801602e:	89a3      	ldrh	r3, [r4, #12]
 8016030:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016038:	81a3      	strh	r3, [r4, #12]
 801603a:	6126      	str	r6, [r4, #16]
 801603c:	6165      	str	r5, [r4, #20]
 801603e:	443e      	add	r6, r7
 8016040:	1bed      	subs	r5, r5, r7
 8016042:	6026      	str	r6, [r4, #0]
 8016044:	60a5      	str	r5, [r4, #8]
 8016046:	464e      	mov	r6, r9
 8016048:	454e      	cmp	r6, r9
 801604a:	d900      	bls.n	801604e <__ssputs_r+0x84>
 801604c:	464e      	mov	r6, r9
 801604e:	4632      	mov	r2, r6
 8016050:	4641      	mov	r1, r8
 8016052:	6820      	ldr	r0, [r4, #0]
 8016054:	f7fc fbaf 	bl	80127b6 <memmove>
 8016058:	68a3      	ldr	r3, [r4, #8]
 801605a:	1b9b      	subs	r3, r3, r6
 801605c:	60a3      	str	r3, [r4, #8]
 801605e:	6823      	ldr	r3, [r4, #0]
 8016060:	441e      	add	r6, r3
 8016062:	6026      	str	r6, [r4, #0]
 8016064:	2000      	movs	r0, #0
 8016066:	e7dc      	b.n	8016022 <__ssputs_r+0x58>
 8016068:	462a      	mov	r2, r5
 801606a:	f000 fd1a 	bl	8016aa2 <_realloc_r>
 801606e:	4606      	mov	r6, r0
 8016070:	2800      	cmp	r0, #0
 8016072:	d1e2      	bne.n	801603a <__ssputs_r+0x70>
 8016074:	6921      	ldr	r1, [r4, #16]
 8016076:	4650      	mov	r0, sl
 8016078:	f7fc fbbe 	bl	80127f8 <_free_r>
 801607c:	e7c8      	b.n	8016010 <__ssputs_r+0x46>
	...

08016080 <_svfiprintf_r>:
 8016080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016084:	461d      	mov	r5, r3
 8016086:	898b      	ldrh	r3, [r1, #12]
 8016088:	061f      	lsls	r7, r3, #24
 801608a:	b09d      	sub	sp, #116	; 0x74
 801608c:	4680      	mov	r8, r0
 801608e:	460c      	mov	r4, r1
 8016090:	4616      	mov	r6, r2
 8016092:	d50f      	bpl.n	80160b4 <_svfiprintf_r+0x34>
 8016094:	690b      	ldr	r3, [r1, #16]
 8016096:	b96b      	cbnz	r3, 80160b4 <_svfiprintf_r+0x34>
 8016098:	2140      	movs	r1, #64	; 0x40
 801609a:	f7fc fbfb 	bl	8012894 <_malloc_r>
 801609e:	6020      	str	r0, [r4, #0]
 80160a0:	6120      	str	r0, [r4, #16]
 80160a2:	b928      	cbnz	r0, 80160b0 <_svfiprintf_r+0x30>
 80160a4:	230c      	movs	r3, #12
 80160a6:	f8c8 3000 	str.w	r3, [r8]
 80160aa:	f04f 30ff 	mov.w	r0, #4294967295
 80160ae:	e0c8      	b.n	8016242 <_svfiprintf_r+0x1c2>
 80160b0:	2340      	movs	r3, #64	; 0x40
 80160b2:	6163      	str	r3, [r4, #20]
 80160b4:	2300      	movs	r3, #0
 80160b6:	9309      	str	r3, [sp, #36]	; 0x24
 80160b8:	2320      	movs	r3, #32
 80160ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80160be:	2330      	movs	r3, #48	; 0x30
 80160c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80160c4:	9503      	str	r5, [sp, #12]
 80160c6:	f04f 0b01 	mov.w	fp, #1
 80160ca:	4637      	mov	r7, r6
 80160cc:	463d      	mov	r5, r7
 80160ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80160d2:	b10b      	cbz	r3, 80160d8 <_svfiprintf_r+0x58>
 80160d4:	2b25      	cmp	r3, #37	; 0x25
 80160d6:	d13e      	bne.n	8016156 <_svfiprintf_r+0xd6>
 80160d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80160dc:	d00b      	beq.n	80160f6 <_svfiprintf_r+0x76>
 80160de:	4653      	mov	r3, sl
 80160e0:	4632      	mov	r2, r6
 80160e2:	4621      	mov	r1, r4
 80160e4:	4640      	mov	r0, r8
 80160e6:	f7ff ff70 	bl	8015fca <__ssputs_r>
 80160ea:	3001      	adds	r0, #1
 80160ec:	f000 80a4 	beq.w	8016238 <_svfiprintf_r+0x1b8>
 80160f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160f2:	4453      	add	r3, sl
 80160f4:	9309      	str	r3, [sp, #36]	; 0x24
 80160f6:	783b      	ldrb	r3, [r7, #0]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	f000 809d 	beq.w	8016238 <_svfiprintf_r+0x1b8>
 80160fe:	2300      	movs	r3, #0
 8016100:	f04f 32ff 	mov.w	r2, #4294967295
 8016104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016108:	9304      	str	r3, [sp, #16]
 801610a:	9307      	str	r3, [sp, #28]
 801610c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016110:	931a      	str	r3, [sp, #104]	; 0x68
 8016112:	462f      	mov	r7, r5
 8016114:	2205      	movs	r2, #5
 8016116:	f817 1b01 	ldrb.w	r1, [r7], #1
 801611a:	4850      	ldr	r0, [pc, #320]	; (801625c <_svfiprintf_r+0x1dc>)
 801611c:	f7ea f870 	bl	8000200 <memchr>
 8016120:	9b04      	ldr	r3, [sp, #16]
 8016122:	b9d0      	cbnz	r0, 801615a <_svfiprintf_r+0xda>
 8016124:	06d9      	lsls	r1, r3, #27
 8016126:	bf44      	itt	mi
 8016128:	2220      	movmi	r2, #32
 801612a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801612e:	071a      	lsls	r2, r3, #28
 8016130:	bf44      	itt	mi
 8016132:	222b      	movmi	r2, #43	; 0x2b
 8016134:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016138:	782a      	ldrb	r2, [r5, #0]
 801613a:	2a2a      	cmp	r2, #42	; 0x2a
 801613c:	d015      	beq.n	801616a <_svfiprintf_r+0xea>
 801613e:	9a07      	ldr	r2, [sp, #28]
 8016140:	462f      	mov	r7, r5
 8016142:	2000      	movs	r0, #0
 8016144:	250a      	movs	r5, #10
 8016146:	4639      	mov	r1, r7
 8016148:	f811 3b01 	ldrb.w	r3, [r1], #1
 801614c:	3b30      	subs	r3, #48	; 0x30
 801614e:	2b09      	cmp	r3, #9
 8016150:	d94d      	bls.n	80161ee <_svfiprintf_r+0x16e>
 8016152:	b1b8      	cbz	r0, 8016184 <_svfiprintf_r+0x104>
 8016154:	e00f      	b.n	8016176 <_svfiprintf_r+0xf6>
 8016156:	462f      	mov	r7, r5
 8016158:	e7b8      	b.n	80160cc <_svfiprintf_r+0x4c>
 801615a:	4a40      	ldr	r2, [pc, #256]	; (801625c <_svfiprintf_r+0x1dc>)
 801615c:	1a80      	subs	r0, r0, r2
 801615e:	fa0b f000 	lsl.w	r0, fp, r0
 8016162:	4318      	orrs	r0, r3
 8016164:	9004      	str	r0, [sp, #16]
 8016166:	463d      	mov	r5, r7
 8016168:	e7d3      	b.n	8016112 <_svfiprintf_r+0x92>
 801616a:	9a03      	ldr	r2, [sp, #12]
 801616c:	1d11      	adds	r1, r2, #4
 801616e:	6812      	ldr	r2, [r2, #0]
 8016170:	9103      	str	r1, [sp, #12]
 8016172:	2a00      	cmp	r2, #0
 8016174:	db01      	blt.n	801617a <_svfiprintf_r+0xfa>
 8016176:	9207      	str	r2, [sp, #28]
 8016178:	e004      	b.n	8016184 <_svfiprintf_r+0x104>
 801617a:	4252      	negs	r2, r2
 801617c:	f043 0302 	orr.w	r3, r3, #2
 8016180:	9207      	str	r2, [sp, #28]
 8016182:	9304      	str	r3, [sp, #16]
 8016184:	783b      	ldrb	r3, [r7, #0]
 8016186:	2b2e      	cmp	r3, #46	; 0x2e
 8016188:	d10c      	bne.n	80161a4 <_svfiprintf_r+0x124>
 801618a:	787b      	ldrb	r3, [r7, #1]
 801618c:	2b2a      	cmp	r3, #42	; 0x2a
 801618e:	d133      	bne.n	80161f8 <_svfiprintf_r+0x178>
 8016190:	9b03      	ldr	r3, [sp, #12]
 8016192:	1d1a      	adds	r2, r3, #4
 8016194:	681b      	ldr	r3, [r3, #0]
 8016196:	9203      	str	r2, [sp, #12]
 8016198:	2b00      	cmp	r3, #0
 801619a:	bfb8      	it	lt
 801619c:	f04f 33ff 	movlt.w	r3, #4294967295
 80161a0:	3702      	adds	r7, #2
 80161a2:	9305      	str	r3, [sp, #20]
 80161a4:	4d2e      	ldr	r5, [pc, #184]	; (8016260 <_svfiprintf_r+0x1e0>)
 80161a6:	7839      	ldrb	r1, [r7, #0]
 80161a8:	2203      	movs	r2, #3
 80161aa:	4628      	mov	r0, r5
 80161ac:	f7ea f828 	bl	8000200 <memchr>
 80161b0:	b138      	cbz	r0, 80161c2 <_svfiprintf_r+0x142>
 80161b2:	2340      	movs	r3, #64	; 0x40
 80161b4:	1b40      	subs	r0, r0, r5
 80161b6:	fa03 f000 	lsl.w	r0, r3, r0
 80161ba:	9b04      	ldr	r3, [sp, #16]
 80161bc:	4303      	orrs	r3, r0
 80161be:	3701      	adds	r7, #1
 80161c0:	9304      	str	r3, [sp, #16]
 80161c2:	7839      	ldrb	r1, [r7, #0]
 80161c4:	4827      	ldr	r0, [pc, #156]	; (8016264 <_svfiprintf_r+0x1e4>)
 80161c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80161ca:	2206      	movs	r2, #6
 80161cc:	1c7e      	adds	r6, r7, #1
 80161ce:	f7ea f817 	bl	8000200 <memchr>
 80161d2:	2800      	cmp	r0, #0
 80161d4:	d038      	beq.n	8016248 <_svfiprintf_r+0x1c8>
 80161d6:	4b24      	ldr	r3, [pc, #144]	; (8016268 <_svfiprintf_r+0x1e8>)
 80161d8:	bb13      	cbnz	r3, 8016220 <_svfiprintf_r+0x1a0>
 80161da:	9b03      	ldr	r3, [sp, #12]
 80161dc:	3307      	adds	r3, #7
 80161de:	f023 0307 	bic.w	r3, r3, #7
 80161e2:	3308      	adds	r3, #8
 80161e4:	9303      	str	r3, [sp, #12]
 80161e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161e8:	444b      	add	r3, r9
 80161ea:	9309      	str	r3, [sp, #36]	; 0x24
 80161ec:	e76d      	b.n	80160ca <_svfiprintf_r+0x4a>
 80161ee:	fb05 3202 	mla	r2, r5, r2, r3
 80161f2:	2001      	movs	r0, #1
 80161f4:	460f      	mov	r7, r1
 80161f6:	e7a6      	b.n	8016146 <_svfiprintf_r+0xc6>
 80161f8:	2300      	movs	r3, #0
 80161fa:	3701      	adds	r7, #1
 80161fc:	9305      	str	r3, [sp, #20]
 80161fe:	4619      	mov	r1, r3
 8016200:	250a      	movs	r5, #10
 8016202:	4638      	mov	r0, r7
 8016204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016208:	3a30      	subs	r2, #48	; 0x30
 801620a:	2a09      	cmp	r2, #9
 801620c:	d903      	bls.n	8016216 <_svfiprintf_r+0x196>
 801620e:	2b00      	cmp	r3, #0
 8016210:	d0c8      	beq.n	80161a4 <_svfiprintf_r+0x124>
 8016212:	9105      	str	r1, [sp, #20]
 8016214:	e7c6      	b.n	80161a4 <_svfiprintf_r+0x124>
 8016216:	fb05 2101 	mla	r1, r5, r1, r2
 801621a:	2301      	movs	r3, #1
 801621c:	4607      	mov	r7, r0
 801621e:	e7f0      	b.n	8016202 <_svfiprintf_r+0x182>
 8016220:	ab03      	add	r3, sp, #12
 8016222:	9300      	str	r3, [sp, #0]
 8016224:	4622      	mov	r2, r4
 8016226:	4b11      	ldr	r3, [pc, #68]	; (801626c <_svfiprintf_r+0x1ec>)
 8016228:	a904      	add	r1, sp, #16
 801622a:	4640      	mov	r0, r8
 801622c:	f7fc fc20 	bl	8012a70 <_printf_float>
 8016230:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016234:	4681      	mov	r9, r0
 8016236:	d1d6      	bne.n	80161e6 <_svfiprintf_r+0x166>
 8016238:	89a3      	ldrh	r3, [r4, #12]
 801623a:	065b      	lsls	r3, r3, #25
 801623c:	f53f af35 	bmi.w	80160aa <_svfiprintf_r+0x2a>
 8016240:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016242:	b01d      	add	sp, #116	; 0x74
 8016244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016248:	ab03      	add	r3, sp, #12
 801624a:	9300      	str	r3, [sp, #0]
 801624c:	4622      	mov	r2, r4
 801624e:	4b07      	ldr	r3, [pc, #28]	; (801626c <_svfiprintf_r+0x1ec>)
 8016250:	a904      	add	r1, sp, #16
 8016252:	4640      	mov	r0, r8
 8016254:	f7fc fec2 	bl	8012fdc <_printf_i>
 8016258:	e7ea      	b.n	8016230 <_svfiprintf_r+0x1b0>
 801625a:	bf00      	nop
 801625c:	08018b14 	.word	0x08018b14
 8016260:	08018b1a 	.word	0x08018b1a
 8016264:	08018b1e 	.word	0x08018b1e
 8016268:	08012a71 	.word	0x08012a71
 801626c:	08015fcb 	.word	0x08015fcb

08016270 <_sungetc_r>:
 8016270:	b538      	push	{r3, r4, r5, lr}
 8016272:	1c4b      	adds	r3, r1, #1
 8016274:	4614      	mov	r4, r2
 8016276:	d103      	bne.n	8016280 <_sungetc_r+0x10>
 8016278:	f04f 35ff 	mov.w	r5, #4294967295
 801627c:	4628      	mov	r0, r5
 801627e:	bd38      	pop	{r3, r4, r5, pc}
 8016280:	8993      	ldrh	r3, [r2, #12]
 8016282:	f023 0320 	bic.w	r3, r3, #32
 8016286:	8193      	strh	r3, [r2, #12]
 8016288:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801628a:	6852      	ldr	r2, [r2, #4]
 801628c:	b2cd      	uxtb	r5, r1
 801628e:	b18b      	cbz	r3, 80162b4 <_sungetc_r+0x44>
 8016290:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016292:	4293      	cmp	r3, r2
 8016294:	dd08      	ble.n	80162a8 <_sungetc_r+0x38>
 8016296:	6823      	ldr	r3, [r4, #0]
 8016298:	1e5a      	subs	r2, r3, #1
 801629a:	6022      	str	r2, [r4, #0]
 801629c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80162a0:	6863      	ldr	r3, [r4, #4]
 80162a2:	3301      	adds	r3, #1
 80162a4:	6063      	str	r3, [r4, #4]
 80162a6:	e7e9      	b.n	801627c <_sungetc_r+0xc>
 80162a8:	4621      	mov	r1, r4
 80162aa:	f000 fbb3 	bl	8016a14 <__submore>
 80162ae:	2800      	cmp	r0, #0
 80162b0:	d0f1      	beq.n	8016296 <_sungetc_r+0x26>
 80162b2:	e7e1      	b.n	8016278 <_sungetc_r+0x8>
 80162b4:	6921      	ldr	r1, [r4, #16]
 80162b6:	6823      	ldr	r3, [r4, #0]
 80162b8:	b151      	cbz	r1, 80162d0 <_sungetc_r+0x60>
 80162ba:	4299      	cmp	r1, r3
 80162bc:	d208      	bcs.n	80162d0 <_sungetc_r+0x60>
 80162be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80162c2:	42a9      	cmp	r1, r5
 80162c4:	d104      	bne.n	80162d0 <_sungetc_r+0x60>
 80162c6:	3b01      	subs	r3, #1
 80162c8:	3201      	adds	r2, #1
 80162ca:	6023      	str	r3, [r4, #0]
 80162cc:	6062      	str	r2, [r4, #4]
 80162ce:	e7d5      	b.n	801627c <_sungetc_r+0xc>
 80162d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80162d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80162d8:	6363      	str	r3, [r4, #52]	; 0x34
 80162da:	2303      	movs	r3, #3
 80162dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80162de:	4623      	mov	r3, r4
 80162e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80162e4:	6023      	str	r3, [r4, #0]
 80162e6:	2301      	movs	r3, #1
 80162e8:	e7dc      	b.n	80162a4 <_sungetc_r+0x34>

080162ea <__ssrefill_r>:
 80162ea:	b510      	push	{r4, lr}
 80162ec:	460c      	mov	r4, r1
 80162ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80162f0:	b169      	cbz	r1, 801630e <__ssrefill_r+0x24>
 80162f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80162f6:	4299      	cmp	r1, r3
 80162f8:	d001      	beq.n	80162fe <__ssrefill_r+0x14>
 80162fa:	f7fc fa7d 	bl	80127f8 <_free_r>
 80162fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016300:	6063      	str	r3, [r4, #4]
 8016302:	2000      	movs	r0, #0
 8016304:	6360      	str	r0, [r4, #52]	; 0x34
 8016306:	b113      	cbz	r3, 801630e <__ssrefill_r+0x24>
 8016308:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801630a:	6023      	str	r3, [r4, #0]
 801630c:	bd10      	pop	{r4, pc}
 801630e:	6923      	ldr	r3, [r4, #16]
 8016310:	6023      	str	r3, [r4, #0]
 8016312:	2300      	movs	r3, #0
 8016314:	6063      	str	r3, [r4, #4]
 8016316:	89a3      	ldrh	r3, [r4, #12]
 8016318:	f043 0320 	orr.w	r3, r3, #32
 801631c:	81a3      	strh	r3, [r4, #12]
 801631e:	f04f 30ff 	mov.w	r0, #4294967295
 8016322:	e7f3      	b.n	801630c <__ssrefill_r+0x22>

08016324 <__ssvfiscanf_r>:
 8016324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016328:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801632c:	460c      	mov	r4, r1
 801632e:	2100      	movs	r1, #0
 8016330:	9144      	str	r1, [sp, #272]	; 0x110
 8016332:	9145      	str	r1, [sp, #276]	; 0x114
 8016334:	499f      	ldr	r1, [pc, #636]	; (80165b4 <__ssvfiscanf_r+0x290>)
 8016336:	91a0      	str	r1, [sp, #640]	; 0x280
 8016338:	f10d 0804 	add.w	r8, sp, #4
 801633c:	499e      	ldr	r1, [pc, #632]	; (80165b8 <__ssvfiscanf_r+0x294>)
 801633e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80165bc <__ssvfiscanf_r+0x298>
 8016342:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016346:	4606      	mov	r6, r0
 8016348:	4692      	mov	sl, r2
 801634a:	91a1      	str	r1, [sp, #644]	; 0x284
 801634c:	9300      	str	r3, [sp, #0]
 801634e:	270a      	movs	r7, #10
 8016350:	f89a 3000 	ldrb.w	r3, [sl]
 8016354:	2b00      	cmp	r3, #0
 8016356:	f000 812a 	beq.w	80165ae <__ssvfiscanf_r+0x28a>
 801635a:	4655      	mov	r5, sl
 801635c:	f7ff f9f6 	bl	801574c <__locale_ctype_ptr>
 8016360:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016364:	4458      	add	r0, fp
 8016366:	7843      	ldrb	r3, [r0, #1]
 8016368:	f013 0308 	ands.w	r3, r3, #8
 801636c:	d01c      	beq.n	80163a8 <__ssvfiscanf_r+0x84>
 801636e:	6863      	ldr	r3, [r4, #4]
 8016370:	2b00      	cmp	r3, #0
 8016372:	dd12      	ble.n	801639a <__ssvfiscanf_r+0x76>
 8016374:	f7ff f9ea 	bl	801574c <__locale_ctype_ptr>
 8016378:	6823      	ldr	r3, [r4, #0]
 801637a:	781a      	ldrb	r2, [r3, #0]
 801637c:	4410      	add	r0, r2
 801637e:	7842      	ldrb	r2, [r0, #1]
 8016380:	0712      	lsls	r2, r2, #28
 8016382:	d401      	bmi.n	8016388 <__ssvfiscanf_r+0x64>
 8016384:	46aa      	mov	sl, r5
 8016386:	e7e3      	b.n	8016350 <__ssvfiscanf_r+0x2c>
 8016388:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801638a:	3201      	adds	r2, #1
 801638c:	9245      	str	r2, [sp, #276]	; 0x114
 801638e:	6862      	ldr	r2, [r4, #4]
 8016390:	3301      	adds	r3, #1
 8016392:	3a01      	subs	r2, #1
 8016394:	6062      	str	r2, [r4, #4]
 8016396:	6023      	str	r3, [r4, #0]
 8016398:	e7e9      	b.n	801636e <__ssvfiscanf_r+0x4a>
 801639a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801639c:	4621      	mov	r1, r4
 801639e:	4630      	mov	r0, r6
 80163a0:	4798      	blx	r3
 80163a2:	2800      	cmp	r0, #0
 80163a4:	d0e6      	beq.n	8016374 <__ssvfiscanf_r+0x50>
 80163a6:	e7ed      	b.n	8016384 <__ssvfiscanf_r+0x60>
 80163a8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80163ac:	f040 8082 	bne.w	80164b4 <__ssvfiscanf_r+0x190>
 80163b0:	9343      	str	r3, [sp, #268]	; 0x10c
 80163b2:	9341      	str	r3, [sp, #260]	; 0x104
 80163b4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80163b8:	2b2a      	cmp	r3, #42	; 0x2a
 80163ba:	d103      	bne.n	80163c4 <__ssvfiscanf_r+0xa0>
 80163bc:	2310      	movs	r3, #16
 80163be:	9341      	str	r3, [sp, #260]	; 0x104
 80163c0:	f10a 0502 	add.w	r5, sl, #2
 80163c4:	46aa      	mov	sl, r5
 80163c6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80163ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80163ce:	2a09      	cmp	r2, #9
 80163d0:	d922      	bls.n	8016418 <__ssvfiscanf_r+0xf4>
 80163d2:	2203      	movs	r2, #3
 80163d4:	4879      	ldr	r0, [pc, #484]	; (80165bc <__ssvfiscanf_r+0x298>)
 80163d6:	f7e9 ff13 	bl	8000200 <memchr>
 80163da:	b138      	cbz	r0, 80163ec <__ssvfiscanf_r+0xc8>
 80163dc:	eba0 0309 	sub.w	r3, r0, r9
 80163e0:	2001      	movs	r0, #1
 80163e2:	4098      	lsls	r0, r3
 80163e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80163e6:	4318      	orrs	r0, r3
 80163e8:	9041      	str	r0, [sp, #260]	; 0x104
 80163ea:	46aa      	mov	sl, r5
 80163ec:	f89a 3000 	ldrb.w	r3, [sl]
 80163f0:	2b67      	cmp	r3, #103	; 0x67
 80163f2:	f10a 0501 	add.w	r5, sl, #1
 80163f6:	d82b      	bhi.n	8016450 <__ssvfiscanf_r+0x12c>
 80163f8:	2b65      	cmp	r3, #101	; 0x65
 80163fa:	f080 809f 	bcs.w	801653c <__ssvfiscanf_r+0x218>
 80163fe:	2b47      	cmp	r3, #71	; 0x47
 8016400:	d810      	bhi.n	8016424 <__ssvfiscanf_r+0x100>
 8016402:	2b45      	cmp	r3, #69	; 0x45
 8016404:	f080 809a 	bcs.w	801653c <__ssvfiscanf_r+0x218>
 8016408:	2b00      	cmp	r3, #0
 801640a:	d06c      	beq.n	80164e6 <__ssvfiscanf_r+0x1c2>
 801640c:	2b25      	cmp	r3, #37	; 0x25
 801640e:	d051      	beq.n	80164b4 <__ssvfiscanf_r+0x190>
 8016410:	2303      	movs	r3, #3
 8016412:	9347      	str	r3, [sp, #284]	; 0x11c
 8016414:	9742      	str	r7, [sp, #264]	; 0x108
 8016416:	e027      	b.n	8016468 <__ssvfiscanf_r+0x144>
 8016418:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801641a:	fb07 1303 	mla	r3, r7, r3, r1
 801641e:	3b30      	subs	r3, #48	; 0x30
 8016420:	9343      	str	r3, [sp, #268]	; 0x10c
 8016422:	e7cf      	b.n	80163c4 <__ssvfiscanf_r+0xa0>
 8016424:	2b5b      	cmp	r3, #91	; 0x5b
 8016426:	d06a      	beq.n	80164fe <__ssvfiscanf_r+0x1da>
 8016428:	d80c      	bhi.n	8016444 <__ssvfiscanf_r+0x120>
 801642a:	2b58      	cmp	r3, #88	; 0x58
 801642c:	d1f0      	bne.n	8016410 <__ssvfiscanf_r+0xec>
 801642e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016434:	9241      	str	r2, [sp, #260]	; 0x104
 8016436:	2210      	movs	r2, #16
 8016438:	9242      	str	r2, [sp, #264]	; 0x108
 801643a:	2b6e      	cmp	r3, #110	; 0x6e
 801643c:	bf8c      	ite	hi
 801643e:	2304      	movhi	r3, #4
 8016440:	2303      	movls	r3, #3
 8016442:	e010      	b.n	8016466 <__ssvfiscanf_r+0x142>
 8016444:	2b63      	cmp	r3, #99	; 0x63
 8016446:	d065      	beq.n	8016514 <__ssvfiscanf_r+0x1f0>
 8016448:	2b64      	cmp	r3, #100	; 0x64
 801644a:	d1e1      	bne.n	8016410 <__ssvfiscanf_r+0xec>
 801644c:	9742      	str	r7, [sp, #264]	; 0x108
 801644e:	e7f4      	b.n	801643a <__ssvfiscanf_r+0x116>
 8016450:	2b70      	cmp	r3, #112	; 0x70
 8016452:	d04b      	beq.n	80164ec <__ssvfiscanf_r+0x1c8>
 8016454:	d826      	bhi.n	80164a4 <__ssvfiscanf_r+0x180>
 8016456:	2b6e      	cmp	r3, #110	; 0x6e
 8016458:	d062      	beq.n	8016520 <__ssvfiscanf_r+0x1fc>
 801645a:	d84c      	bhi.n	80164f6 <__ssvfiscanf_r+0x1d2>
 801645c:	2b69      	cmp	r3, #105	; 0x69
 801645e:	d1d7      	bne.n	8016410 <__ssvfiscanf_r+0xec>
 8016460:	2300      	movs	r3, #0
 8016462:	9342      	str	r3, [sp, #264]	; 0x108
 8016464:	2303      	movs	r3, #3
 8016466:	9347      	str	r3, [sp, #284]	; 0x11c
 8016468:	6863      	ldr	r3, [r4, #4]
 801646a:	2b00      	cmp	r3, #0
 801646c:	dd68      	ble.n	8016540 <__ssvfiscanf_r+0x21c>
 801646e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016470:	0659      	lsls	r1, r3, #25
 8016472:	d407      	bmi.n	8016484 <__ssvfiscanf_r+0x160>
 8016474:	f7ff f96a 	bl	801574c <__locale_ctype_ptr>
 8016478:	6823      	ldr	r3, [r4, #0]
 801647a:	781a      	ldrb	r2, [r3, #0]
 801647c:	4410      	add	r0, r2
 801647e:	7842      	ldrb	r2, [r0, #1]
 8016480:	0712      	lsls	r2, r2, #28
 8016482:	d464      	bmi.n	801654e <__ssvfiscanf_r+0x22a>
 8016484:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016486:	2b02      	cmp	r3, #2
 8016488:	dc73      	bgt.n	8016572 <__ssvfiscanf_r+0x24e>
 801648a:	466b      	mov	r3, sp
 801648c:	4622      	mov	r2, r4
 801648e:	a941      	add	r1, sp, #260	; 0x104
 8016490:	4630      	mov	r0, r6
 8016492:	f000 f897 	bl	80165c4 <_scanf_chars>
 8016496:	2801      	cmp	r0, #1
 8016498:	f000 8089 	beq.w	80165ae <__ssvfiscanf_r+0x28a>
 801649c:	2802      	cmp	r0, #2
 801649e:	f47f af71 	bne.w	8016384 <__ssvfiscanf_r+0x60>
 80164a2:	e01d      	b.n	80164e0 <__ssvfiscanf_r+0x1bc>
 80164a4:	2b75      	cmp	r3, #117	; 0x75
 80164a6:	d0d1      	beq.n	801644c <__ssvfiscanf_r+0x128>
 80164a8:	2b78      	cmp	r3, #120	; 0x78
 80164aa:	d0c0      	beq.n	801642e <__ssvfiscanf_r+0x10a>
 80164ac:	2b73      	cmp	r3, #115	; 0x73
 80164ae:	d1af      	bne.n	8016410 <__ssvfiscanf_r+0xec>
 80164b0:	2302      	movs	r3, #2
 80164b2:	e7d8      	b.n	8016466 <__ssvfiscanf_r+0x142>
 80164b4:	6863      	ldr	r3, [r4, #4]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	dd0c      	ble.n	80164d4 <__ssvfiscanf_r+0x1b0>
 80164ba:	6823      	ldr	r3, [r4, #0]
 80164bc:	781a      	ldrb	r2, [r3, #0]
 80164be:	455a      	cmp	r2, fp
 80164c0:	d175      	bne.n	80165ae <__ssvfiscanf_r+0x28a>
 80164c2:	3301      	adds	r3, #1
 80164c4:	6862      	ldr	r2, [r4, #4]
 80164c6:	6023      	str	r3, [r4, #0]
 80164c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80164ca:	3a01      	subs	r2, #1
 80164cc:	3301      	adds	r3, #1
 80164ce:	6062      	str	r2, [r4, #4]
 80164d0:	9345      	str	r3, [sp, #276]	; 0x114
 80164d2:	e757      	b.n	8016384 <__ssvfiscanf_r+0x60>
 80164d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80164d6:	4621      	mov	r1, r4
 80164d8:	4630      	mov	r0, r6
 80164da:	4798      	blx	r3
 80164dc:	2800      	cmp	r0, #0
 80164de:	d0ec      	beq.n	80164ba <__ssvfiscanf_r+0x196>
 80164e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80164e2:	2800      	cmp	r0, #0
 80164e4:	d159      	bne.n	801659a <__ssvfiscanf_r+0x276>
 80164e6:	f04f 30ff 	mov.w	r0, #4294967295
 80164ea:	e05c      	b.n	80165a6 <__ssvfiscanf_r+0x282>
 80164ec:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80164ee:	f042 0220 	orr.w	r2, r2, #32
 80164f2:	9241      	str	r2, [sp, #260]	; 0x104
 80164f4:	e79b      	b.n	801642e <__ssvfiscanf_r+0x10a>
 80164f6:	2308      	movs	r3, #8
 80164f8:	9342      	str	r3, [sp, #264]	; 0x108
 80164fa:	2304      	movs	r3, #4
 80164fc:	e7b3      	b.n	8016466 <__ssvfiscanf_r+0x142>
 80164fe:	4629      	mov	r1, r5
 8016500:	4640      	mov	r0, r8
 8016502:	f000 f9b7 	bl	8016874 <__sccl>
 8016506:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801650c:	9341      	str	r3, [sp, #260]	; 0x104
 801650e:	4605      	mov	r5, r0
 8016510:	2301      	movs	r3, #1
 8016512:	e7a8      	b.n	8016466 <__ssvfiscanf_r+0x142>
 8016514:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801651a:	9341      	str	r3, [sp, #260]	; 0x104
 801651c:	2300      	movs	r3, #0
 801651e:	e7a2      	b.n	8016466 <__ssvfiscanf_r+0x142>
 8016520:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016522:	06c3      	lsls	r3, r0, #27
 8016524:	f53f af2e 	bmi.w	8016384 <__ssvfiscanf_r+0x60>
 8016528:	9b00      	ldr	r3, [sp, #0]
 801652a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801652c:	1d19      	adds	r1, r3, #4
 801652e:	9100      	str	r1, [sp, #0]
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	07c0      	lsls	r0, r0, #31
 8016534:	bf4c      	ite	mi
 8016536:	801a      	strhmi	r2, [r3, #0]
 8016538:	601a      	strpl	r2, [r3, #0]
 801653a:	e723      	b.n	8016384 <__ssvfiscanf_r+0x60>
 801653c:	2305      	movs	r3, #5
 801653e:	e792      	b.n	8016466 <__ssvfiscanf_r+0x142>
 8016540:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016542:	4621      	mov	r1, r4
 8016544:	4630      	mov	r0, r6
 8016546:	4798      	blx	r3
 8016548:	2800      	cmp	r0, #0
 801654a:	d090      	beq.n	801646e <__ssvfiscanf_r+0x14a>
 801654c:	e7c8      	b.n	80164e0 <__ssvfiscanf_r+0x1bc>
 801654e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016550:	3201      	adds	r2, #1
 8016552:	9245      	str	r2, [sp, #276]	; 0x114
 8016554:	6862      	ldr	r2, [r4, #4]
 8016556:	3a01      	subs	r2, #1
 8016558:	2a00      	cmp	r2, #0
 801655a:	6062      	str	r2, [r4, #4]
 801655c:	dd02      	ble.n	8016564 <__ssvfiscanf_r+0x240>
 801655e:	3301      	adds	r3, #1
 8016560:	6023      	str	r3, [r4, #0]
 8016562:	e787      	b.n	8016474 <__ssvfiscanf_r+0x150>
 8016564:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016566:	4621      	mov	r1, r4
 8016568:	4630      	mov	r0, r6
 801656a:	4798      	blx	r3
 801656c:	2800      	cmp	r0, #0
 801656e:	d081      	beq.n	8016474 <__ssvfiscanf_r+0x150>
 8016570:	e7b6      	b.n	80164e0 <__ssvfiscanf_r+0x1bc>
 8016572:	2b04      	cmp	r3, #4
 8016574:	dc06      	bgt.n	8016584 <__ssvfiscanf_r+0x260>
 8016576:	466b      	mov	r3, sp
 8016578:	4622      	mov	r2, r4
 801657a:	a941      	add	r1, sp, #260	; 0x104
 801657c:	4630      	mov	r0, r6
 801657e:	f000 f885 	bl	801668c <_scanf_i>
 8016582:	e788      	b.n	8016496 <__ssvfiscanf_r+0x172>
 8016584:	4b0e      	ldr	r3, [pc, #56]	; (80165c0 <__ssvfiscanf_r+0x29c>)
 8016586:	2b00      	cmp	r3, #0
 8016588:	f43f aefc 	beq.w	8016384 <__ssvfiscanf_r+0x60>
 801658c:	466b      	mov	r3, sp
 801658e:	4622      	mov	r2, r4
 8016590:	a941      	add	r1, sp, #260	; 0x104
 8016592:	4630      	mov	r0, r6
 8016594:	f7fc fe34 	bl	8013200 <_scanf_float>
 8016598:	e77d      	b.n	8016496 <__ssvfiscanf_r+0x172>
 801659a:	89a3      	ldrh	r3, [r4, #12]
 801659c:	f013 0f40 	tst.w	r3, #64	; 0x40
 80165a0:	bf18      	it	ne
 80165a2:	f04f 30ff 	movne.w	r0, #4294967295
 80165a6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80165aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165ae:	9844      	ldr	r0, [sp, #272]	; 0x110
 80165b0:	e7f9      	b.n	80165a6 <__ssvfiscanf_r+0x282>
 80165b2:	bf00      	nop
 80165b4:	08016271 	.word	0x08016271
 80165b8:	080162eb 	.word	0x080162eb
 80165bc:	08018b1a 	.word	0x08018b1a
 80165c0:	08013201 	.word	0x08013201

080165c4 <_scanf_chars>:
 80165c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165c8:	4615      	mov	r5, r2
 80165ca:	688a      	ldr	r2, [r1, #8]
 80165cc:	4680      	mov	r8, r0
 80165ce:	460c      	mov	r4, r1
 80165d0:	b932      	cbnz	r2, 80165e0 <_scanf_chars+0x1c>
 80165d2:	698a      	ldr	r2, [r1, #24]
 80165d4:	2a00      	cmp	r2, #0
 80165d6:	bf14      	ite	ne
 80165d8:	f04f 32ff 	movne.w	r2, #4294967295
 80165dc:	2201      	moveq	r2, #1
 80165de:	608a      	str	r2, [r1, #8]
 80165e0:	6822      	ldr	r2, [r4, #0]
 80165e2:	06d1      	lsls	r1, r2, #27
 80165e4:	bf5f      	itttt	pl
 80165e6:	681a      	ldrpl	r2, [r3, #0]
 80165e8:	1d11      	addpl	r1, r2, #4
 80165ea:	6019      	strpl	r1, [r3, #0]
 80165ec:	6817      	ldrpl	r7, [r2, #0]
 80165ee:	2600      	movs	r6, #0
 80165f0:	69a3      	ldr	r3, [r4, #24]
 80165f2:	b1db      	cbz	r3, 801662c <_scanf_chars+0x68>
 80165f4:	2b01      	cmp	r3, #1
 80165f6:	d107      	bne.n	8016608 <_scanf_chars+0x44>
 80165f8:	682b      	ldr	r3, [r5, #0]
 80165fa:	6962      	ldr	r2, [r4, #20]
 80165fc:	781b      	ldrb	r3, [r3, #0]
 80165fe:	5cd3      	ldrb	r3, [r2, r3]
 8016600:	b9a3      	cbnz	r3, 801662c <_scanf_chars+0x68>
 8016602:	2e00      	cmp	r6, #0
 8016604:	d132      	bne.n	801666c <_scanf_chars+0xa8>
 8016606:	e006      	b.n	8016616 <_scanf_chars+0x52>
 8016608:	2b02      	cmp	r3, #2
 801660a:	d007      	beq.n	801661c <_scanf_chars+0x58>
 801660c:	2e00      	cmp	r6, #0
 801660e:	d12d      	bne.n	801666c <_scanf_chars+0xa8>
 8016610:	69a3      	ldr	r3, [r4, #24]
 8016612:	2b01      	cmp	r3, #1
 8016614:	d12a      	bne.n	801666c <_scanf_chars+0xa8>
 8016616:	2001      	movs	r0, #1
 8016618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801661c:	f7ff f896 	bl	801574c <__locale_ctype_ptr>
 8016620:	682b      	ldr	r3, [r5, #0]
 8016622:	781b      	ldrb	r3, [r3, #0]
 8016624:	4418      	add	r0, r3
 8016626:	7843      	ldrb	r3, [r0, #1]
 8016628:	071b      	lsls	r3, r3, #28
 801662a:	d4ef      	bmi.n	801660c <_scanf_chars+0x48>
 801662c:	6823      	ldr	r3, [r4, #0]
 801662e:	06da      	lsls	r2, r3, #27
 8016630:	bf5e      	ittt	pl
 8016632:	682b      	ldrpl	r3, [r5, #0]
 8016634:	781b      	ldrbpl	r3, [r3, #0]
 8016636:	703b      	strbpl	r3, [r7, #0]
 8016638:	682a      	ldr	r2, [r5, #0]
 801663a:	686b      	ldr	r3, [r5, #4]
 801663c:	f102 0201 	add.w	r2, r2, #1
 8016640:	602a      	str	r2, [r5, #0]
 8016642:	68a2      	ldr	r2, [r4, #8]
 8016644:	f103 33ff 	add.w	r3, r3, #4294967295
 8016648:	f102 32ff 	add.w	r2, r2, #4294967295
 801664c:	606b      	str	r3, [r5, #4]
 801664e:	f106 0601 	add.w	r6, r6, #1
 8016652:	bf58      	it	pl
 8016654:	3701      	addpl	r7, #1
 8016656:	60a2      	str	r2, [r4, #8]
 8016658:	b142      	cbz	r2, 801666c <_scanf_chars+0xa8>
 801665a:	2b00      	cmp	r3, #0
 801665c:	dcc8      	bgt.n	80165f0 <_scanf_chars+0x2c>
 801665e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016662:	4629      	mov	r1, r5
 8016664:	4640      	mov	r0, r8
 8016666:	4798      	blx	r3
 8016668:	2800      	cmp	r0, #0
 801666a:	d0c1      	beq.n	80165f0 <_scanf_chars+0x2c>
 801666c:	6823      	ldr	r3, [r4, #0]
 801666e:	f013 0310 	ands.w	r3, r3, #16
 8016672:	d105      	bne.n	8016680 <_scanf_chars+0xbc>
 8016674:	68e2      	ldr	r2, [r4, #12]
 8016676:	3201      	adds	r2, #1
 8016678:	60e2      	str	r2, [r4, #12]
 801667a:	69a2      	ldr	r2, [r4, #24]
 801667c:	b102      	cbz	r2, 8016680 <_scanf_chars+0xbc>
 801667e:	703b      	strb	r3, [r7, #0]
 8016680:	6923      	ldr	r3, [r4, #16]
 8016682:	441e      	add	r6, r3
 8016684:	6126      	str	r6, [r4, #16]
 8016686:	2000      	movs	r0, #0
 8016688:	e7c6      	b.n	8016618 <_scanf_chars+0x54>
	...

0801668c <_scanf_i>:
 801668c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016690:	469a      	mov	sl, r3
 8016692:	4b74      	ldr	r3, [pc, #464]	; (8016864 <_scanf_i+0x1d8>)
 8016694:	460c      	mov	r4, r1
 8016696:	4683      	mov	fp, r0
 8016698:	4616      	mov	r6, r2
 801669a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801669e:	b087      	sub	sp, #28
 80166a0:	ab03      	add	r3, sp, #12
 80166a2:	68a7      	ldr	r7, [r4, #8]
 80166a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80166a8:	4b6f      	ldr	r3, [pc, #444]	; (8016868 <_scanf_i+0x1dc>)
 80166aa:	69a1      	ldr	r1, [r4, #24]
 80166ac:	4a6f      	ldr	r2, [pc, #444]	; (801686c <_scanf_i+0x1e0>)
 80166ae:	2903      	cmp	r1, #3
 80166b0:	bf08      	it	eq
 80166b2:	461a      	moveq	r2, r3
 80166b4:	1e7b      	subs	r3, r7, #1
 80166b6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80166ba:	bf84      	itt	hi
 80166bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80166c0:	60a3      	strhi	r3, [r4, #8]
 80166c2:	6823      	ldr	r3, [r4, #0]
 80166c4:	9200      	str	r2, [sp, #0]
 80166c6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80166ca:	bf88      	it	hi
 80166cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80166d0:	f104 091c 	add.w	r9, r4, #28
 80166d4:	6023      	str	r3, [r4, #0]
 80166d6:	bf8c      	ite	hi
 80166d8:	197f      	addhi	r7, r7, r5
 80166da:	2700      	movls	r7, #0
 80166dc:	464b      	mov	r3, r9
 80166de:	f04f 0800 	mov.w	r8, #0
 80166e2:	9301      	str	r3, [sp, #4]
 80166e4:	6831      	ldr	r1, [r6, #0]
 80166e6:	ab03      	add	r3, sp, #12
 80166e8:	2202      	movs	r2, #2
 80166ea:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80166ee:	7809      	ldrb	r1, [r1, #0]
 80166f0:	f7e9 fd86 	bl	8000200 <memchr>
 80166f4:	9b01      	ldr	r3, [sp, #4]
 80166f6:	b330      	cbz	r0, 8016746 <_scanf_i+0xba>
 80166f8:	f1b8 0f01 	cmp.w	r8, #1
 80166fc:	d15a      	bne.n	80167b4 <_scanf_i+0x128>
 80166fe:	6862      	ldr	r2, [r4, #4]
 8016700:	b92a      	cbnz	r2, 801670e <_scanf_i+0x82>
 8016702:	6822      	ldr	r2, [r4, #0]
 8016704:	2108      	movs	r1, #8
 8016706:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801670a:	6061      	str	r1, [r4, #4]
 801670c:	6022      	str	r2, [r4, #0]
 801670e:	6822      	ldr	r2, [r4, #0]
 8016710:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8016714:	6022      	str	r2, [r4, #0]
 8016716:	68a2      	ldr	r2, [r4, #8]
 8016718:	1e51      	subs	r1, r2, #1
 801671a:	60a1      	str	r1, [r4, #8]
 801671c:	b19a      	cbz	r2, 8016746 <_scanf_i+0xba>
 801671e:	6832      	ldr	r2, [r6, #0]
 8016720:	1c51      	adds	r1, r2, #1
 8016722:	6031      	str	r1, [r6, #0]
 8016724:	7812      	ldrb	r2, [r2, #0]
 8016726:	701a      	strb	r2, [r3, #0]
 8016728:	1c5d      	adds	r5, r3, #1
 801672a:	6873      	ldr	r3, [r6, #4]
 801672c:	3b01      	subs	r3, #1
 801672e:	2b00      	cmp	r3, #0
 8016730:	6073      	str	r3, [r6, #4]
 8016732:	dc07      	bgt.n	8016744 <_scanf_i+0xb8>
 8016734:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016738:	4631      	mov	r1, r6
 801673a:	4658      	mov	r0, fp
 801673c:	4798      	blx	r3
 801673e:	2800      	cmp	r0, #0
 8016740:	f040 8086 	bne.w	8016850 <_scanf_i+0x1c4>
 8016744:	462b      	mov	r3, r5
 8016746:	f108 0801 	add.w	r8, r8, #1
 801674a:	f1b8 0f03 	cmp.w	r8, #3
 801674e:	d1c8      	bne.n	80166e2 <_scanf_i+0x56>
 8016750:	6862      	ldr	r2, [r4, #4]
 8016752:	b90a      	cbnz	r2, 8016758 <_scanf_i+0xcc>
 8016754:	220a      	movs	r2, #10
 8016756:	6062      	str	r2, [r4, #4]
 8016758:	6862      	ldr	r2, [r4, #4]
 801675a:	4945      	ldr	r1, [pc, #276]	; (8016870 <_scanf_i+0x1e4>)
 801675c:	6960      	ldr	r0, [r4, #20]
 801675e:	9301      	str	r3, [sp, #4]
 8016760:	1a89      	subs	r1, r1, r2
 8016762:	f000 f887 	bl	8016874 <__sccl>
 8016766:	9b01      	ldr	r3, [sp, #4]
 8016768:	f04f 0800 	mov.w	r8, #0
 801676c:	461d      	mov	r5, r3
 801676e:	68a3      	ldr	r3, [r4, #8]
 8016770:	6822      	ldr	r2, [r4, #0]
 8016772:	2b00      	cmp	r3, #0
 8016774:	d03a      	beq.n	80167ec <_scanf_i+0x160>
 8016776:	6831      	ldr	r1, [r6, #0]
 8016778:	6960      	ldr	r0, [r4, #20]
 801677a:	f891 c000 	ldrb.w	ip, [r1]
 801677e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016782:	2800      	cmp	r0, #0
 8016784:	d032      	beq.n	80167ec <_scanf_i+0x160>
 8016786:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801678a:	d121      	bne.n	80167d0 <_scanf_i+0x144>
 801678c:	0510      	lsls	r0, r2, #20
 801678e:	d51f      	bpl.n	80167d0 <_scanf_i+0x144>
 8016790:	f108 0801 	add.w	r8, r8, #1
 8016794:	b117      	cbz	r7, 801679c <_scanf_i+0x110>
 8016796:	3301      	adds	r3, #1
 8016798:	3f01      	subs	r7, #1
 801679a:	60a3      	str	r3, [r4, #8]
 801679c:	6873      	ldr	r3, [r6, #4]
 801679e:	3b01      	subs	r3, #1
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	6073      	str	r3, [r6, #4]
 80167a4:	dd1b      	ble.n	80167de <_scanf_i+0x152>
 80167a6:	6833      	ldr	r3, [r6, #0]
 80167a8:	3301      	adds	r3, #1
 80167aa:	6033      	str	r3, [r6, #0]
 80167ac:	68a3      	ldr	r3, [r4, #8]
 80167ae:	3b01      	subs	r3, #1
 80167b0:	60a3      	str	r3, [r4, #8]
 80167b2:	e7dc      	b.n	801676e <_scanf_i+0xe2>
 80167b4:	f1b8 0f02 	cmp.w	r8, #2
 80167b8:	d1ad      	bne.n	8016716 <_scanf_i+0x8a>
 80167ba:	6822      	ldr	r2, [r4, #0]
 80167bc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80167c0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80167c4:	d1bf      	bne.n	8016746 <_scanf_i+0xba>
 80167c6:	2110      	movs	r1, #16
 80167c8:	6061      	str	r1, [r4, #4]
 80167ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80167ce:	e7a1      	b.n	8016714 <_scanf_i+0x88>
 80167d0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80167d4:	6022      	str	r2, [r4, #0]
 80167d6:	780b      	ldrb	r3, [r1, #0]
 80167d8:	702b      	strb	r3, [r5, #0]
 80167da:	3501      	adds	r5, #1
 80167dc:	e7de      	b.n	801679c <_scanf_i+0x110>
 80167de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80167e2:	4631      	mov	r1, r6
 80167e4:	4658      	mov	r0, fp
 80167e6:	4798      	blx	r3
 80167e8:	2800      	cmp	r0, #0
 80167ea:	d0df      	beq.n	80167ac <_scanf_i+0x120>
 80167ec:	6823      	ldr	r3, [r4, #0]
 80167ee:	05d9      	lsls	r1, r3, #23
 80167f0:	d50c      	bpl.n	801680c <_scanf_i+0x180>
 80167f2:	454d      	cmp	r5, r9
 80167f4:	d908      	bls.n	8016808 <_scanf_i+0x17c>
 80167f6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80167fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80167fe:	4632      	mov	r2, r6
 8016800:	4658      	mov	r0, fp
 8016802:	4798      	blx	r3
 8016804:	1e6f      	subs	r7, r5, #1
 8016806:	463d      	mov	r5, r7
 8016808:	454d      	cmp	r5, r9
 801680a:	d029      	beq.n	8016860 <_scanf_i+0x1d4>
 801680c:	6822      	ldr	r2, [r4, #0]
 801680e:	f012 0210 	ands.w	r2, r2, #16
 8016812:	d113      	bne.n	801683c <_scanf_i+0x1b0>
 8016814:	702a      	strb	r2, [r5, #0]
 8016816:	6863      	ldr	r3, [r4, #4]
 8016818:	9e00      	ldr	r6, [sp, #0]
 801681a:	4649      	mov	r1, r9
 801681c:	4658      	mov	r0, fp
 801681e:	47b0      	blx	r6
 8016820:	f8da 3000 	ldr.w	r3, [sl]
 8016824:	6821      	ldr	r1, [r4, #0]
 8016826:	1d1a      	adds	r2, r3, #4
 8016828:	f8ca 2000 	str.w	r2, [sl]
 801682c:	f011 0f20 	tst.w	r1, #32
 8016830:	681b      	ldr	r3, [r3, #0]
 8016832:	d010      	beq.n	8016856 <_scanf_i+0x1ca>
 8016834:	6018      	str	r0, [r3, #0]
 8016836:	68e3      	ldr	r3, [r4, #12]
 8016838:	3301      	adds	r3, #1
 801683a:	60e3      	str	r3, [r4, #12]
 801683c:	eba5 0509 	sub.w	r5, r5, r9
 8016840:	44a8      	add	r8, r5
 8016842:	6925      	ldr	r5, [r4, #16]
 8016844:	4445      	add	r5, r8
 8016846:	6125      	str	r5, [r4, #16]
 8016848:	2000      	movs	r0, #0
 801684a:	b007      	add	sp, #28
 801684c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016850:	f04f 0800 	mov.w	r8, #0
 8016854:	e7ca      	b.n	80167ec <_scanf_i+0x160>
 8016856:	07ca      	lsls	r2, r1, #31
 8016858:	bf4c      	ite	mi
 801685a:	8018      	strhmi	r0, [r3, #0]
 801685c:	6018      	strpl	r0, [r3, #0]
 801685e:	e7ea      	b.n	8016836 <_scanf_i+0x1aa>
 8016860:	2001      	movs	r0, #1
 8016862:	e7f2      	b.n	801684a <_scanf_i+0x1be>
 8016864:	08018948 	.word	0x08018948
 8016868:	08014449 	.word	0x08014449
 801686c:	080169f1 	.word	0x080169f1
 8016870:	08018b35 	.word	0x08018b35

08016874 <__sccl>:
 8016874:	b570      	push	{r4, r5, r6, lr}
 8016876:	780b      	ldrb	r3, [r1, #0]
 8016878:	2b5e      	cmp	r3, #94	; 0x5e
 801687a:	bf13      	iteet	ne
 801687c:	1c4a      	addne	r2, r1, #1
 801687e:	1c8a      	addeq	r2, r1, #2
 8016880:	784b      	ldrbeq	r3, [r1, #1]
 8016882:	2100      	movne	r1, #0
 8016884:	bf08      	it	eq
 8016886:	2101      	moveq	r1, #1
 8016888:	1e44      	subs	r4, r0, #1
 801688a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801688e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8016892:	42ac      	cmp	r4, r5
 8016894:	d1fb      	bne.n	801688e <__sccl+0x1a>
 8016896:	b913      	cbnz	r3, 801689e <__sccl+0x2a>
 8016898:	3a01      	subs	r2, #1
 801689a:	4610      	mov	r0, r2
 801689c:	bd70      	pop	{r4, r5, r6, pc}
 801689e:	f081 0401 	eor.w	r4, r1, #1
 80168a2:	54c4      	strb	r4, [r0, r3]
 80168a4:	1c51      	adds	r1, r2, #1
 80168a6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80168aa:	2d2d      	cmp	r5, #45	; 0x2d
 80168ac:	f101 36ff 	add.w	r6, r1, #4294967295
 80168b0:	460a      	mov	r2, r1
 80168b2:	d006      	beq.n	80168c2 <__sccl+0x4e>
 80168b4:	2d5d      	cmp	r5, #93	; 0x5d
 80168b6:	d0f0      	beq.n	801689a <__sccl+0x26>
 80168b8:	b90d      	cbnz	r5, 80168be <__sccl+0x4a>
 80168ba:	4632      	mov	r2, r6
 80168bc:	e7ed      	b.n	801689a <__sccl+0x26>
 80168be:	462b      	mov	r3, r5
 80168c0:	e7ef      	b.n	80168a2 <__sccl+0x2e>
 80168c2:	780e      	ldrb	r6, [r1, #0]
 80168c4:	2e5d      	cmp	r6, #93	; 0x5d
 80168c6:	d0fa      	beq.n	80168be <__sccl+0x4a>
 80168c8:	42b3      	cmp	r3, r6
 80168ca:	dcf8      	bgt.n	80168be <__sccl+0x4a>
 80168cc:	3301      	adds	r3, #1
 80168ce:	429e      	cmp	r6, r3
 80168d0:	54c4      	strb	r4, [r0, r3]
 80168d2:	dcfb      	bgt.n	80168cc <__sccl+0x58>
 80168d4:	3102      	adds	r1, #2
 80168d6:	e7e6      	b.n	80168a6 <__sccl+0x32>

080168d8 <strncmp>:
 80168d8:	b510      	push	{r4, lr}
 80168da:	b16a      	cbz	r2, 80168f8 <strncmp+0x20>
 80168dc:	3901      	subs	r1, #1
 80168de:	1884      	adds	r4, r0, r2
 80168e0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80168e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80168e8:	4293      	cmp	r3, r2
 80168ea:	d103      	bne.n	80168f4 <strncmp+0x1c>
 80168ec:	42a0      	cmp	r0, r4
 80168ee:	d001      	beq.n	80168f4 <strncmp+0x1c>
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d1f5      	bne.n	80168e0 <strncmp+0x8>
 80168f4:	1a98      	subs	r0, r3, r2
 80168f6:	bd10      	pop	{r4, pc}
 80168f8:	4610      	mov	r0, r2
 80168fa:	e7fc      	b.n	80168f6 <strncmp+0x1e>

080168fc <_strtoul_l.isra.0>:
 80168fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016900:	4680      	mov	r8, r0
 8016902:	4689      	mov	r9, r1
 8016904:	4692      	mov	sl, r2
 8016906:	461e      	mov	r6, r3
 8016908:	460f      	mov	r7, r1
 801690a:	463d      	mov	r5, r7
 801690c:	9808      	ldr	r0, [sp, #32]
 801690e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016912:	f7fe ff17 	bl	8015744 <__locale_ctype_ptr_l>
 8016916:	4420      	add	r0, r4
 8016918:	7843      	ldrb	r3, [r0, #1]
 801691a:	f013 0308 	ands.w	r3, r3, #8
 801691e:	d130      	bne.n	8016982 <_strtoul_l.isra.0+0x86>
 8016920:	2c2d      	cmp	r4, #45	; 0x2d
 8016922:	d130      	bne.n	8016986 <_strtoul_l.isra.0+0x8a>
 8016924:	787c      	ldrb	r4, [r7, #1]
 8016926:	1cbd      	adds	r5, r7, #2
 8016928:	2101      	movs	r1, #1
 801692a:	2e00      	cmp	r6, #0
 801692c:	d05c      	beq.n	80169e8 <_strtoul_l.isra.0+0xec>
 801692e:	2e10      	cmp	r6, #16
 8016930:	d109      	bne.n	8016946 <_strtoul_l.isra.0+0x4a>
 8016932:	2c30      	cmp	r4, #48	; 0x30
 8016934:	d107      	bne.n	8016946 <_strtoul_l.isra.0+0x4a>
 8016936:	782b      	ldrb	r3, [r5, #0]
 8016938:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801693c:	2b58      	cmp	r3, #88	; 0x58
 801693e:	d14e      	bne.n	80169de <_strtoul_l.isra.0+0xe2>
 8016940:	786c      	ldrb	r4, [r5, #1]
 8016942:	2610      	movs	r6, #16
 8016944:	3502      	adds	r5, #2
 8016946:	f04f 32ff 	mov.w	r2, #4294967295
 801694a:	2300      	movs	r3, #0
 801694c:	fbb2 f2f6 	udiv	r2, r2, r6
 8016950:	fb06 fc02 	mul.w	ip, r6, r2
 8016954:	ea6f 0c0c 	mvn.w	ip, ip
 8016958:	4618      	mov	r0, r3
 801695a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801695e:	2f09      	cmp	r7, #9
 8016960:	d817      	bhi.n	8016992 <_strtoul_l.isra.0+0x96>
 8016962:	463c      	mov	r4, r7
 8016964:	42a6      	cmp	r6, r4
 8016966:	dd23      	ble.n	80169b0 <_strtoul_l.isra.0+0xb4>
 8016968:	2b00      	cmp	r3, #0
 801696a:	db1e      	blt.n	80169aa <_strtoul_l.isra.0+0xae>
 801696c:	4282      	cmp	r2, r0
 801696e:	d31c      	bcc.n	80169aa <_strtoul_l.isra.0+0xae>
 8016970:	d101      	bne.n	8016976 <_strtoul_l.isra.0+0x7a>
 8016972:	45a4      	cmp	ip, r4
 8016974:	db19      	blt.n	80169aa <_strtoul_l.isra.0+0xae>
 8016976:	fb00 4006 	mla	r0, r0, r6, r4
 801697a:	2301      	movs	r3, #1
 801697c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016980:	e7eb      	b.n	801695a <_strtoul_l.isra.0+0x5e>
 8016982:	462f      	mov	r7, r5
 8016984:	e7c1      	b.n	801690a <_strtoul_l.isra.0+0xe>
 8016986:	2c2b      	cmp	r4, #43	; 0x2b
 8016988:	bf04      	itt	eq
 801698a:	1cbd      	addeq	r5, r7, #2
 801698c:	787c      	ldrbeq	r4, [r7, #1]
 801698e:	4619      	mov	r1, r3
 8016990:	e7cb      	b.n	801692a <_strtoul_l.isra.0+0x2e>
 8016992:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8016996:	2f19      	cmp	r7, #25
 8016998:	d801      	bhi.n	801699e <_strtoul_l.isra.0+0xa2>
 801699a:	3c37      	subs	r4, #55	; 0x37
 801699c:	e7e2      	b.n	8016964 <_strtoul_l.isra.0+0x68>
 801699e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80169a2:	2f19      	cmp	r7, #25
 80169a4:	d804      	bhi.n	80169b0 <_strtoul_l.isra.0+0xb4>
 80169a6:	3c57      	subs	r4, #87	; 0x57
 80169a8:	e7dc      	b.n	8016964 <_strtoul_l.isra.0+0x68>
 80169aa:	f04f 33ff 	mov.w	r3, #4294967295
 80169ae:	e7e5      	b.n	801697c <_strtoul_l.isra.0+0x80>
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	da09      	bge.n	80169c8 <_strtoul_l.isra.0+0xcc>
 80169b4:	2322      	movs	r3, #34	; 0x22
 80169b6:	f8c8 3000 	str.w	r3, [r8]
 80169ba:	f04f 30ff 	mov.w	r0, #4294967295
 80169be:	f1ba 0f00 	cmp.w	sl, #0
 80169c2:	d107      	bne.n	80169d4 <_strtoul_l.isra.0+0xd8>
 80169c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169c8:	b101      	cbz	r1, 80169cc <_strtoul_l.isra.0+0xd0>
 80169ca:	4240      	negs	r0, r0
 80169cc:	f1ba 0f00 	cmp.w	sl, #0
 80169d0:	d0f8      	beq.n	80169c4 <_strtoul_l.isra.0+0xc8>
 80169d2:	b10b      	cbz	r3, 80169d8 <_strtoul_l.isra.0+0xdc>
 80169d4:	f105 39ff 	add.w	r9, r5, #4294967295
 80169d8:	f8ca 9000 	str.w	r9, [sl]
 80169dc:	e7f2      	b.n	80169c4 <_strtoul_l.isra.0+0xc8>
 80169de:	2430      	movs	r4, #48	; 0x30
 80169e0:	2e00      	cmp	r6, #0
 80169e2:	d1b0      	bne.n	8016946 <_strtoul_l.isra.0+0x4a>
 80169e4:	2608      	movs	r6, #8
 80169e6:	e7ae      	b.n	8016946 <_strtoul_l.isra.0+0x4a>
 80169e8:	2c30      	cmp	r4, #48	; 0x30
 80169ea:	d0a4      	beq.n	8016936 <_strtoul_l.isra.0+0x3a>
 80169ec:	260a      	movs	r6, #10
 80169ee:	e7aa      	b.n	8016946 <_strtoul_l.isra.0+0x4a>

080169f0 <_strtoul_r>:
 80169f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80169f2:	4c06      	ldr	r4, [pc, #24]	; (8016a0c <_strtoul_r+0x1c>)
 80169f4:	4d06      	ldr	r5, [pc, #24]	; (8016a10 <_strtoul_r+0x20>)
 80169f6:	6824      	ldr	r4, [r4, #0]
 80169f8:	6a24      	ldr	r4, [r4, #32]
 80169fa:	2c00      	cmp	r4, #0
 80169fc:	bf08      	it	eq
 80169fe:	462c      	moveq	r4, r5
 8016a00:	9400      	str	r4, [sp, #0]
 8016a02:	f7ff ff7b 	bl	80168fc <_strtoul_l.isra.0>
 8016a06:	b003      	add	sp, #12
 8016a08:	bd30      	pop	{r4, r5, pc}
 8016a0a:	bf00      	nop
 8016a0c:	20000e34 	.word	0x20000e34
 8016a10:	20000e98 	.word	0x20000e98

08016a14 <__submore>:
 8016a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a18:	460c      	mov	r4, r1
 8016a1a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016a1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016a20:	4299      	cmp	r1, r3
 8016a22:	d11d      	bne.n	8016a60 <__submore+0x4c>
 8016a24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016a28:	f7fb ff34 	bl	8012894 <_malloc_r>
 8016a2c:	b918      	cbnz	r0, 8016a36 <__submore+0x22>
 8016a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8016a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016a3a:	63a3      	str	r3, [r4, #56]	; 0x38
 8016a3c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016a40:	6360      	str	r0, [r4, #52]	; 0x34
 8016a42:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016a46:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016a4a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016a4e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016a52:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016a56:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016a5a:	6020      	str	r0, [r4, #0]
 8016a5c:	2000      	movs	r0, #0
 8016a5e:	e7e8      	b.n	8016a32 <__submore+0x1e>
 8016a60:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016a62:	0077      	lsls	r7, r6, #1
 8016a64:	463a      	mov	r2, r7
 8016a66:	f000 f81c 	bl	8016aa2 <_realloc_r>
 8016a6a:	4605      	mov	r5, r0
 8016a6c:	2800      	cmp	r0, #0
 8016a6e:	d0de      	beq.n	8016a2e <__submore+0x1a>
 8016a70:	eb00 0806 	add.w	r8, r0, r6
 8016a74:	4601      	mov	r1, r0
 8016a76:	4632      	mov	r2, r6
 8016a78:	4640      	mov	r0, r8
 8016a7a:	f7fb fe91 	bl	80127a0 <memcpy>
 8016a7e:	f8c4 8000 	str.w	r8, [r4]
 8016a82:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8016a86:	e7e9      	b.n	8016a5c <__submore+0x48>

08016a88 <__ascii_wctomb>:
 8016a88:	b149      	cbz	r1, 8016a9e <__ascii_wctomb+0x16>
 8016a8a:	2aff      	cmp	r2, #255	; 0xff
 8016a8c:	bf85      	ittet	hi
 8016a8e:	238a      	movhi	r3, #138	; 0x8a
 8016a90:	6003      	strhi	r3, [r0, #0]
 8016a92:	700a      	strbls	r2, [r1, #0]
 8016a94:	f04f 30ff 	movhi.w	r0, #4294967295
 8016a98:	bf98      	it	ls
 8016a9a:	2001      	movls	r0, #1
 8016a9c:	4770      	bx	lr
 8016a9e:	4608      	mov	r0, r1
 8016aa0:	4770      	bx	lr

08016aa2 <_realloc_r>:
 8016aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016aa4:	4607      	mov	r7, r0
 8016aa6:	4614      	mov	r4, r2
 8016aa8:	460e      	mov	r6, r1
 8016aaa:	b921      	cbnz	r1, 8016ab6 <_realloc_r+0x14>
 8016aac:	4611      	mov	r1, r2
 8016aae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016ab2:	f7fb beef 	b.w	8012894 <_malloc_r>
 8016ab6:	b922      	cbnz	r2, 8016ac2 <_realloc_r+0x20>
 8016ab8:	f7fb fe9e 	bl	80127f8 <_free_r>
 8016abc:	4625      	mov	r5, r4
 8016abe:	4628      	mov	r0, r5
 8016ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ac2:	f000 f814 	bl	8016aee <_malloc_usable_size_r>
 8016ac6:	42a0      	cmp	r0, r4
 8016ac8:	d20f      	bcs.n	8016aea <_realloc_r+0x48>
 8016aca:	4621      	mov	r1, r4
 8016acc:	4638      	mov	r0, r7
 8016ace:	f7fb fee1 	bl	8012894 <_malloc_r>
 8016ad2:	4605      	mov	r5, r0
 8016ad4:	2800      	cmp	r0, #0
 8016ad6:	d0f2      	beq.n	8016abe <_realloc_r+0x1c>
 8016ad8:	4631      	mov	r1, r6
 8016ada:	4622      	mov	r2, r4
 8016adc:	f7fb fe60 	bl	80127a0 <memcpy>
 8016ae0:	4631      	mov	r1, r6
 8016ae2:	4638      	mov	r0, r7
 8016ae4:	f7fb fe88 	bl	80127f8 <_free_r>
 8016ae8:	e7e9      	b.n	8016abe <_realloc_r+0x1c>
 8016aea:	4635      	mov	r5, r6
 8016aec:	e7e7      	b.n	8016abe <_realloc_r+0x1c>

08016aee <_malloc_usable_size_r>:
 8016aee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016af2:	1f18      	subs	r0, r3, #4
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	bfbc      	itt	lt
 8016af8:	580b      	ldrlt	r3, [r1, r0]
 8016afa:	18c0      	addlt	r0, r0, r3
 8016afc:	4770      	bx	lr
	...

08016b00 <ceil>:
 8016b00:	ec51 0b10 	vmov	r0, r1, d0
 8016b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b08:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8016b0c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8016b10:	2e13      	cmp	r6, #19
 8016b12:	460c      	mov	r4, r1
 8016b14:	ee10 5a10 	vmov	r5, s0
 8016b18:	4680      	mov	r8, r0
 8016b1a:	dc30      	bgt.n	8016b7e <ceil+0x7e>
 8016b1c:	2e00      	cmp	r6, #0
 8016b1e:	da12      	bge.n	8016b46 <ceil+0x46>
 8016b20:	a333      	add	r3, pc, #204	; (adr r3, 8016bf0 <ceil+0xf0>)
 8016b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b26:	f7e9 fbc1 	bl	80002ac <__adddf3>
 8016b2a:	2200      	movs	r2, #0
 8016b2c:	2300      	movs	r3, #0
 8016b2e:	f7ea f803 	bl	8000b38 <__aeabi_dcmpgt>
 8016b32:	b128      	cbz	r0, 8016b40 <ceil+0x40>
 8016b34:	2c00      	cmp	r4, #0
 8016b36:	db55      	blt.n	8016be4 <ceil+0xe4>
 8016b38:	432c      	orrs	r4, r5
 8016b3a:	d057      	beq.n	8016bec <ceil+0xec>
 8016b3c:	4c2e      	ldr	r4, [pc, #184]	; (8016bf8 <ceil+0xf8>)
 8016b3e:	2500      	movs	r5, #0
 8016b40:	4621      	mov	r1, r4
 8016b42:	4628      	mov	r0, r5
 8016b44:	e025      	b.n	8016b92 <ceil+0x92>
 8016b46:	4f2d      	ldr	r7, [pc, #180]	; (8016bfc <ceil+0xfc>)
 8016b48:	4137      	asrs	r7, r6
 8016b4a:	ea01 0307 	and.w	r3, r1, r7
 8016b4e:	4303      	orrs	r3, r0
 8016b50:	d01f      	beq.n	8016b92 <ceil+0x92>
 8016b52:	a327      	add	r3, pc, #156	; (adr r3, 8016bf0 <ceil+0xf0>)
 8016b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b58:	f7e9 fba8 	bl	80002ac <__adddf3>
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	2300      	movs	r3, #0
 8016b60:	f7e9 ffea 	bl	8000b38 <__aeabi_dcmpgt>
 8016b64:	2800      	cmp	r0, #0
 8016b66:	d0eb      	beq.n	8016b40 <ceil+0x40>
 8016b68:	2c00      	cmp	r4, #0
 8016b6a:	bfc2      	ittt	gt
 8016b6c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8016b70:	fa43 f606 	asrgt.w	r6, r3, r6
 8016b74:	19a4      	addgt	r4, r4, r6
 8016b76:	ea24 0407 	bic.w	r4, r4, r7
 8016b7a:	2500      	movs	r5, #0
 8016b7c:	e7e0      	b.n	8016b40 <ceil+0x40>
 8016b7e:	2e33      	cmp	r6, #51	; 0x33
 8016b80:	dd0b      	ble.n	8016b9a <ceil+0x9a>
 8016b82:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8016b86:	d104      	bne.n	8016b92 <ceil+0x92>
 8016b88:	ee10 2a10 	vmov	r2, s0
 8016b8c:	460b      	mov	r3, r1
 8016b8e:	f7e9 fb8d 	bl	80002ac <__adddf3>
 8016b92:	ec41 0b10 	vmov	d0, r0, r1
 8016b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b9a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8016b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8016ba2:	fa23 f707 	lsr.w	r7, r3, r7
 8016ba6:	4207      	tst	r7, r0
 8016ba8:	d0f3      	beq.n	8016b92 <ceil+0x92>
 8016baa:	a311      	add	r3, pc, #68	; (adr r3, 8016bf0 <ceil+0xf0>)
 8016bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bb0:	f7e9 fb7c 	bl	80002ac <__adddf3>
 8016bb4:	2200      	movs	r2, #0
 8016bb6:	2300      	movs	r3, #0
 8016bb8:	f7e9 ffbe 	bl	8000b38 <__aeabi_dcmpgt>
 8016bbc:	2800      	cmp	r0, #0
 8016bbe:	d0bf      	beq.n	8016b40 <ceil+0x40>
 8016bc0:	2c00      	cmp	r4, #0
 8016bc2:	dd02      	ble.n	8016bca <ceil+0xca>
 8016bc4:	2e14      	cmp	r6, #20
 8016bc6:	d103      	bne.n	8016bd0 <ceil+0xd0>
 8016bc8:	3401      	adds	r4, #1
 8016bca:	ea25 0507 	bic.w	r5, r5, r7
 8016bce:	e7b7      	b.n	8016b40 <ceil+0x40>
 8016bd0:	2301      	movs	r3, #1
 8016bd2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8016bd6:	fa03 f606 	lsl.w	r6, r3, r6
 8016bda:	4435      	add	r5, r6
 8016bdc:	4545      	cmp	r5, r8
 8016bde:	bf38      	it	cc
 8016be0:	18e4      	addcc	r4, r4, r3
 8016be2:	e7f2      	b.n	8016bca <ceil+0xca>
 8016be4:	2500      	movs	r5, #0
 8016be6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8016bea:	e7a9      	b.n	8016b40 <ceil+0x40>
 8016bec:	4625      	mov	r5, r4
 8016bee:	e7a7      	b.n	8016b40 <ceil+0x40>
 8016bf0:	8800759c 	.word	0x8800759c
 8016bf4:	7e37e43c 	.word	0x7e37e43c
 8016bf8:	3ff00000 	.word	0x3ff00000
 8016bfc:	000fffff 	.word	0x000fffff

08016c00 <cos>:
 8016c00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c02:	ec51 0b10 	vmov	r0, r1, d0
 8016c06:	4a1e      	ldr	r2, [pc, #120]	; (8016c80 <cos+0x80>)
 8016c08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016c0c:	4293      	cmp	r3, r2
 8016c0e:	dc06      	bgt.n	8016c1e <cos+0x1e>
 8016c10:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8016c78 <cos+0x78>
 8016c14:	f000 fca0 	bl	8017558 <__kernel_cos>
 8016c18:	ec51 0b10 	vmov	r0, r1, d0
 8016c1c:	e007      	b.n	8016c2e <cos+0x2e>
 8016c1e:	4a19      	ldr	r2, [pc, #100]	; (8016c84 <cos+0x84>)
 8016c20:	4293      	cmp	r3, r2
 8016c22:	dd09      	ble.n	8016c38 <cos+0x38>
 8016c24:	ee10 2a10 	vmov	r2, s0
 8016c28:	460b      	mov	r3, r1
 8016c2a:	f7e9 fb3d 	bl	80002a8 <__aeabi_dsub>
 8016c2e:	ec41 0b10 	vmov	d0, r0, r1
 8016c32:	b005      	add	sp, #20
 8016c34:	f85d fb04 	ldr.w	pc, [sp], #4
 8016c38:	4668      	mov	r0, sp
 8016c3a:	f000 f9e9 	bl	8017010 <__ieee754_rem_pio2>
 8016c3e:	f000 0003 	and.w	r0, r0, #3
 8016c42:	2801      	cmp	r0, #1
 8016c44:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016c48:	ed9d 0b00 	vldr	d0, [sp]
 8016c4c:	d007      	beq.n	8016c5e <cos+0x5e>
 8016c4e:	2802      	cmp	r0, #2
 8016c50:	d00e      	beq.n	8016c70 <cos+0x70>
 8016c52:	2800      	cmp	r0, #0
 8016c54:	d0de      	beq.n	8016c14 <cos+0x14>
 8016c56:	2001      	movs	r0, #1
 8016c58:	f001 f886 	bl	8017d68 <__kernel_sin>
 8016c5c:	e7dc      	b.n	8016c18 <cos+0x18>
 8016c5e:	f001 f883 	bl	8017d68 <__kernel_sin>
 8016c62:	ec53 2b10 	vmov	r2, r3, d0
 8016c66:	ee10 0a10 	vmov	r0, s0
 8016c6a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8016c6e:	e7de      	b.n	8016c2e <cos+0x2e>
 8016c70:	f000 fc72 	bl	8017558 <__kernel_cos>
 8016c74:	e7f5      	b.n	8016c62 <cos+0x62>
 8016c76:	bf00      	nop
	...
 8016c80:	3fe921fb 	.word	0x3fe921fb
 8016c84:	7fefffff 	.word	0x7fefffff

08016c88 <sin>:
 8016c88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c8a:	ec51 0b10 	vmov	r0, r1, d0
 8016c8e:	4a20      	ldr	r2, [pc, #128]	; (8016d10 <sin+0x88>)
 8016c90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016c94:	4293      	cmp	r3, r2
 8016c96:	dc07      	bgt.n	8016ca8 <sin+0x20>
 8016c98:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8016d08 <sin+0x80>
 8016c9c:	2000      	movs	r0, #0
 8016c9e:	f001 f863 	bl	8017d68 <__kernel_sin>
 8016ca2:	ec51 0b10 	vmov	r0, r1, d0
 8016ca6:	e007      	b.n	8016cb8 <sin+0x30>
 8016ca8:	4a1a      	ldr	r2, [pc, #104]	; (8016d14 <sin+0x8c>)
 8016caa:	4293      	cmp	r3, r2
 8016cac:	dd09      	ble.n	8016cc2 <sin+0x3a>
 8016cae:	ee10 2a10 	vmov	r2, s0
 8016cb2:	460b      	mov	r3, r1
 8016cb4:	f7e9 faf8 	bl	80002a8 <__aeabi_dsub>
 8016cb8:	ec41 0b10 	vmov	d0, r0, r1
 8016cbc:	b005      	add	sp, #20
 8016cbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8016cc2:	4668      	mov	r0, sp
 8016cc4:	f000 f9a4 	bl	8017010 <__ieee754_rem_pio2>
 8016cc8:	f000 0003 	and.w	r0, r0, #3
 8016ccc:	2801      	cmp	r0, #1
 8016cce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016cd2:	ed9d 0b00 	vldr	d0, [sp]
 8016cd6:	d004      	beq.n	8016ce2 <sin+0x5a>
 8016cd8:	2802      	cmp	r0, #2
 8016cda:	d005      	beq.n	8016ce8 <sin+0x60>
 8016cdc:	b970      	cbnz	r0, 8016cfc <sin+0x74>
 8016cde:	2001      	movs	r0, #1
 8016ce0:	e7dd      	b.n	8016c9e <sin+0x16>
 8016ce2:	f000 fc39 	bl	8017558 <__kernel_cos>
 8016ce6:	e7dc      	b.n	8016ca2 <sin+0x1a>
 8016ce8:	2001      	movs	r0, #1
 8016cea:	f001 f83d 	bl	8017d68 <__kernel_sin>
 8016cee:	ec53 2b10 	vmov	r2, r3, d0
 8016cf2:	ee10 0a10 	vmov	r0, s0
 8016cf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8016cfa:	e7dd      	b.n	8016cb8 <sin+0x30>
 8016cfc:	f000 fc2c 	bl	8017558 <__kernel_cos>
 8016d00:	e7f5      	b.n	8016cee <sin+0x66>
 8016d02:	bf00      	nop
 8016d04:	f3af 8000 	nop.w
	...
 8016d10:	3fe921fb 	.word	0x3fe921fb
 8016d14:	7fefffff 	.word	0x7fefffff

08016d18 <ceilf>:
 8016d18:	ee10 3a10 	vmov	r3, s0
 8016d1c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8016d20:	0dca      	lsrs	r2, r1, #23
 8016d22:	3a7f      	subs	r2, #127	; 0x7f
 8016d24:	2a16      	cmp	r2, #22
 8016d26:	dc2a      	bgt.n	8016d7e <ceilf+0x66>
 8016d28:	2a00      	cmp	r2, #0
 8016d2a:	da11      	bge.n	8016d50 <ceilf+0x38>
 8016d2c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8016d90 <ceilf+0x78>
 8016d30:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016d34:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d3c:	dd05      	ble.n	8016d4a <ceilf+0x32>
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	db23      	blt.n	8016d8a <ceilf+0x72>
 8016d42:	2900      	cmp	r1, #0
 8016d44:	bf18      	it	ne
 8016d46:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8016d4a:	ee00 3a10 	vmov	s0, r3
 8016d4e:	4770      	bx	lr
 8016d50:	4910      	ldr	r1, [pc, #64]	; (8016d94 <ceilf+0x7c>)
 8016d52:	4111      	asrs	r1, r2
 8016d54:	420b      	tst	r3, r1
 8016d56:	d0fa      	beq.n	8016d4e <ceilf+0x36>
 8016d58:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8016d90 <ceilf+0x78>
 8016d5c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016d60:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d68:	ddef      	ble.n	8016d4a <ceilf+0x32>
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	bfc2      	ittt	gt
 8016d6e:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8016d72:	fa40 f202 	asrgt.w	r2, r0, r2
 8016d76:	189b      	addgt	r3, r3, r2
 8016d78:	ea23 0301 	bic.w	r3, r3, r1
 8016d7c:	e7e5      	b.n	8016d4a <ceilf+0x32>
 8016d7e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8016d82:	d3e4      	bcc.n	8016d4e <ceilf+0x36>
 8016d84:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016d88:	4770      	bx	lr
 8016d8a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8016d8e:	e7dc      	b.n	8016d4a <ceilf+0x32>
 8016d90:	7149f2ca 	.word	0x7149f2ca
 8016d94:	007fffff 	.word	0x007fffff

08016d98 <atan2>:
 8016d98:	f000 b85a 	b.w	8016e50 <__ieee754_atan2>

08016d9c <sqrt>:
 8016d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016da0:	ed2d 8b02 	vpush	{d8}
 8016da4:	b08b      	sub	sp, #44	; 0x2c
 8016da6:	ec55 4b10 	vmov	r4, r5, d0
 8016daa:	f000 fb23 	bl	80173f4 <__ieee754_sqrt>
 8016dae:	4b26      	ldr	r3, [pc, #152]	; (8016e48 <sqrt+0xac>)
 8016db0:	eeb0 8a40 	vmov.f32	s16, s0
 8016db4:	eef0 8a60 	vmov.f32	s17, s1
 8016db8:	f993 6000 	ldrsb.w	r6, [r3]
 8016dbc:	1c73      	adds	r3, r6, #1
 8016dbe:	d02a      	beq.n	8016e16 <sqrt+0x7a>
 8016dc0:	4622      	mov	r2, r4
 8016dc2:	462b      	mov	r3, r5
 8016dc4:	4620      	mov	r0, r4
 8016dc6:	4629      	mov	r1, r5
 8016dc8:	f7e9 fec0 	bl	8000b4c <__aeabi_dcmpun>
 8016dcc:	4607      	mov	r7, r0
 8016dce:	bb10      	cbnz	r0, 8016e16 <sqrt+0x7a>
 8016dd0:	f04f 0800 	mov.w	r8, #0
 8016dd4:	f04f 0900 	mov.w	r9, #0
 8016dd8:	4642      	mov	r2, r8
 8016dda:	464b      	mov	r3, r9
 8016ddc:	4620      	mov	r0, r4
 8016dde:	4629      	mov	r1, r5
 8016de0:	f7e9 fe8c 	bl	8000afc <__aeabi_dcmplt>
 8016de4:	b1b8      	cbz	r0, 8016e16 <sqrt+0x7a>
 8016de6:	2301      	movs	r3, #1
 8016de8:	9300      	str	r3, [sp, #0]
 8016dea:	4b18      	ldr	r3, [pc, #96]	; (8016e4c <sqrt+0xb0>)
 8016dec:	9301      	str	r3, [sp, #4]
 8016dee:	9708      	str	r7, [sp, #32]
 8016df0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8016df4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8016df8:	b9b6      	cbnz	r6, 8016e28 <sqrt+0x8c>
 8016dfa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8016dfe:	4668      	mov	r0, sp
 8016e00:	f001 fa9e 	bl	8018340 <matherr>
 8016e04:	b1d0      	cbz	r0, 8016e3c <sqrt+0xa0>
 8016e06:	9b08      	ldr	r3, [sp, #32]
 8016e08:	b11b      	cbz	r3, 8016e12 <sqrt+0x76>
 8016e0a:	f7fb fc8f 	bl	801272c <__errno>
 8016e0e:	9b08      	ldr	r3, [sp, #32]
 8016e10:	6003      	str	r3, [r0, #0]
 8016e12:	ed9d 8b06 	vldr	d8, [sp, #24]
 8016e16:	eeb0 0a48 	vmov.f32	s0, s16
 8016e1a:	eef0 0a68 	vmov.f32	s1, s17
 8016e1e:	b00b      	add	sp, #44	; 0x2c
 8016e20:	ecbd 8b02 	vpop	{d8}
 8016e24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e28:	4642      	mov	r2, r8
 8016e2a:	464b      	mov	r3, r9
 8016e2c:	4640      	mov	r0, r8
 8016e2e:	4649      	mov	r1, r9
 8016e30:	f7e9 fd1c 	bl	800086c <__aeabi_ddiv>
 8016e34:	2e02      	cmp	r6, #2
 8016e36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016e3a:	d1e0      	bne.n	8016dfe <sqrt+0x62>
 8016e3c:	f7fb fc76 	bl	801272c <__errno>
 8016e40:	2321      	movs	r3, #33	; 0x21
 8016e42:	6003      	str	r3, [r0, #0]
 8016e44:	e7df      	b.n	8016e06 <sqrt+0x6a>
 8016e46:	bf00      	nop
 8016e48:	20001004 	.word	0x20001004
 8016e4c:	08018ca4 	.word	0x08018ca4

08016e50 <__ieee754_atan2>:
 8016e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e54:	ec57 6b11 	vmov	r6, r7, d1
 8016e58:	4273      	negs	r3, r6
 8016e5a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8016e5e:	4333      	orrs	r3, r6
 8016e60:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8017008 <__ieee754_atan2+0x1b8>
 8016e64:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8016e68:	4573      	cmp	r3, lr
 8016e6a:	ec51 0b10 	vmov	r0, r1, d0
 8016e6e:	ee11 8a10 	vmov	r8, s2
 8016e72:	d80a      	bhi.n	8016e8a <__ieee754_atan2+0x3a>
 8016e74:	4244      	negs	r4, r0
 8016e76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016e7a:	4304      	orrs	r4, r0
 8016e7c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8016e80:	4574      	cmp	r4, lr
 8016e82:	468c      	mov	ip, r1
 8016e84:	ee10 9a10 	vmov	r9, s0
 8016e88:	d907      	bls.n	8016e9a <__ieee754_atan2+0x4a>
 8016e8a:	4632      	mov	r2, r6
 8016e8c:	463b      	mov	r3, r7
 8016e8e:	f7e9 fa0d 	bl	80002ac <__adddf3>
 8016e92:	ec41 0b10 	vmov	d0, r0, r1
 8016e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e9a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8016e9e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8016ea2:	4334      	orrs	r4, r6
 8016ea4:	d103      	bne.n	8016eae <__ieee754_atan2+0x5e>
 8016ea6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016eaa:	f001 b819 	b.w	8017ee0 <atan>
 8016eae:	17bc      	asrs	r4, r7, #30
 8016eb0:	f004 0402 	and.w	r4, r4, #2
 8016eb4:	ea53 0909 	orrs.w	r9, r3, r9
 8016eb8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8016ebc:	d107      	bne.n	8016ece <__ieee754_atan2+0x7e>
 8016ebe:	2c02      	cmp	r4, #2
 8016ec0:	d073      	beq.n	8016faa <__ieee754_atan2+0x15a>
 8016ec2:	2c03      	cmp	r4, #3
 8016ec4:	d1e5      	bne.n	8016e92 <__ieee754_atan2+0x42>
 8016ec6:	a13e      	add	r1, pc, #248	; (adr r1, 8016fc0 <__ieee754_atan2+0x170>)
 8016ec8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ecc:	e7e1      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016ece:	ea52 0808 	orrs.w	r8, r2, r8
 8016ed2:	d106      	bne.n	8016ee2 <__ieee754_atan2+0x92>
 8016ed4:	f1bc 0f00 	cmp.w	ip, #0
 8016ed8:	da6b      	bge.n	8016fb2 <__ieee754_atan2+0x162>
 8016eda:	a13b      	add	r1, pc, #236	; (adr r1, 8016fc8 <__ieee754_atan2+0x178>)
 8016edc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ee0:	e7d7      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016ee2:	4572      	cmp	r2, lr
 8016ee4:	d120      	bne.n	8016f28 <__ieee754_atan2+0xd8>
 8016ee6:	4293      	cmp	r3, r2
 8016ee8:	d111      	bne.n	8016f0e <__ieee754_atan2+0xbe>
 8016eea:	2c02      	cmp	r4, #2
 8016eec:	d007      	beq.n	8016efe <__ieee754_atan2+0xae>
 8016eee:	2c03      	cmp	r4, #3
 8016ef0:	d009      	beq.n	8016f06 <__ieee754_atan2+0xb6>
 8016ef2:	2c01      	cmp	r4, #1
 8016ef4:	d155      	bne.n	8016fa2 <__ieee754_atan2+0x152>
 8016ef6:	a136      	add	r1, pc, #216	; (adr r1, 8016fd0 <__ieee754_atan2+0x180>)
 8016ef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016efc:	e7c9      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016efe:	a136      	add	r1, pc, #216	; (adr r1, 8016fd8 <__ieee754_atan2+0x188>)
 8016f00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f04:	e7c5      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016f06:	a136      	add	r1, pc, #216	; (adr r1, 8016fe0 <__ieee754_atan2+0x190>)
 8016f08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f0c:	e7c1      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016f0e:	2c02      	cmp	r4, #2
 8016f10:	d04b      	beq.n	8016faa <__ieee754_atan2+0x15a>
 8016f12:	2c03      	cmp	r4, #3
 8016f14:	d0d7      	beq.n	8016ec6 <__ieee754_atan2+0x76>
 8016f16:	2c01      	cmp	r4, #1
 8016f18:	f04f 0000 	mov.w	r0, #0
 8016f1c:	d102      	bne.n	8016f24 <__ieee754_atan2+0xd4>
 8016f1e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8016f22:	e7b6      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016f24:	2100      	movs	r1, #0
 8016f26:	e7b4      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016f28:	4573      	cmp	r3, lr
 8016f2a:	d0d3      	beq.n	8016ed4 <__ieee754_atan2+0x84>
 8016f2c:	1a9b      	subs	r3, r3, r2
 8016f2e:	151b      	asrs	r3, r3, #20
 8016f30:	2b3c      	cmp	r3, #60	; 0x3c
 8016f32:	dc1e      	bgt.n	8016f72 <__ieee754_atan2+0x122>
 8016f34:	2f00      	cmp	r7, #0
 8016f36:	da01      	bge.n	8016f3c <__ieee754_atan2+0xec>
 8016f38:	333c      	adds	r3, #60	; 0x3c
 8016f3a:	db1e      	blt.n	8016f7a <__ieee754_atan2+0x12a>
 8016f3c:	4632      	mov	r2, r6
 8016f3e:	463b      	mov	r3, r7
 8016f40:	f7e9 fc94 	bl	800086c <__aeabi_ddiv>
 8016f44:	ec41 0b10 	vmov	d0, r0, r1
 8016f48:	f001 f96a 	bl	8018220 <fabs>
 8016f4c:	f000 ffc8 	bl	8017ee0 <atan>
 8016f50:	ec51 0b10 	vmov	r0, r1, d0
 8016f54:	2c01      	cmp	r4, #1
 8016f56:	d013      	beq.n	8016f80 <__ieee754_atan2+0x130>
 8016f58:	2c02      	cmp	r4, #2
 8016f5a:	d015      	beq.n	8016f88 <__ieee754_atan2+0x138>
 8016f5c:	2c00      	cmp	r4, #0
 8016f5e:	d098      	beq.n	8016e92 <__ieee754_atan2+0x42>
 8016f60:	a321      	add	r3, pc, #132	; (adr r3, 8016fe8 <__ieee754_atan2+0x198>)
 8016f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f66:	f7e9 f99f 	bl	80002a8 <__aeabi_dsub>
 8016f6a:	a321      	add	r3, pc, #132	; (adr r3, 8016ff0 <__ieee754_atan2+0x1a0>)
 8016f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f70:	e014      	b.n	8016f9c <__ieee754_atan2+0x14c>
 8016f72:	a121      	add	r1, pc, #132	; (adr r1, 8016ff8 <__ieee754_atan2+0x1a8>)
 8016f74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f78:	e7ec      	b.n	8016f54 <__ieee754_atan2+0x104>
 8016f7a:	2000      	movs	r0, #0
 8016f7c:	2100      	movs	r1, #0
 8016f7e:	e7e9      	b.n	8016f54 <__ieee754_atan2+0x104>
 8016f80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016f84:	4619      	mov	r1, r3
 8016f86:	e784      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016f88:	a317      	add	r3, pc, #92	; (adr r3, 8016fe8 <__ieee754_atan2+0x198>)
 8016f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f8e:	f7e9 f98b 	bl	80002a8 <__aeabi_dsub>
 8016f92:	4602      	mov	r2, r0
 8016f94:	460b      	mov	r3, r1
 8016f96:	a116      	add	r1, pc, #88	; (adr r1, 8016ff0 <__ieee754_atan2+0x1a0>)
 8016f98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f9c:	f7e9 f984 	bl	80002a8 <__aeabi_dsub>
 8016fa0:	e777      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016fa2:	a117      	add	r1, pc, #92	; (adr r1, 8017000 <__ieee754_atan2+0x1b0>)
 8016fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fa8:	e773      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016faa:	a111      	add	r1, pc, #68	; (adr r1, 8016ff0 <__ieee754_atan2+0x1a0>)
 8016fac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fb0:	e76f      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016fb2:	a111      	add	r1, pc, #68	; (adr r1, 8016ff8 <__ieee754_atan2+0x1a8>)
 8016fb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fb8:	e76b      	b.n	8016e92 <__ieee754_atan2+0x42>
 8016fba:	bf00      	nop
 8016fbc:	f3af 8000 	nop.w
 8016fc0:	54442d18 	.word	0x54442d18
 8016fc4:	c00921fb 	.word	0xc00921fb
 8016fc8:	54442d18 	.word	0x54442d18
 8016fcc:	bff921fb 	.word	0xbff921fb
 8016fd0:	54442d18 	.word	0x54442d18
 8016fd4:	bfe921fb 	.word	0xbfe921fb
 8016fd8:	7f3321d2 	.word	0x7f3321d2
 8016fdc:	4002d97c 	.word	0x4002d97c
 8016fe0:	7f3321d2 	.word	0x7f3321d2
 8016fe4:	c002d97c 	.word	0xc002d97c
 8016fe8:	33145c07 	.word	0x33145c07
 8016fec:	3ca1a626 	.word	0x3ca1a626
 8016ff0:	54442d18 	.word	0x54442d18
 8016ff4:	400921fb 	.word	0x400921fb
 8016ff8:	54442d18 	.word	0x54442d18
 8016ffc:	3ff921fb 	.word	0x3ff921fb
 8017000:	54442d18 	.word	0x54442d18
 8017004:	3fe921fb 	.word	0x3fe921fb
 8017008:	7ff00000 	.word	0x7ff00000
 801700c:	00000000 	.word	0x00000000

08017010 <__ieee754_rem_pio2>:
 8017010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017014:	ec57 6b10 	vmov	r6, r7, d0
 8017018:	4bc3      	ldr	r3, [pc, #780]	; (8017328 <__ieee754_rem_pio2+0x318>)
 801701a:	b08d      	sub	sp, #52	; 0x34
 801701c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8017020:	4598      	cmp	r8, r3
 8017022:	4604      	mov	r4, r0
 8017024:	9704      	str	r7, [sp, #16]
 8017026:	dc07      	bgt.n	8017038 <__ieee754_rem_pio2+0x28>
 8017028:	2200      	movs	r2, #0
 801702a:	2300      	movs	r3, #0
 801702c:	ed84 0b00 	vstr	d0, [r4]
 8017030:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8017034:	2500      	movs	r5, #0
 8017036:	e027      	b.n	8017088 <__ieee754_rem_pio2+0x78>
 8017038:	4bbc      	ldr	r3, [pc, #752]	; (801732c <__ieee754_rem_pio2+0x31c>)
 801703a:	4598      	cmp	r8, r3
 801703c:	dc75      	bgt.n	801712a <__ieee754_rem_pio2+0x11a>
 801703e:	9b04      	ldr	r3, [sp, #16]
 8017040:	4dbb      	ldr	r5, [pc, #748]	; (8017330 <__ieee754_rem_pio2+0x320>)
 8017042:	2b00      	cmp	r3, #0
 8017044:	ee10 0a10 	vmov	r0, s0
 8017048:	a3a9      	add	r3, pc, #676	; (adr r3, 80172f0 <__ieee754_rem_pio2+0x2e0>)
 801704a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801704e:	4639      	mov	r1, r7
 8017050:	dd36      	ble.n	80170c0 <__ieee754_rem_pio2+0xb0>
 8017052:	f7e9 f929 	bl	80002a8 <__aeabi_dsub>
 8017056:	45a8      	cmp	r8, r5
 8017058:	4606      	mov	r6, r0
 801705a:	460f      	mov	r7, r1
 801705c:	d018      	beq.n	8017090 <__ieee754_rem_pio2+0x80>
 801705e:	a3a6      	add	r3, pc, #664	; (adr r3, 80172f8 <__ieee754_rem_pio2+0x2e8>)
 8017060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017064:	f7e9 f920 	bl	80002a8 <__aeabi_dsub>
 8017068:	4602      	mov	r2, r0
 801706a:	460b      	mov	r3, r1
 801706c:	e9c4 2300 	strd	r2, r3, [r4]
 8017070:	4630      	mov	r0, r6
 8017072:	4639      	mov	r1, r7
 8017074:	f7e9 f918 	bl	80002a8 <__aeabi_dsub>
 8017078:	a39f      	add	r3, pc, #636	; (adr r3, 80172f8 <__ieee754_rem_pio2+0x2e8>)
 801707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801707e:	f7e9 f913 	bl	80002a8 <__aeabi_dsub>
 8017082:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8017086:	2501      	movs	r5, #1
 8017088:	4628      	mov	r0, r5
 801708a:	b00d      	add	sp, #52	; 0x34
 801708c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017090:	a39b      	add	r3, pc, #620	; (adr r3, 8017300 <__ieee754_rem_pio2+0x2f0>)
 8017092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017096:	f7e9 f907 	bl	80002a8 <__aeabi_dsub>
 801709a:	a39b      	add	r3, pc, #620	; (adr r3, 8017308 <__ieee754_rem_pio2+0x2f8>)
 801709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170a0:	4606      	mov	r6, r0
 80170a2:	460f      	mov	r7, r1
 80170a4:	f7e9 f900 	bl	80002a8 <__aeabi_dsub>
 80170a8:	4602      	mov	r2, r0
 80170aa:	460b      	mov	r3, r1
 80170ac:	e9c4 2300 	strd	r2, r3, [r4]
 80170b0:	4630      	mov	r0, r6
 80170b2:	4639      	mov	r1, r7
 80170b4:	f7e9 f8f8 	bl	80002a8 <__aeabi_dsub>
 80170b8:	a393      	add	r3, pc, #588	; (adr r3, 8017308 <__ieee754_rem_pio2+0x2f8>)
 80170ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170be:	e7de      	b.n	801707e <__ieee754_rem_pio2+0x6e>
 80170c0:	f7e9 f8f4 	bl	80002ac <__adddf3>
 80170c4:	45a8      	cmp	r8, r5
 80170c6:	4606      	mov	r6, r0
 80170c8:	460f      	mov	r7, r1
 80170ca:	d016      	beq.n	80170fa <__ieee754_rem_pio2+0xea>
 80170cc:	a38a      	add	r3, pc, #552	; (adr r3, 80172f8 <__ieee754_rem_pio2+0x2e8>)
 80170ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170d2:	f7e9 f8eb 	bl	80002ac <__adddf3>
 80170d6:	4602      	mov	r2, r0
 80170d8:	460b      	mov	r3, r1
 80170da:	e9c4 2300 	strd	r2, r3, [r4]
 80170de:	4630      	mov	r0, r6
 80170e0:	4639      	mov	r1, r7
 80170e2:	f7e9 f8e1 	bl	80002a8 <__aeabi_dsub>
 80170e6:	a384      	add	r3, pc, #528	; (adr r3, 80172f8 <__ieee754_rem_pio2+0x2e8>)
 80170e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170ec:	f7e9 f8de 	bl	80002ac <__adddf3>
 80170f0:	f04f 35ff 	mov.w	r5, #4294967295
 80170f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80170f8:	e7c6      	b.n	8017088 <__ieee754_rem_pio2+0x78>
 80170fa:	a381      	add	r3, pc, #516	; (adr r3, 8017300 <__ieee754_rem_pio2+0x2f0>)
 80170fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017100:	f7e9 f8d4 	bl	80002ac <__adddf3>
 8017104:	a380      	add	r3, pc, #512	; (adr r3, 8017308 <__ieee754_rem_pio2+0x2f8>)
 8017106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801710a:	4606      	mov	r6, r0
 801710c:	460f      	mov	r7, r1
 801710e:	f7e9 f8cd 	bl	80002ac <__adddf3>
 8017112:	4602      	mov	r2, r0
 8017114:	460b      	mov	r3, r1
 8017116:	e9c4 2300 	strd	r2, r3, [r4]
 801711a:	4630      	mov	r0, r6
 801711c:	4639      	mov	r1, r7
 801711e:	f7e9 f8c3 	bl	80002a8 <__aeabi_dsub>
 8017122:	a379      	add	r3, pc, #484	; (adr r3, 8017308 <__ieee754_rem_pio2+0x2f8>)
 8017124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017128:	e7e0      	b.n	80170ec <__ieee754_rem_pio2+0xdc>
 801712a:	4b82      	ldr	r3, [pc, #520]	; (8017334 <__ieee754_rem_pio2+0x324>)
 801712c:	4598      	cmp	r8, r3
 801712e:	f300 80d0 	bgt.w	80172d2 <__ieee754_rem_pio2+0x2c2>
 8017132:	f001 f875 	bl	8018220 <fabs>
 8017136:	ec57 6b10 	vmov	r6, r7, d0
 801713a:	ee10 0a10 	vmov	r0, s0
 801713e:	a374      	add	r3, pc, #464	; (adr r3, 8017310 <__ieee754_rem_pio2+0x300>)
 8017140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017144:	4639      	mov	r1, r7
 8017146:	f7e9 fa67 	bl	8000618 <__aeabi_dmul>
 801714a:	2200      	movs	r2, #0
 801714c:	4b7a      	ldr	r3, [pc, #488]	; (8017338 <__ieee754_rem_pio2+0x328>)
 801714e:	f7e9 f8ad 	bl	80002ac <__adddf3>
 8017152:	f7e9 fd11 	bl	8000b78 <__aeabi_d2iz>
 8017156:	4605      	mov	r5, r0
 8017158:	f7e9 f9f4 	bl	8000544 <__aeabi_i2d>
 801715c:	a364      	add	r3, pc, #400	; (adr r3, 80172f0 <__ieee754_rem_pio2+0x2e0>)
 801715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017166:	f7e9 fa57 	bl	8000618 <__aeabi_dmul>
 801716a:	4602      	mov	r2, r0
 801716c:	460b      	mov	r3, r1
 801716e:	4630      	mov	r0, r6
 8017170:	4639      	mov	r1, r7
 8017172:	f7e9 f899 	bl	80002a8 <__aeabi_dsub>
 8017176:	a360      	add	r3, pc, #384	; (adr r3, 80172f8 <__ieee754_rem_pio2+0x2e8>)
 8017178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801717c:	4682      	mov	sl, r0
 801717e:	468b      	mov	fp, r1
 8017180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017184:	f7e9 fa48 	bl	8000618 <__aeabi_dmul>
 8017188:	2d1f      	cmp	r5, #31
 801718a:	4606      	mov	r6, r0
 801718c:	460f      	mov	r7, r1
 801718e:	dc0c      	bgt.n	80171aa <__ieee754_rem_pio2+0x19a>
 8017190:	1e6a      	subs	r2, r5, #1
 8017192:	4b6a      	ldr	r3, [pc, #424]	; (801733c <__ieee754_rem_pio2+0x32c>)
 8017194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017198:	4543      	cmp	r3, r8
 801719a:	d006      	beq.n	80171aa <__ieee754_rem_pio2+0x19a>
 801719c:	4632      	mov	r2, r6
 801719e:	463b      	mov	r3, r7
 80171a0:	4650      	mov	r0, sl
 80171a2:	4659      	mov	r1, fp
 80171a4:	f7e9 f880 	bl	80002a8 <__aeabi_dsub>
 80171a8:	e00e      	b.n	80171c8 <__ieee754_rem_pio2+0x1b8>
 80171aa:	4632      	mov	r2, r6
 80171ac:	463b      	mov	r3, r7
 80171ae:	4650      	mov	r0, sl
 80171b0:	4659      	mov	r1, fp
 80171b2:	f7e9 f879 	bl	80002a8 <__aeabi_dsub>
 80171b6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80171ba:	9305      	str	r3, [sp, #20]
 80171bc:	9a05      	ldr	r2, [sp, #20]
 80171be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80171c2:	1ad3      	subs	r3, r2, r3
 80171c4:	2b10      	cmp	r3, #16
 80171c6:	dc02      	bgt.n	80171ce <__ieee754_rem_pio2+0x1be>
 80171c8:	e9c4 0100 	strd	r0, r1, [r4]
 80171cc:	e039      	b.n	8017242 <__ieee754_rem_pio2+0x232>
 80171ce:	a34c      	add	r3, pc, #304	; (adr r3, 8017300 <__ieee754_rem_pio2+0x2f0>)
 80171d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80171d8:	f7e9 fa1e 	bl	8000618 <__aeabi_dmul>
 80171dc:	4606      	mov	r6, r0
 80171de:	460f      	mov	r7, r1
 80171e0:	4602      	mov	r2, r0
 80171e2:	460b      	mov	r3, r1
 80171e4:	4650      	mov	r0, sl
 80171e6:	4659      	mov	r1, fp
 80171e8:	f7e9 f85e 	bl	80002a8 <__aeabi_dsub>
 80171ec:	4602      	mov	r2, r0
 80171ee:	460b      	mov	r3, r1
 80171f0:	4680      	mov	r8, r0
 80171f2:	4689      	mov	r9, r1
 80171f4:	4650      	mov	r0, sl
 80171f6:	4659      	mov	r1, fp
 80171f8:	f7e9 f856 	bl	80002a8 <__aeabi_dsub>
 80171fc:	4632      	mov	r2, r6
 80171fe:	463b      	mov	r3, r7
 8017200:	f7e9 f852 	bl	80002a8 <__aeabi_dsub>
 8017204:	a340      	add	r3, pc, #256	; (adr r3, 8017308 <__ieee754_rem_pio2+0x2f8>)
 8017206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801720a:	4606      	mov	r6, r0
 801720c:	460f      	mov	r7, r1
 801720e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017212:	f7e9 fa01 	bl	8000618 <__aeabi_dmul>
 8017216:	4632      	mov	r2, r6
 8017218:	463b      	mov	r3, r7
 801721a:	f7e9 f845 	bl	80002a8 <__aeabi_dsub>
 801721e:	4602      	mov	r2, r0
 8017220:	460b      	mov	r3, r1
 8017222:	4606      	mov	r6, r0
 8017224:	460f      	mov	r7, r1
 8017226:	4640      	mov	r0, r8
 8017228:	4649      	mov	r1, r9
 801722a:	f7e9 f83d 	bl	80002a8 <__aeabi_dsub>
 801722e:	9a05      	ldr	r2, [sp, #20]
 8017230:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8017234:	1ad3      	subs	r3, r2, r3
 8017236:	2b31      	cmp	r3, #49	; 0x31
 8017238:	dc20      	bgt.n	801727c <__ieee754_rem_pio2+0x26c>
 801723a:	e9c4 0100 	strd	r0, r1, [r4]
 801723e:	46c2      	mov	sl, r8
 8017240:	46cb      	mov	fp, r9
 8017242:	e9d4 8900 	ldrd	r8, r9, [r4]
 8017246:	4650      	mov	r0, sl
 8017248:	4642      	mov	r2, r8
 801724a:	464b      	mov	r3, r9
 801724c:	4659      	mov	r1, fp
 801724e:	f7e9 f82b 	bl	80002a8 <__aeabi_dsub>
 8017252:	463b      	mov	r3, r7
 8017254:	4632      	mov	r2, r6
 8017256:	f7e9 f827 	bl	80002a8 <__aeabi_dsub>
 801725a:	9b04      	ldr	r3, [sp, #16]
 801725c:	2b00      	cmp	r3, #0
 801725e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8017262:	f6bf af11 	bge.w	8017088 <__ieee754_rem_pio2+0x78>
 8017266:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801726a:	6063      	str	r3, [r4, #4]
 801726c:	f8c4 8000 	str.w	r8, [r4]
 8017270:	60a0      	str	r0, [r4, #8]
 8017272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017276:	60e3      	str	r3, [r4, #12]
 8017278:	426d      	negs	r5, r5
 801727a:	e705      	b.n	8017088 <__ieee754_rem_pio2+0x78>
 801727c:	a326      	add	r3, pc, #152	; (adr r3, 8017318 <__ieee754_rem_pio2+0x308>)
 801727e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017282:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017286:	f7e9 f9c7 	bl	8000618 <__aeabi_dmul>
 801728a:	4606      	mov	r6, r0
 801728c:	460f      	mov	r7, r1
 801728e:	4602      	mov	r2, r0
 8017290:	460b      	mov	r3, r1
 8017292:	4640      	mov	r0, r8
 8017294:	4649      	mov	r1, r9
 8017296:	f7e9 f807 	bl	80002a8 <__aeabi_dsub>
 801729a:	4602      	mov	r2, r0
 801729c:	460b      	mov	r3, r1
 801729e:	4682      	mov	sl, r0
 80172a0:	468b      	mov	fp, r1
 80172a2:	4640      	mov	r0, r8
 80172a4:	4649      	mov	r1, r9
 80172a6:	f7e8 ffff 	bl	80002a8 <__aeabi_dsub>
 80172aa:	4632      	mov	r2, r6
 80172ac:	463b      	mov	r3, r7
 80172ae:	f7e8 fffb 	bl	80002a8 <__aeabi_dsub>
 80172b2:	a31b      	add	r3, pc, #108	; (adr r3, 8017320 <__ieee754_rem_pio2+0x310>)
 80172b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172b8:	4606      	mov	r6, r0
 80172ba:	460f      	mov	r7, r1
 80172bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172c0:	f7e9 f9aa 	bl	8000618 <__aeabi_dmul>
 80172c4:	4632      	mov	r2, r6
 80172c6:	463b      	mov	r3, r7
 80172c8:	f7e8 ffee 	bl	80002a8 <__aeabi_dsub>
 80172cc:	4606      	mov	r6, r0
 80172ce:	460f      	mov	r7, r1
 80172d0:	e764      	b.n	801719c <__ieee754_rem_pio2+0x18c>
 80172d2:	4b1b      	ldr	r3, [pc, #108]	; (8017340 <__ieee754_rem_pio2+0x330>)
 80172d4:	4598      	cmp	r8, r3
 80172d6:	dd35      	ble.n	8017344 <__ieee754_rem_pio2+0x334>
 80172d8:	ee10 2a10 	vmov	r2, s0
 80172dc:	463b      	mov	r3, r7
 80172de:	4630      	mov	r0, r6
 80172e0:	4639      	mov	r1, r7
 80172e2:	f7e8 ffe1 	bl	80002a8 <__aeabi_dsub>
 80172e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80172ea:	e9c4 0100 	strd	r0, r1, [r4]
 80172ee:	e6a1      	b.n	8017034 <__ieee754_rem_pio2+0x24>
 80172f0:	54400000 	.word	0x54400000
 80172f4:	3ff921fb 	.word	0x3ff921fb
 80172f8:	1a626331 	.word	0x1a626331
 80172fc:	3dd0b461 	.word	0x3dd0b461
 8017300:	1a600000 	.word	0x1a600000
 8017304:	3dd0b461 	.word	0x3dd0b461
 8017308:	2e037073 	.word	0x2e037073
 801730c:	3ba3198a 	.word	0x3ba3198a
 8017310:	6dc9c883 	.word	0x6dc9c883
 8017314:	3fe45f30 	.word	0x3fe45f30
 8017318:	2e000000 	.word	0x2e000000
 801731c:	3ba3198a 	.word	0x3ba3198a
 8017320:	252049c1 	.word	0x252049c1
 8017324:	397b839a 	.word	0x397b839a
 8017328:	3fe921fb 	.word	0x3fe921fb
 801732c:	4002d97b 	.word	0x4002d97b
 8017330:	3ff921fb 	.word	0x3ff921fb
 8017334:	413921fb 	.word	0x413921fb
 8017338:	3fe00000 	.word	0x3fe00000
 801733c:	08018cac 	.word	0x08018cac
 8017340:	7fefffff 	.word	0x7fefffff
 8017344:	ea4f 5528 	mov.w	r5, r8, asr #20
 8017348:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801734c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8017350:	4630      	mov	r0, r6
 8017352:	460f      	mov	r7, r1
 8017354:	f7e9 fc10 	bl	8000b78 <__aeabi_d2iz>
 8017358:	f7e9 f8f4 	bl	8000544 <__aeabi_i2d>
 801735c:	4602      	mov	r2, r0
 801735e:	460b      	mov	r3, r1
 8017360:	4630      	mov	r0, r6
 8017362:	4639      	mov	r1, r7
 8017364:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8017368:	f7e8 ff9e 	bl	80002a8 <__aeabi_dsub>
 801736c:	2200      	movs	r2, #0
 801736e:	4b1f      	ldr	r3, [pc, #124]	; (80173ec <__ieee754_rem_pio2+0x3dc>)
 8017370:	f7e9 f952 	bl	8000618 <__aeabi_dmul>
 8017374:	460f      	mov	r7, r1
 8017376:	4606      	mov	r6, r0
 8017378:	f7e9 fbfe 	bl	8000b78 <__aeabi_d2iz>
 801737c:	f7e9 f8e2 	bl	8000544 <__aeabi_i2d>
 8017380:	4602      	mov	r2, r0
 8017382:	460b      	mov	r3, r1
 8017384:	4630      	mov	r0, r6
 8017386:	4639      	mov	r1, r7
 8017388:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801738c:	f7e8 ff8c 	bl	80002a8 <__aeabi_dsub>
 8017390:	2200      	movs	r2, #0
 8017392:	4b16      	ldr	r3, [pc, #88]	; (80173ec <__ieee754_rem_pio2+0x3dc>)
 8017394:	f7e9 f940 	bl	8000618 <__aeabi_dmul>
 8017398:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801739c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80173a0:	f04f 0803 	mov.w	r8, #3
 80173a4:	2600      	movs	r6, #0
 80173a6:	2700      	movs	r7, #0
 80173a8:	4632      	mov	r2, r6
 80173aa:	463b      	mov	r3, r7
 80173ac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80173b0:	f108 3aff 	add.w	sl, r8, #4294967295
 80173b4:	f7e9 fb98 	bl	8000ae8 <__aeabi_dcmpeq>
 80173b8:	b9b0      	cbnz	r0, 80173e8 <__ieee754_rem_pio2+0x3d8>
 80173ba:	4b0d      	ldr	r3, [pc, #52]	; (80173f0 <__ieee754_rem_pio2+0x3e0>)
 80173bc:	9301      	str	r3, [sp, #4]
 80173be:	2302      	movs	r3, #2
 80173c0:	9300      	str	r3, [sp, #0]
 80173c2:	462a      	mov	r2, r5
 80173c4:	4643      	mov	r3, r8
 80173c6:	4621      	mov	r1, r4
 80173c8:	a806      	add	r0, sp, #24
 80173ca:	f000 f98d 	bl	80176e8 <__kernel_rem_pio2>
 80173ce:	9b04      	ldr	r3, [sp, #16]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	4605      	mov	r5, r0
 80173d4:	f6bf ae58 	bge.w	8017088 <__ieee754_rem_pio2+0x78>
 80173d8:	6863      	ldr	r3, [r4, #4]
 80173da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80173de:	6063      	str	r3, [r4, #4]
 80173e0:	68e3      	ldr	r3, [r4, #12]
 80173e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80173e6:	e746      	b.n	8017276 <__ieee754_rem_pio2+0x266>
 80173e8:	46d0      	mov	r8, sl
 80173ea:	e7dd      	b.n	80173a8 <__ieee754_rem_pio2+0x398>
 80173ec:	41700000 	.word	0x41700000
 80173f0:	08018d2c 	.word	0x08018d2c

080173f4 <__ieee754_sqrt>:
 80173f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173f8:	4955      	ldr	r1, [pc, #340]	; (8017550 <__ieee754_sqrt+0x15c>)
 80173fa:	ec55 4b10 	vmov	r4, r5, d0
 80173fe:	43a9      	bics	r1, r5
 8017400:	462b      	mov	r3, r5
 8017402:	462a      	mov	r2, r5
 8017404:	d112      	bne.n	801742c <__ieee754_sqrt+0x38>
 8017406:	ee10 2a10 	vmov	r2, s0
 801740a:	ee10 0a10 	vmov	r0, s0
 801740e:	4629      	mov	r1, r5
 8017410:	f7e9 f902 	bl	8000618 <__aeabi_dmul>
 8017414:	4602      	mov	r2, r0
 8017416:	460b      	mov	r3, r1
 8017418:	4620      	mov	r0, r4
 801741a:	4629      	mov	r1, r5
 801741c:	f7e8 ff46 	bl	80002ac <__adddf3>
 8017420:	4604      	mov	r4, r0
 8017422:	460d      	mov	r5, r1
 8017424:	ec45 4b10 	vmov	d0, r4, r5
 8017428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801742c:	2d00      	cmp	r5, #0
 801742e:	ee10 0a10 	vmov	r0, s0
 8017432:	4621      	mov	r1, r4
 8017434:	dc0f      	bgt.n	8017456 <__ieee754_sqrt+0x62>
 8017436:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801743a:	4330      	orrs	r0, r6
 801743c:	d0f2      	beq.n	8017424 <__ieee754_sqrt+0x30>
 801743e:	b155      	cbz	r5, 8017456 <__ieee754_sqrt+0x62>
 8017440:	ee10 2a10 	vmov	r2, s0
 8017444:	4620      	mov	r0, r4
 8017446:	4629      	mov	r1, r5
 8017448:	f7e8 ff2e 	bl	80002a8 <__aeabi_dsub>
 801744c:	4602      	mov	r2, r0
 801744e:	460b      	mov	r3, r1
 8017450:	f7e9 fa0c 	bl	800086c <__aeabi_ddiv>
 8017454:	e7e4      	b.n	8017420 <__ieee754_sqrt+0x2c>
 8017456:	151b      	asrs	r3, r3, #20
 8017458:	d073      	beq.n	8017542 <__ieee754_sqrt+0x14e>
 801745a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801745e:	07dd      	lsls	r5, r3, #31
 8017460:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8017464:	bf48      	it	mi
 8017466:	0fc8      	lsrmi	r0, r1, #31
 8017468:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801746c:	bf44      	itt	mi
 801746e:	0049      	lslmi	r1, r1, #1
 8017470:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8017474:	2500      	movs	r5, #0
 8017476:	1058      	asrs	r0, r3, #1
 8017478:	0fcb      	lsrs	r3, r1, #31
 801747a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801747e:	0049      	lsls	r1, r1, #1
 8017480:	2316      	movs	r3, #22
 8017482:	462c      	mov	r4, r5
 8017484:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8017488:	19a7      	adds	r7, r4, r6
 801748a:	4297      	cmp	r7, r2
 801748c:	bfde      	ittt	le
 801748e:	19bc      	addle	r4, r7, r6
 8017490:	1bd2      	suble	r2, r2, r7
 8017492:	19ad      	addle	r5, r5, r6
 8017494:	0fcf      	lsrs	r7, r1, #31
 8017496:	3b01      	subs	r3, #1
 8017498:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801749c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80174a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80174a4:	d1f0      	bne.n	8017488 <__ieee754_sqrt+0x94>
 80174a6:	f04f 0c20 	mov.w	ip, #32
 80174aa:	469e      	mov	lr, r3
 80174ac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80174b0:	42a2      	cmp	r2, r4
 80174b2:	eb06 070e 	add.w	r7, r6, lr
 80174b6:	dc02      	bgt.n	80174be <__ieee754_sqrt+0xca>
 80174b8:	d112      	bne.n	80174e0 <__ieee754_sqrt+0xec>
 80174ba:	428f      	cmp	r7, r1
 80174bc:	d810      	bhi.n	80174e0 <__ieee754_sqrt+0xec>
 80174be:	2f00      	cmp	r7, #0
 80174c0:	eb07 0e06 	add.w	lr, r7, r6
 80174c4:	da42      	bge.n	801754c <__ieee754_sqrt+0x158>
 80174c6:	f1be 0f00 	cmp.w	lr, #0
 80174ca:	db3f      	blt.n	801754c <__ieee754_sqrt+0x158>
 80174cc:	f104 0801 	add.w	r8, r4, #1
 80174d0:	1b12      	subs	r2, r2, r4
 80174d2:	428f      	cmp	r7, r1
 80174d4:	bf88      	it	hi
 80174d6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80174da:	1bc9      	subs	r1, r1, r7
 80174dc:	4433      	add	r3, r6
 80174de:	4644      	mov	r4, r8
 80174e0:	0052      	lsls	r2, r2, #1
 80174e2:	f1bc 0c01 	subs.w	ip, ip, #1
 80174e6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80174ea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80174ee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80174f2:	d1dd      	bne.n	80174b0 <__ieee754_sqrt+0xbc>
 80174f4:	430a      	orrs	r2, r1
 80174f6:	d006      	beq.n	8017506 <__ieee754_sqrt+0x112>
 80174f8:	1c5c      	adds	r4, r3, #1
 80174fa:	bf13      	iteet	ne
 80174fc:	3301      	addne	r3, #1
 80174fe:	3501      	addeq	r5, #1
 8017500:	4663      	moveq	r3, ip
 8017502:	f023 0301 	bicne.w	r3, r3, #1
 8017506:	106a      	asrs	r2, r5, #1
 8017508:	085b      	lsrs	r3, r3, #1
 801750a:	07e9      	lsls	r1, r5, #31
 801750c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8017510:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8017514:	bf48      	it	mi
 8017516:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801751a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801751e:	461c      	mov	r4, r3
 8017520:	e780      	b.n	8017424 <__ieee754_sqrt+0x30>
 8017522:	0aca      	lsrs	r2, r1, #11
 8017524:	3815      	subs	r0, #21
 8017526:	0549      	lsls	r1, r1, #21
 8017528:	2a00      	cmp	r2, #0
 801752a:	d0fa      	beq.n	8017522 <__ieee754_sqrt+0x12e>
 801752c:	02d6      	lsls	r6, r2, #11
 801752e:	d50a      	bpl.n	8017546 <__ieee754_sqrt+0x152>
 8017530:	f1c3 0420 	rsb	r4, r3, #32
 8017534:	fa21 f404 	lsr.w	r4, r1, r4
 8017538:	1e5d      	subs	r5, r3, #1
 801753a:	4099      	lsls	r1, r3
 801753c:	4322      	orrs	r2, r4
 801753e:	1b43      	subs	r3, r0, r5
 8017540:	e78b      	b.n	801745a <__ieee754_sqrt+0x66>
 8017542:	4618      	mov	r0, r3
 8017544:	e7f0      	b.n	8017528 <__ieee754_sqrt+0x134>
 8017546:	0052      	lsls	r2, r2, #1
 8017548:	3301      	adds	r3, #1
 801754a:	e7ef      	b.n	801752c <__ieee754_sqrt+0x138>
 801754c:	46a0      	mov	r8, r4
 801754e:	e7bf      	b.n	80174d0 <__ieee754_sqrt+0xdc>
 8017550:	7ff00000 	.word	0x7ff00000
 8017554:	00000000 	.word	0x00000000

08017558 <__kernel_cos>:
 8017558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801755c:	ec59 8b10 	vmov	r8, r9, d0
 8017560:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8017564:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8017568:	ed2d 8b02 	vpush	{d8}
 801756c:	eeb0 8a41 	vmov.f32	s16, s2
 8017570:	eef0 8a61 	vmov.f32	s17, s3
 8017574:	da07      	bge.n	8017586 <__kernel_cos+0x2e>
 8017576:	ee10 0a10 	vmov	r0, s0
 801757a:	4649      	mov	r1, r9
 801757c:	f7e9 fafc 	bl	8000b78 <__aeabi_d2iz>
 8017580:	2800      	cmp	r0, #0
 8017582:	f000 8089 	beq.w	8017698 <__kernel_cos+0x140>
 8017586:	4642      	mov	r2, r8
 8017588:	464b      	mov	r3, r9
 801758a:	4640      	mov	r0, r8
 801758c:	4649      	mov	r1, r9
 801758e:	f7e9 f843 	bl	8000618 <__aeabi_dmul>
 8017592:	2200      	movs	r2, #0
 8017594:	4b4e      	ldr	r3, [pc, #312]	; (80176d0 <__kernel_cos+0x178>)
 8017596:	4604      	mov	r4, r0
 8017598:	460d      	mov	r5, r1
 801759a:	f7e9 f83d 	bl	8000618 <__aeabi_dmul>
 801759e:	a340      	add	r3, pc, #256	; (adr r3, 80176a0 <__kernel_cos+0x148>)
 80175a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175a4:	4682      	mov	sl, r0
 80175a6:	468b      	mov	fp, r1
 80175a8:	4620      	mov	r0, r4
 80175aa:	4629      	mov	r1, r5
 80175ac:	f7e9 f834 	bl	8000618 <__aeabi_dmul>
 80175b0:	a33d      	add	r3, pc, #244	; (adr r3, 80176a8 <__kernel_cos+0x150>)
 80175b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175b6:	f7e8 fe79 	bl	80002ac <__adddf3>
 80175ba:	4622      	mov	r2, r4
 80175bc:	462b      	mov	r3, r5
 80175be:	f7e9 f82b 	bl	8000618 <__aeabi_dmul>
 80175c2:	a33b      	add	r3, pc, #236	; (adr r3, 80176b0 <__kernel_cos+0x158>)
 80175c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175c8:	f7e8 fe6e 	bl	80002a8 <__aeabi_dsub>
 80175cc:	4622      	mov	r2, r4
 80175ce:	462b      	mov	r3, r5
 80175d0:	f7e9 f822 	bl	8000618 <__aeabi_dmul>
 80175d4:	a338      	add	r3, pc, #224	; (adr r3, 80176b8 <__kernel_cos+0x160>)
 80175d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175da:	f7e8 fe67 	bl	80002ac <__adddf3>
 80175de:	4622      	mov	r2, r4
 80175e0:	462b      	mov	r3, r5
 80175e2:	f7e9 f819 	bl	8000618 <__aeabi_dmul>
 80175e6:	a336      	add	r3, pc, #216	; (adr r3, 80176c0 <__kernel_cos+0x168>)
 80175e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175ec:	f7e8 fe5c 	bl	80002a8 <__aeabi_dsub>
 80175f0:	4622      	mov	r2, r4
 80175f2:	462b      	mov	r3, r5
 80175f4:	f7e9 f810 	bl	8000618 <__aeabi_dmul>
 80175f8:	a333      	add	r3, pc, #204	; (adr r3, 80176c8 <__kernel_cos+0x170>)
 80175fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175fe:	f7e8 fe55 	bl	80002ac <__adddf3>
 8017602:	4622      	mov	r2, r4
 8017604:	462b      	mov	r3, r5
 8017606:	f7e9 f807 	bl	8000618 <__aeabi_dmul>
 801760a:	4622      	mov	r2, r4
 801760c:	462b      	mov	r3, r5
 801760e:	f7e9 f803 	bl	8000618 <__aeabi_dmul>
 8017612:	ec53 2b18 	vmov	r2, r3, d8
 8017616:	4604      	mov	r4, r0
 8017618:	460d      	mov	r5, r1
 801761a:	4640      	mov	r0, r8
 801761c:	4649      	mov	r1, r9
 801761e:	f7e8 fffb 	bl	8000618 <__aeabi_dmul>
 8017622:	460b      	mov	r3, r1
 8017624:	4602      	mov	r2, r0
 8017626:	4629      	mov	r1, r5
 8017628:	4620      	mov	r0, r4
 801762a:	f7e8 fe3d 	bl	80002a8 <__aeabi_dsub>
 801762e:	4b29      	ldr	r3, [pc, #164]	; (80176d4 <__kernel_cos+0x17c>)
 8017630:	429e      	cmp	r6, r3
 8017632:	4680      	mov	r8, r0
 8017634:	4689      	mov	r9, r1
 8017636:	dc11      	bgt.n	801765c <__kernel_cos+0x104>
 8017638:	4602      	mov	r2, r0
 801763a:	460b      	mov	r3, r1
 801763c:	4650      	mov	r0, sl
 801763e:	4659      	mov	r1, fp
 8017640:	f7e8 fe32 	bl	80002a8 <__aeabi_dsub>
 8017644:	460b      	mov	r3, r1
 8017646:	4924      	ldr	r1, [pc, #144]	; (80176d8 <__kernel_cos+0x180>)
 8017648:	4602      	mov	r2, r0
 801764a:	2000      	movs	r0, #0
 801764c:	f7e8 fe2c 	bl	80002a8 <__aeabi_dsub>
 8017650:	ecbd 8b02 	vpop	{d8}
 8017654:	ec41 0b10 	vmov	d0, r0, r1
 8017658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801765c:	4b1f      	ldr	r3, [pc, #124]	; (80176dc <__kernel_cos+0x184>)
 801765e:	491e      	ldr	r1, [pc, #120]	; (80176d8 <__kernel_cos+0x180>)
 8017660:	429e      	cmp	r6, r3
 8017662:	bfcc      	ite	gt
 8017664:	4d1e      	ldrgt	r5, [pc, #120]	; (80176e0 <__kernel_cos+0x188>)
 8017666:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801766a:	2400      	movs	r4, #0
 801766c:	4622      	mov	r2, r4
 801766e:	462b      	mov	r3, r5
 8017670:	2000      	movs	r0, #0
 8017672:	f7e8 fe19 	bl	80002a8 <__aeabi_dsub>
 8017676:	4622      	mov	r2, r4
 8017678:	4606      	mov	r6, r0
 801767a:	460f      	mov	r7, r1
 801767c:	462b      	mov	r3, r5
 801767e:	4650      	mov	r0, sl
 8017680:	4659      	mov	r1, fp
 8017682:	f7e8 fe11 	bl	80002a8 <__aeabi_dsub>
 8017686:	4642      	mov	r2, r8
 8017688:	464b      	mov	r3, r9
 801768a:	f7e8 fe0d 	bl	80002a8 <__aeabi_dsub>
 801768e:	4602      	mov	r2, r0
 8017690:	460b      	mov	r3, r1
 8017692:	4630      	mov	r0, r6
 8017694:	4639      	mov	r1, r7
 8017696:	e7d9      	b.n	801764c <__kernel_cos+0xf4>
 8017698:	2000      	movs	r0, #0
 801769a:	490f      	ldr	r1, [pc, #60]	; (80176d8 <__kernel_cos+0x180>)
 801769c:	e7d8      	b.n	8017650 <__kernel_cos+0xf8>
 801769e:	bf00      	nop
 80176a0:	be8838d4 	.word	0xbe8838d4
 80176a4:	bda8fae9 	.word	0xbda8fae9
 80176a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80176ac:	3e21ee9e 	.word	0x3e21ee9e
 80176b0:	809c52ad 	.word	0x809c52ad
 80176b4:	3e927e4f 	.word	0x3e927e4f
 80176b8:	19cb1590 	.word	0x19cb1590
 80176bc:	3efa01a0 	.word	0x3efa01a0
 80176c0:	16c15177 	.word	0x16c15177
 80176c4:	3f56c16c 	.word	0x3f56c16c
 80176c8:	5555554c 	.word	0x5555554c
 80176cc:	3fa55555 	.word	0x3fa55555
 80176d0:	3fe00000 	.word	0x3fe00000
 80176d4:	3fd33332 	.word	0x3fd33332
 80176d8:	3ff00000 	.word	0x3ff00000
 80176dc:	3fe90000 	.word	0x3fe90000
 80176e0:	3fd20000 	.word	0x3fd20000
 80176e4:	00000000 	.word	0x00000000

080176e8 <__kernel_rem_pio2>:
 80176e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176ec:	ed2d 8b02 	vpush	{d8}
 80176f0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80176f4:	1ed4      	subs	r4, r2, #3
 80176f6:	9308      	str	r3, [sp, #32]
 80176f8:	9101      	str	r1, [sp, #4]
 80176fa:	4bc5      	ldr	r3, [pc, #788]	; (8017a10 <__kernel_rem_pio2+0x328>)
 80176fc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80176fe:	9009      	str	r0, [sp, #36]	; 0x24
 8017700:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017704:	9304      	str	r3, [sp, #16]
 8017706:	9b08      	ldr	r3, [sp, #32]
 8017708:	3b01      	subs	r3, #1
 801770a:	9307      	str	r3, [sp, #28]
 801770c:	2318      	movs	r3, #24
 801770e:	fb94 f4f3 	sdiv	r4, r4, r3
 8017712:	f06f 0317 	mvn.w	r3, #23
 8017716:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801771a:	fb04 3303 	mla	r3, r4, r3, r3
 801771e:	eb03 0a02 	add.w	sl, r3, r2
 8017722:	9b04      	ldr	r3, [sp, #16]
 8017724:	9a07      	ldr	r2, [sp, #28]
 8017726:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8017a00 <__kernel_rem_pio2+0x318>
 801772a:	eb03 0802 	add.w	r8, r3, r2
 801772e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8017730:	1aa7      	subs	r7, r4, r2
 8017732:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8017736:	ae22      	add	r6, sp, #136	; 0x88
 8017738:	2500      	movs	r5, #0
 801773a:	4545      	cmp	r5, r8
 801773c:	dd13      	ble.n	8017766 <__kernel_rem_pio2+0x7e>
 801773e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8017a00 <__kernel_rem_pio2+0x318>
 8017742:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8017746:	2600      	movs	r6, #0
 8017748:	9b04      	ldr	r3, [sp, #16]
 801774a:	429e      	cmp	r6, r3
 801774c:	dc32      	bgt.n	80177b4 <__kernel_rem_pio2+0xcc>
 801774e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017750:	9302      	str	r3, [sp, #8]
 8017752:	9b08      	ldr	r3, [sp, #32]
 8017754:	199d      	adds	r5, r3, r6
 8017756:	ab22      	add	r3, sp, #136	; 0x88
 8017758:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801775c:	9306      	str	r3, [sp, #24]
 801775e:	ec59 8b18 	vmov	r8, r9, d8
 8017762:	2700      	movs	r7, #0
 8017764:	e01f      	b.n	80177a6 <__kernel_rem_pio2+0xbe>
 8017766:	42ef      	cmn	r7, r5
 8017768:	d407      	bmi.n	801777a <__kernel_rem_pio2+0x92>
 801776a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801776e:	f7e8 fee9 	bl	8000544 <__aeabi_i2d>
 8017772:	e8e6 0102 	strd	r0, r1, [r6], #8
 8017776:	3501      	adds	r5, #1
 8017778:	e7df      	b.n	801773a <__kernel_rem_pio2+0x52>
 801777a:	ec51 0b18 	vmov	r0, r1, d8
 801777e:	e7f8      	b.n	8017772 <__kernel_rem_pio2+0x8a>
 8017780:	9906      	ldr	r1, [sp, #24]
 8017782:	9d02      	ldr	r5, [sp, #8]
 8017784:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8017788:	9106      	str	r1, [sp, #24]
 801778a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801778e:	9502      	str	r5, [sp, #8]
 8017790:	f7e8 ff42 	bl	8000618 <__aeabi_dmul>
 8017794:	4602      	mov	r2, r0
 8017796:	460b      	mov	r3, r1
 8017798:	4640      	mov	r0, r8
 801779a:	4649      	mov	r1, r9
 801779c:	f7e8 fd86 	bl	80002ac <__adddf3>
 80177a0:	3701      	adds	r7, #1
 80177a2:	4680      	mov	r8, r0
 80177a4:	4689      	mov	r9, r1
 80177a6:	9b07      	ldr	r3, [sp, #28]
 80177a8:	429f      	cmp	r7, r3
 80177aa:	dde9      	ble.n	8017780 <__kernel_rem_pio2+0x98>
 80177ac:	e8eb 8902 	strd	r8, r9, [fp], #8
 80177b0:	3601      	adds	r6, #1
 80177b2:	e7c9      	b.n	8017748 <__kernel_rem_pio2+0x60>
 80177b4:	9b04      	ldr	r3, [sp, #16]
 80177b6:	aa0e      	add	r2, sp, #56	; 0x38
 80177b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80177bc:	930c      	str	r3, [sp, #48]	; 0x30
 80177be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80177c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80177c4:	9c04      	ldr	r4, [sp, #16]
 80177c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80177c8:	ab9a      	add	r3, sp, #616	; 0x268
 80177ca:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80177ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80177d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80177d6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80177da:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80177de:	ab9a      	add	r3, sp, #616	; 0x268
 80177e0:	445b      	add	r3, fp
 80177e2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80177e6:	2500      	movs	r5, #0
 80177e8:	1b63      	subs	r3, r4, r5
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	dc78      	bgt.n	80178e0 <__kernel_rem_pio2+0x1f8>
 80177ee:	4650      	mov	r0, sl
 80177f0:	ec49 8b10 	vmov	d0, r8, r9
 80177f4:	f000 fda8 	bl	8018348 <scalbn>
 80177f8:	ec57 6b10 	vmov	r6, r7, d0
 80177fc:	2200      	movs	r2, #0
 80177fe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8017802:	ee10 0a10 	vmov	r0, s0
 8017806:	4639      	mov	r1, r7
 8017808:	f7e8 ff06 	bl	8000618 <__aeabi_dmul>
 801780c:	ec41 0b10 	vmov	d0, r0, r1
 8017810:	f000 fd12 	bl	8018238 <floor>
 8017814:	2200      	movs	r2, #0
 8017816:	ec51 0b10 	vmov	r0, r1, d0
 801781a:	4b7e      	ldr	r3, [pc, #504]	; (8017a14 <__kernel_rem_pio2+0x32c>)
 801781c:	f7e8 fefc 	bl	8000618 <__aeabi_dmul>
 8017820:	4602      	mov	r2, r0
 8017822:	460b      	mov	r3, r1
 8017824:	4630      	mov	r0, r6
 8017826:	4639      	mov	r1, r7
 8017828:	f7e8 fd3e 	bl	80002a8 <__aeabi_dsub>
 801782c:	460f      	mov	r7, r1
 801782e:	4606      	mov	r6, r0
 8017830:	f7e9 f9a2 	bl	8000b78 <__aeabi_d2iz>
 8017834:	9006      	str	r0, [sp, #24]
 8017836:	f7e8 fe85 	bl	8000544 <__aeabi_i2d>
 801783a:	4602      	mov	r2, r0
 801783c:	460b      	mov	r3, r1
 801783e:	4630      	mov	r0, r6
 8017840:	4639      	mov	r1, r7
 8017842:	f7e8 fd31 	bl	80002a8 <__aeabi_dsub>
 8017846:	f1ba 0f00 	cmp.w	sl, #0
 801784a:	4606      	mov	r6, r0
 801784c:	460f      	mov	r7, r1
 801784e:	dd6c      	ble.n	801792a <__kernel_rem_pio2+0x242>
 8017850:	1e62      	subs	r2, r4, #1
 8017852:	ab0e      	add	r3, sp, #56	; 0x38
 8017854:	f1ca 0118 	rsb	r1, sl, #24
 8017858:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801785c:	9d06      	ldr	r5, [sp, #24]
 801785e:	fa40 f301 	asr.w	r3, r0, r1
 8017862:	441d      	add	r5, r3
 8017864:	408b      	lsls	r3, r1
 8017866:	1ac0      	subs	r0, r0, r3
 8017868:	ab0e      	add	r3, sp, #56	; 0x38
 801786a:	9506      	str	r5, [sp, #24]
 801786c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8017870:	f1ca 0317 	rsb	r3, sl, #23
 8017874:	fa40 f303 	asr.w	r3, r0, r3
 8017878:	9302      	str	r3, [sp, #8]
 801787a:	9b02      	ldr	r3, [sp, #8]
 801787c:	2b00      	cmp	r3, #0
 801787e:	dd62      	ble.n	8017946 <__kernel_rem_pio2+0x25e>
 8017880:	9b06      	ldr	r3, [sp, #24]
 8017882:	2200      	movs	r2, #0
 8017884:	3301      	adds	r3, #1
 8017886:	9306      	str	r3, [sp, #24]
 8017888:	4615      	mov	r5, r2
 801788a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801788e:	4294      	cmp	r4, r2
 8017890:	f300 8095 	bgt.w	80179be <__kernel_rem_pio2+0x2d6>
 8017894:	f1ba 0f00 	cmp.w	sl, #0
 8017898:	dd07      	ble.n	80178aa <__kernel_rem_pio2+0x1c2>
 801789a:	f1ba 0f01 	cmp.w	sl, #1
 801789e:	f000 80a2 	beq.w	80179e6 <__kernel_rem_pio2+0x2fe>
 80178a2:	f1ba 0f02 	cmp.w	sl, #2
 80178a6:	f000 80c1 	beq.w	8017a2c <__kernel_rem_pio2+0x344>
 80178aa:	9b02      	ldr	r3, [sp, #8]
 80178ac:	2b02      	cmp	r3, #2
 80178ae:	d14a      	bne.n	8017946 <__kernel_rem_pio2+0x25e>
 80178b0:	4632      	mov	r2, r6
 80178b2:	463b      	mov	r3, r7
 80178b4:	2000      	movs	r0, #0
 80178b6:	4958      	ldr	r1, [pc, #352]	; (8017a18 <__kernel_rem_pio2+0x330>)
 80178b8:	f7e8 fcf6 	bl	80002a8 <__aeabi_dsub>
 80178bc:	4606      	mov	r6, r0
 80178be:	460f      	mov	r7, r1
 80178c0:	2d00      	cmp	r5, #0
 80178c2:	d040      	beq.n	8017946 <__kernel_rem_pio2+0x25e>
 80178c4:	4650      	mov	r0, sl
 80178c6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8017a08 <__kernel_rem_pio2+0x320>
 80178ca:	f000 fd3d 	bl	8018348 <scalbn>
 80178ce:	4630      	mov	r0, r6
 80178d0:	4639      	mov	r1, r7
 80178d2:	ec53 2b10 	vmov	r2, r3, d0
 80178d6:	f7e8 fce7 	bl	80002a8 <__aeabi_dsub>
 80178da:	4606      	mov	r6, r0
 80178dc:	460f      	mov	r7, r1
 80178de:	e032      	b.n	8017946 <__kernel_rem_pio2+0x25e>
 80178e0:	2200      	movs	r2, #0
 80178e2:	4b4e      	ldr	r3, [pc, #312]	; (8017a1c <__kernel_rem_pio2+0x334>)
 80178e4:	4640      	mov	r0, r8
 80178e6:	4649      	mov	r1, r9
 80178e8:	f7e8 fe96 	bl	8000618 <__aeabi_dmul>
 80178ec:	f7e9 f944 	bl	8000b78 <__aeabi_d2iz>
 80178f0:	f7e8 fe28 	bl	8000544 <__aeabi_i2d>
 80178f4:	2200      	movs	r2, #0
 80178f6:	4b4a      	ldr	r3, [pc, #296]	; (8017a20 <__kernel_rem_pio2+0x338>)
 80178f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80178fc:	f7e8 fe8c 	bl	8000618 <__aeabi_dmul>
 8017900:	4602      	mov	r2, r0
 8017902:	460b      	mov	r3, r1
 8017904:	4640      	mov	r0, r8
 8017906:	4649      	mov	r1, r9
 8017908:	f7e8 fcce 	bl	80002a8 <__aeabi_dsub>
 801790c:	f7e9 f934 	bl	8000b78 <__aeabi_d2iz>
 8017910:	ab0e      	add	r3, sp, #56	; 0x38
 8017912:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8017916:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801791a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801791e:	f7e8 fcc5 	bl	80002ac <__adddf3>
 8017922:	3501      	adds	r5, #1
 8017924:	4680      	mov	r8, r0
 8017926:	4689      	mov	r9, r1
 8017928:	e75e      	b.n	80177e8 <__kernel_rem_pio2+0x100>
 801792a:	d105      	bne.n	8017938 <__kernel_rem_pio2+0x250>
 801792c:	1e63      	subs	r3, r4, #1
 801792e:	aa0e      	add	r2, sp, #56	; 0x38
 8017930:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8017934:	15c3      	asrs	r3, r0, #23
 8017936:	e79f      	b.n	8017878 <__kernel_rem_pio2+0x190>
 8017938:	2200      	movs	r2, #0
 801793a:	4b3a      	ldr	r3, [pc, #232]	; (8017a24 <__kernel_rem_pio2+0x33c>)
 801793c:	f7e9 f8f2 	bl	8000b24 <__aeabi_dcmpge>
 8017940:	2800      	cmp	r0, #0
 8017942:	d139      	bne.n	80179b8 <__kernel_rem_pio2+0x2d0>
 8017944:	9002      	str	r0, [sp, #8]
 8017946:	2200      	movs	r2, #0
 8017948:	2300      	movs	r3, #0
 801794a:	4630      	mov	r0, r6
 801794c:	4639      	mov	r1, r7
 801794e:	f7e9 f8cb 	bl	8000ae8 <__aeabi_dcmpeq>
 8017952:	2800      	cmp	r0, #0
 8017954:	f000 80c7 	beq.w	8017ae6 <__kernel_rem_pio2+0x3fe>
 8017958:	1e65      	subs	r5, r4, #1
 801795a:	462b      	mov	r3, r5
 801795c:	2200      	movs	r2, #0
 801795e:	9904      	ldr	r1, [sp, #16]
 8017960:	428b      	cmp	r3, r1
 8017962:	da6a      	bge.n	8017a3a <__kernel_rem_pio2+0x352>
 8017964:	2a00      	cmp	r2, #0
 8017966:	f000 8088 	beq.w	8017a7a <__kernel_rem_pio2+0x392>
 801796a:	ab0e      	add	r3, sp, #56	; 0x38
 801796c:	f1aa 0a18 	sub.w	sl, sl, #24
 8017970:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8017974:	2b00      	cmp	r3, #0
 8017976:	f000 80b4 	beq.w	8017ae2 <__kernel_rem_pio2+0x3fa>
 801797a:	4650      	mov	r0, sl
 801797c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8017a08 <__kernel_rem_pio2+0x320>
 8017980:	f000 fce2 	bl	8018348 <scalbn>
 8017984:	00ec      	lsls	r4, r5, #3
 8017986:	ab72      	add	r3, sp, #456	; 0x1c8
 8017988:	191e      	adds	r6, r3, r4
 801798a:	ec59 8b10 	vmov	r8, r9, d0
 801798e:	f106 0a08 	add.w	sl, r6, #8
 8017992:	462f      	mov	r7, r5
 8017994:	2f00      	cmp	r7, #0
 8017996:	f280 80df 	bge.w	8017b58 <__kernel_rem_pio2+0x470>
 801799a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8017a00 <__kernel_rem_pio2+0x318>
 801799e:	f04f 0a00 	mov.w	sl, #0
 80179a2:	eba5 030a 	sub.w	r3, r5, sl
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	f2c0 810a 	blt.w	8017bc0 <__kernel_rem_pio2+0x4d8>
 80179ac:	f8df b078 	ldr.w	fp, [pc, #120]	; 8017a28 <__kernel_rem_pio2+0x340>
 80179b0:	ec59 8b18 	vmov	r8, r9, d8
 80179b4:	2700      	movs	r7, #0
 80179b6:	e0f5      	b.n	8017ba4 <__kernel_rem_pio2+0x4bc>
 80179b8:	2302      	movs	r3, #2
 80179ba:	9302      	str	r3, [sp, #8]
 80179bc:	e760      	b.n	8017880 <__kernel_rem_pio2+0x198>
 80179be:	ab0e      	add	r3, sp, #56	; 0x38
 80179c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80179c4:	b94d      	cbnz	r5, 80179da <__kernel_rem_pio2+0x2f2>
 80179c6:	b12b      	cbz	r3, 80179d4 <__kernel_rem_pio2+0x2ec>
 80179c8:	a80e      	add	r0, sp, #56	; 0x38
 80179ca:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80179ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80179d2:	2301      	movs	r3, #1
 80179d4:	3201      	adds	r2, #1
 80179d6:	461d      	mov	r5, r3
 80179d8:	e759      	b.n	801788e <__kernel_rem_pio2+0x1a6>
 80179da:	a80e      	add	r0, sp, #56	; 0x38
 80179dc:	1acb      	subs	r3, r1, r3
 80179de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80179e2:	462b      	mov	r3, r5
 80179e4:	e7f6      	b.n	80179d4 <__kernel_rem_pio2+0x2ec>
 80179e6:	1e62      	subs	r2, r4, #1
 80179e8:	ab0e      	add	r3, sp, #56	; 0x38
 80179ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80179ee:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80179f2:	a90e      	add	r1, sp, #56	; 0x38
 80179f4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80179f8:	e757      	b.n	80178aa <__kernel_rem_pio2+0x1c2>
 80179fa:	bf00      	nop
 80179fc:	f3af 8000 	nop.w
	...
 8017a0c:	3ff00000 	.word	0x3ff00000
 8017a10:	08018e78 	.word	0x08018e78
 8017a14:	40200000 	.word	0x40200000
 8017a18:	3ff00000 	.word	0x3ff00000
 8017a1c:	3e700000 	.word	0x3e700000
 8017a20:	41700000 	.word	0x41700000
 8017a24:	3fe00000 	.word	0x3fe00000
 8017a28:	08018e38 	.word	0x08018e38
 8017a2c:	1e62      	subs	r2, r4, #1
 8017a2e:	ab0e      	add	r3, sp, #56	; 0x38
 8017a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a34:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8017a38:	e7db      	b.n	80179f2 <__kernel_rem_pio2+0x30a>
 8017a3a:	a90e      	add	r1, sp, #56	; 0x38
 8017a3c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8017a40:	3b01      	subs	r3, #1
 8017a42:	430a      	orrs	r2, r1
 8017a44:	e78b      	b.n	801795e <__kernel_rem_pio2+0x276>
 8017a46:	3301      	adds	r3, #1
 8017a48:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8017a4c:	2900      	cmp	r1, #0
 8017a4e:	d0fa      	beq.n	8017a46 <__kernel_rem_pio2+0x35e>
 8017a50:	9a08      	ldr	r2, [sp, #32]
 8017a52:	4422      	add	r2, r4
 8017a54:	00d2      	lsls	r2, r2, #3
 8017a56:	a922      	add	r1, sp, #136	; 0x88
 8017a58:	18e3      	adds	r3, r4, r3
 8017a5a:	9206      	str	r2, [sp, #24]
 8017a5c:	440a      	add	r2, r1
 8017a5e:	9302      	str	r3, [sp, #8]
 8017a60:	f10b 0108 	add.w	r1, fp, #8
 8017a64:	f102 0308 	add.w	r3, r2, #8
 8017a68:	1c66      	adds	r6, r4, #1
 8017a6a:	910a      	str	r1, [sp, #40]	; 0x28
 8017a6c:	2500      	movs	r5, #0
 8017a6e:	930d      	str	r3, [sp, #52]	; 0x34
 8017a70:	9b02      	ldr	r3, [sp, #8]
 8017a72:	42b3      	cmp	r3, r6
 8017a74:	da04      	bge.n	8017a80 <__kernel_rem_pio2+0x398>
 8017a76:	461c      	mov	r4, r3
 8017a78:	e6a6      	b.n	80177c8 <__kernel_rem_pio2+0xe0>
 8017a7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017a7c:	2301      	movs	r3, #1
 8017a7e:	e7e3      	b.n	8017a48 <__kernel_rem_pio2+0x360>
 8017a80:	9b06      	ldr	r3, [sp, #24]
 8017a82:	18ef      	adds	r7, r5, r3
 8017a84:	ab22      	add	r3, sp, #136	; 0x88
 8017a86:	441f      	add	r7, r3
 8017a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017a8a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8017a8e:	f7e8 fd59 	bl	8000544 <__aeabi_i2d>
 8017a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017a94:	461c      	mov	r4, r3
 8017a96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017a98:	e9c7 0100 	strd	r0, r1, [r7]
 8017a9c:	eb03 0b05 	add.w	fp, r3, r5
 8017aa0:	2700      	movs	r7, #0
 8017aa2:	f04f 0800 	mov.w	r8, #0
 8017aa6:	f04f 0900 	mov.w	r9, #0
 8017aaa:	9b07      	ldr	r3, [sp, #28]
 8017aac:	429f      	cmp	r7, r3
 8017aae:	dd08      	ble.n	8017ac2 <__kernel_rem_pio2+0x3da>
 8017ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ab2:	aa72      	add	r2, sp, #456	; 0x1c8
 8017ab4:	18eb      	adds	r3, r5, r3
 8017ab6:	4413      	add	r3, r2
 8017ab8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8017abc:	3601      	adds	r6, #1
 8017abe:	3508      	adds	r5, #8
 8017ac0:	e7d6      	b.n	8017a70 <__kernel_rem_pio2+0x388>
 8017ac2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8017ac6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8017aca:	f7e8 fda5 	bl	8000618 <__aeabi_dmul>
 8017ace:	4602      	mov	r2, r0
 8017ad0:	460b      	mov	r3, r1
 8017ad2:	4640      	mov	r0, r8
 8017ad4:	4649      	mov	r1, r9
 8017ad6:	f7e8 fbe9 	bl	80002ac <__adddf3>
 8017ada:	3701      	adds	r7, #1
 8017adc:	4680      	mov	r8, r0
 8017ade:	4689      	mov	r9, r1
 8017ae0:	e7e3      	b.n	8017aaa <__kernel_rem_pio2+0x3c2>
 8017ae2:	3d01      	subs	r5, #1
 8017ae4:	e741      	b.n	801796a <__kernel_rem_pio2+0x282>
 8017ae6:	f1ca 0000 	rsb	r0, sl, #0
 8017aea:	ec47 6b10 	vmov	d0, r6, r7
 8017aee:	f000 fc2b 	bl	8018348 <scalbn>
 8017af2:	ec57 6b10 	vmov	r6, r7, d0
 8017af6:	2200      	movs	r2, #0
 8017af8:	4b99      	ldr	r3, [pc, #612]	; (8017d60 <__kernel_rem_pio2+0x678>)
 8017afa:	ee10 0a10 	vmov	r0, s0
 8017afe:	4639      	mov	r1, r7
 8017b00:	f7e9 f810 	bl	8000b24 <__aeabi_dcmpge>
 8017b04:	b1f8      	cbz	r0, 8017b46 <__kernel_rem_pio2+0x45e>
 8017b06:	2200      	movs	r2, #0
 8017b08:	4b96      	ldr	r3, [pc, #600]	; (8017d64 <__kernel_rem_pio2+0x67c>)
 8017b0a:	4630      	mov	r0, r6
 8017b0c:	4639      	mov	r1, r7
 8017b0e:	f7e8 fd83 	bl	8000618 <__aeabi_dmul>
 8017b12:	f7e9 f831 	bl	8000b78 <__aeabi_d2iz>
 8017b16:	4680      	mov	r8, r0
 8017b18:	f7e8 fd14 	bl	8000544 <__aeabi_i2d>
 8017b1c:	2200      	movs	r2, #0
 8017b1e:	4b90      	ldr	r3, [pc, #576]	; (8017d60 <__kernel_rem_pio2+0x678>)
 8017b20:	f7e8 fd7a 	bl	8000618 <__aeabi_dmul>
 8017b24:	460b      	mov	r3, r1
 8017b26:	4602      	mov	r2, r0
 8017b28:	4639      	mov	r1, r7
 8017b2a:	4630      	mov	r0, r6
 8017b2c:	f7e8 fbbc 	bl	80002a8 <__aeabi_dsub>
 8017b30:	f7e9 f822 	bl	8000b78 <__aeabi_d2iz>
 8017b34:	1c65      	adds	r5, r4, #1
 8017b36:	ab0e      	add	r3, sp, #56	; 0x38
 8017b38:	f10a 0a18 	add.w	sl, sl, #24
 8017b3c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8017b40:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8017b44:	e719      	b.n	801797a <__kernel_rem_pio2+0x292>
 8017b46:	4630      	mov	r0, r6
 8017b48:	4639      	mov	r1, r7
 8017b4a:	f7e9 f815 	bl	8000b78 <__aeabi_d2iz>
 8017b4e:	ab0e      	add	r3, sp, #56	; 0x38
 8017b50:	4625      	mov	r5, r4
 8017b52:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8017b56:	e710      	b.n	801797a <__kernel_rem_pio2+0x292>
 8017b58:	ab0e      	add	r3, sp, #56	; 0x38
 8017b5a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8017b5e:	f7e8 fcf1 	bl	8000544 <__aeabi_i2d>
 8017b62:	4642      	mov	r2, r8
 8017b64:	464b      	mov	r3, r9
 8017b66:	f7e8 fd57 	bl	8000618 <__aeabi_dmul>
 8017b6a:	2200      	movs	r2, #0
 8017b6c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8017b70:	4b7c      	ldr	r3, [pc, #496]	; (8017d64 <__kernel_rem_pio2+0x67c>)
 8017b72:	4640      	mov	r0, r8
 8017b74:	4649      	mov	r1, r9
 8017b76:	f7e8 fd4f 	bl	8000618 <__aeabi_dmul>
 8017b7a:	3f01      	subs	r7, #1
 8017b7c:	4680      	mov	r8, r0
 8017b7e:	4689      	mov	r9, r1
 8017b80:	e708      	b.n	8017994 <__kernel_rem_pio2+0x2ac>
 8017b82:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8017b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b8a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8017b8e:	f7e8 fd43 	bl	8000618 <__aeabi_dmul>
 8017b92:	4602      	mov	r2, r0
 8017b94:	460b      	mov	r3, r1
 8017b96:	4640      	mov	r0, r8
 8017b98:	4649      	mov	r1, r9
 8017b9a:	f7e8 fb87 	bl	80002ac <__adddf3>
 8017b9e:	3701      	adds	r7, #1
 8017ba0:	4680      	mov	r8, r0
 8017ba2:	4689      	mov	r9, r1
 8017ba4:	9b04      	ldr	r3, [sp, #16]
 8017ba6:	429f      	cmp	r7, r3
 8017ba8:	dc01      	bgt.n	8017bae <__kernel_rem_pio2+0x4c6>
 8017baa:	45ba      	cmp	sl, r7
 8017bac:	dae9      	bge.n	8017b82 <__kernel_rem_pio2+0x49a>
 8017bae:	ab4a      	add	r3, sp, #296	; 0x128
 8017bb0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017bb4:	e9c3 8900 	strd	r8, r9, [r3]
 8017bb8:	f10a 0a01 	add.w	sl, sl, #1
 8017bbc:	3e08      	subs	r6, #8
 8017bbe:	e6f0      	b.n	80179a2 <__kernel_rem_pio2+0x2ba>
 8017bc0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8017bc2:	2b03      	cmp	r3, #3
 8017bc4:	d85b      	bhi.n	8017c7e <__kernel_rem_pio2+0x596>
 8017bc6:	e8df f003 	tbb	[pc, r3]
 8017bca:	264a      	.short	0x264a
 8017bcc:	0226      	.short	0x0226
 8017bce:	ab9a      	add	r3, sp, #616	; 0x268
 8017bd0:	441c      	add	r4, r3
 8017bd2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8017bd6:	46a2      	mov	sl, r4
 8017bd8:	46ab      	mov	fp, r5
 8017bda:	f1bb 0f00 	cmp.w	fp, #0
 8017bde:	dc6c      	bgt.n	8017cba <__kernel_rem_pio2+0x5d2>
 8017be0:	46a2      	mov	sl, r4
 8017be2:	46ab      	mov	fp, r5
 8017be4:	f1bb 0f01 	cmp.w	fp, #1
 8017be8:	f300 8086 	bgt.w	8017cf8 <__kernel_rem_pio2+0x610>
 8017bec:	2000      	movs	r0, #0
 8017bee:	2100      	movs	r1, #0
 8017bf0:	2d01      	cmp	r5, #1
 8017bf2:	f300 80a0 	bgt.w	8017d36 <__kernel_rem_pio2+0x64e>
 8017bf6:	9b02      	ldr	r3, [sp, #8]
 8017bf8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8017bfc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	f040 809e 	bne.w	8017d42 <__kernel_rem_pio2+0x65a>
 8017c06:	9b01      	ldr	r3, [sp, #4]
 8017c08:	e9c3 7800 	strd	r7, r8, [r3]
 8017c0c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8017c10:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8017c14:	e033      	b.n	8017c7e <__kernel_rem_pio2+0x596>
 8017c16:	3408      	adds	r4, #8
 8017c18:	ab4a      	add	r3, sp, #296	; 0x128
 8017c1a:	441c      	add	r4, r3
 8017c1c:	462e      	mov	r6, r5
 8017c1e:	2000      	movs	r0, #0
 8017c20:	2100      	movs	r1, #0
 8017c22:	2e00      	cmp	r6, #0
 8017c24:	da3a      	bge.n	8017c9c <__kernel_rem_pio2+0x5b4>
 8017c26:	9b02      	ldr	r3, [sp, #8]
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	d03d      	beq.n	8017ca8 <__kernel_rem_pio2+0x5c0>
 8017c2c:	4602      	mov	r2, r0
 8017c2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017c32:	9c01      	ldr	r4, [sp, #4]
 8017c34:	e9c4 2300 	strd	r2, r3, [r4]
 8017c38:	4602      	mov	r2, r0
 8017c3a:	460b      	mov	r3, r1
 8017c3c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8017c40:	f7e8 fb32 	bl	80002a8 <__aeabi_dsub>
 8017c44:	ae4c      	add	r6, sp, #304	; 0x130
 8017c46:	2401      	movs	r4, #1
 8017c48:	42a5      	cmp	r5, r4
 8017c4a:	da30      	bge.n	8017cae <__kernel_rem_pio2+0x5c6>
 8017c4c:	9b02      	ldr	r3, [sp, #8]
 8017c4e:	b113      	cbz	r3, 8017c56 <__kernel_rem_pio2+0x56e>
 8017c50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017c54:	4619      	mov	r1, r3
 8017c56:	9b01      	ldr	r3, [sp, #4]
 8017c58:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8017c5c:	e00f      	b.n	8017c7e <__kernel_rem_pio2+0x596>
 8017c5e:	ab9a      	add	r3, sp, #616	; 0x268
 8017c60:	441c      	add	r4, r3
 8017c62:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8017c66:	2000      	movs	r0, #0
 8017c68:	2100      	movs	r1, #0
 8017c6a:	2d00      	cmp	r5, #0
 8017c6c:	da10      	bge.n	8017c90 <__kernel_rem_pio2+0x5a8>
 8017c6e:	9b02      	ldr	r3, [sp, #8]
 8017c70:	b113      	cbz	r3, 8017c78 <__kernel_rem_pio2+0x590>
 8017c72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017c76:	4619      	mov	r1, r3
 8017c78:	9b01      	ldr	r3, [sp, #4]
 8017c7a:	e9c3 0100 	strd	r0, r1, [r3]
 8017c7e:	9b06      	ldr	r3, [sp, #24]
 8017c80:	f003 0007 	and.w	r0, r3, #7
 8017c84:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8017c88:	ecbd 8b02 	vpop	{d8}
 8017c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c90:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017c94:	f7e8 fb0a 	bl	80002ac <__adddf3>
 8017c98:	3d01      	subs	r5, #1
 8017c9a:	e7e6      	b.n	8017c6a <__kernel_rem_pio2+0x582>
 8017c9c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017ca0:	f7e8 fb04 	bl	80002ac <__adddf3>
 8017ca4:	3e01      	subs	r6, #1
 8017ca6:	e7bc      	b.n	8017c22 <__kernel_rem_pio2+0x53a>
 8017ca8:	4602      	mov	r2, r0
 8017caa:	460b      	mov	r3, r1
 8017cac:	e7c1      	b.n	8017c32 <__kernel_rem_pio2+0x54a>
 8017cae:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8017cb2:	f7e8 fafb 	bl	80002ac <__adddf3>
 8017cb6:	3401      	adds	r4, #1
 8017cb8:	e7c6      	b.n	8017c48 <__kernel_rem_pio2+0x560>
 8017cba:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8017cbe:	ed3a 7b02 	vldmdb	sl!, {d7}
 8017cc2:	4640      	mov	r0, r8
 8017cc4:	ec53 2b17 	vmov	r2, r3, d7
 8017cc8:	4649      	mov	r1, r9
 8017cca:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017cce:	f7e8 faed 	bl	80002ac <__adddf3>
 8017cd2:	4602      	mov	r2, r0
 8017cd4:	460b      	mov	r3, r1
 8017cd6:	4606      	mov	r6, r0
 8017cd8:	460f      	mov	r7, r1
 8017cda:	4640      	mov	r0, r8
 8017cdc:	4649      	mov	r1, r9
 8017cde:	f7e8 fae3 	bl	80002a8 <__aeabi_dsub>
 8017ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017ce6:	f7e8 fae1 	bl	80002ac <__adddf3>
 8017cea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017cee:	e9ca 0100 	strd	r0, r1, [sl]
 8017cf2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8017cf6:	e770      	b.n	8017bda <__kernel_rem_pio2+0x4f2>
 8017cf8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8017cfc:	ed3a 7b02 	vldmdb	sl!, {d7}
 8017d00:	4630      	mov	r0, r6
 8017d02:	ec53 2b17 	vmov	r2, r3, d7
 8017d06:	4639      	mov	r1, r7
 8017d08:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017d0c:	f7e8 face 	bl	80002ac <__adddf3>
 8017d10:	4602      	mov	r2, r0
 8017d12:	460b      	mov	r3, r1
 8017d14:	4680      	mov	r8, r0
 8017d16:	4689      	mov	r9, r1
 8017d18:	4630      	mov	r0, r6
 8017d1a:	4639      	mov	r1, r7
 8017d1c:	f7e8 fac4 	bl	80002a8 <__aeabi_dsub>
 8017d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d24:	f7e8 fac2 	bl	80002ac <__adddf3>
 8017d28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017d2c:	e9ca 0100 	strd	r0, r1, [sl]
 8017d30:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8017d34:	e756      	b.n	8017be4 <__kernel_rem_pio2+0x4fc>
 8017d36:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017d3a:	f7e8 fab7 	bl	80002ac <__adddf3>
 8017d3e:	3d01      	subs	r5, #1
 8017d40:	e756      	b.n	8017bf0 <__kernel_rem_pio2+0x508>
 8017d42:	9b01      	ldr	r3, [sp, #4]
 8017d44:	9a01      	ldr	r2, [sp, #4]
 8017d46:	601f      	str	r7, [r3, #0]
 8017d48:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8017d4c:	605c      	str	r4, [r3, #4]
 8017d4e:	609d      	str	r5, [r3, #8]
 8017d50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017d54:	60d3      	str	r3, [r2, #12]
 8017d56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017d5a:	6110      	str	r0, [r2, #16]
 8017d5c:	6153      	str	r3, [r2, #20]
 8017d5e:	e78e      	b.n	8017c7e <__kernel_rem_pio2+0x596>
 8017d60:	41700000 	.word	0x41700000
 8017d64:	3e700000 	.word	0x3e700000

08017d68 <__kernel_sin>:
 8017d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d6c:	ec55 4b10 	vmov	r4, r5, d0
 8017d70:	b085      	sub	sp, #20
 8017d72:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017d76:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8017d7a:	ed8d 1b00 	vstr	d1, [sp]
 8017d7e:	9002      	str	r0, [sp, #8]
 8017d80:	da06      	bge.n	8017d90 <__kernel_sin+0x28>
 8017d82:	ee10 0a10 	vmov	r0, s0
 8017d86:	4629      	mov	r1, r5
 8017d88:	f7e8 fef6 	bl	8000b78 <__aeabi_d2iz>
 8017d8c:	2800      	cmp	r0, #0
 8017d8e:	d051      	beq.n	8017e34 <__kernel_sin+0xcc>
 8017d90:	4622      	mov	r2, r4
 8017d92:	462b      	mov	r3, r5
 8017d94:	4620      	mov	r0, r4
 8017d96:	4629      	mov	r1, r5
 8017d98:	f7e8 fc3e 	bl	8000618 <__aeabi_dmul>
 8017d9c:	4682      	mov	sl, r0
 8017d9e:	468b      	mov	fp, r1
 8017da0:	4602      	mov	r2, r0
 8017da2:	460b      	mov	r3, r1
 8017da4:	4620      	mov	r0, r4
 8017da6:	4629      	mov	r1, r5
 8017da8:	f7e8 fc36 	bl	8000618 <__aeabi_dmul>
 8017dac:	a341      	add	r3, pc, #260	; (adr r3, 8017eb4 <__kernel_sin+0x14c>)
 8017dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017db2:	4680      	mov	r8, r0
 8017db4:	4689      	mov	r9, r1
 8017db6:	4650      	mov	r0, sl
 8017db8:	4659      	mov	r1, fp
 8017dba:	f7e8 fc2d 	bl	8000618 <__aeabi_dmul>
 8017dbe:	a33f      	add	r3, pc, #252	; (adr r3, 8017ebc <__kernel_sin+0x154>)
 8017dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dc4:	f7e8 fa70 	bl	80002a8 <__aeabi_dsub>
 8017dc8:	4652      	mov	r2, sl
 8017dca:	465b      	mov	r3, fp
 8017dcc:	f7e8 fc24 	bl	8000618 <__aeabi_dmul>
 8017dd0:	a33c      	add	r3, pc, #240	; (adr r3, 8017ec4 <__kernel_sin+0x15c>)
 8017dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dd6:	f7e8 fa69 	bl	80002ac <__adddf3>
 8017dda:	4652      	mov	r2, sl
 8017ddc:	465b      	mov	r3, fp
 8017dde:	f7e8 fc1b 	bl	8000618 <__aeabi_dmul>
 8017de2:	a33a      	add	r3, pc, #232	; (adr r3, 8017ecc <__kernel_sin+0x164>)
 8017de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017de8:	f7e8 fa5e 	bl	80002a8 <__aeabi_dsub>
 8017dec:	4652      	mov	r2, sl
 8017dee:	465b      	mov	r3, fp
 8017df0:	f7e8 fc12 	bl	8000618 <__aeabi_dmul>
 8017df4:	a337      	add	r3, pc, #220	; (adr r3, 8017ed4 <__kernel_sin+0x16c>)
 8017df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dfa:	f7e8 fa57 	bl	80002ac <__adddf3>
 8017dfe:	9b02      	ldr	r3, [sp, #8]
 8017e00:	4606      	mov	r6, r0
 8017e02:	460f      	mov	r7, r1
 8017e04:	b9db      	cbnz	r3, 8017e3e <__kernel_sin+0xd6>
 8017e06:	4602      	mov	r2, r0
 8017e08:	460b      	mov	r3, r1
 8017e0a:	4650      	mov	r0, sl
 8017e0c:	4659      	mov	r1, fp
 8017e0e:	f7e8 fc03 	bl	8000618 <__aeabi_dmul>
 8017e12:	a325      	add	r3, pc, #148	; (adr r3, 8017ea8 <__kernel_sin+0x140>)
 8017e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e18:	f7e8 fa46 	bl	80002a8 <__aeabi_dsub>
 8017e1c:	4642      	mov	r2, r8
 8017e1e:	464b      	mov	r3, r9
 8017e20:	f7e8 fbfa 	bl	8000618 <__aeabi_dmul>
 8017e24:	4602      	mov	r2, r0
 8017e26:	460b      	mov	r3, r1
 8017e28:	4620      	mov	r0, r4
 8017e2a:	4629      	mov	r1, r5
 8017e2c:	f7e8 fa3e 	bl	80002ac <__adddf3>
 8017e30:	4604      	mov	r4, r0
 8017e32:	460d      	mov	r5, r1
 8017e34:	ec45 4b10 	vmov	d0, r4, r5
 8017e38:	b005      	add	sp, #20
 8017e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e3e:	2200      	movs	r2, #0
 8017e40:	4b1b      	ldr	r3, [pc, #108]	; (8017eb0 <__kernel_sin+0x148>)
 8017e42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017e46:	f7e8 fbe7 	bl	8000618 <__aeabi_dmul>
 8017e4a:	4632      	mov	r2, r6
 8017e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017e50:	463b      	mov	r3, r7
 8017e52:	4640      	mov	r0, r8
 8017e54:	4649      	mov	r1, r9
 8017e56:	f7e8 fbdf 	bl	8000618 <__aeabi_dmul>
 8017e5a:	4602      	mov	r2, r0
 8017e5c:	460b      	mov	r3, r1
 8017e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017e62:	f7e8 fa21 	bl	80002a8 <__aeabi_dsub>
 8017e66:	4652      	mov	r2, sl
 8017e68:	465b      	mov	r3, fp
 8017e6a:	f7e8 fbd5 	bl	8000618 <__aeabi_dmul>
 8017e6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017e72:	f7e8 fa19 	bl	80002a8 <__aeabi_dsub>
 8017e76:	a30c      	add	r3, pc, #48	; (adr r3, 8017ea8 <__kernel_sin+0x140>)
 8017e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e7c:	4606      	mov	r6, r0
 8017e7e:	460f      	mov	r7, r1
 8017e80:	4640      	mov	r0, r8
 8017e82:	4649      	mov	r1, r9
 8017e84:	f7e8 fbc8 	bl	8000618 <__aeabi_dmul>
 8017e88:	4602      	mov	r2, r0
 8017e8a:	460b      	mov	r3, r1
 8017e8c:	4630      	mov	r0, r6
 8017e8e:	4639      	mov	r1, r7
 8017e90:	f7e8 fa0c 	bl	80002ac <__adddf3>
 8017e94:	4602      	mov	r2, r0
 8017e96:	460b      	mov	r3, r1
 8017e98:	4620      	mov	r0, r4
 8017e9a:	4629      	mov	r1, r5
 8017e9c:	f7e8 fa04 	bl	80002a8 <__aeabi_dsub>
 8017ea0:	e7c6      	b.n	8017e30 <__kernel_sin+0xc8>
 8017ea2:	bf00      	nop
 8017ea4:	f3af 8000 	nop.w
 8017ea8:	55555549 	.word	0x55555549
 8017eac:	3fc55555 	.word	0x3fc55555
 8017eb0:	3fe00000 	.word	0x3fe00000
 8017eb4:	5acfd57c 	.word	0x5acfd57c
 8017eb8:	3de5d93a 	.word	0x3de5d93a
 8017ebc:	8a2b9ceb 	.word	0x8a2b9ceb
 8017ec0:	3e5ae5e6 	.word	0x3e5ae5e6
 8017ec4:	57b1fe7d 	.word	0x57b1fe7d
 8017ec8:	3ec71de3 	.word	0x3ec71de3
 8017ecc:	19c161d5 	.word	0x19c161d5
 8017ed0:	3f2a01a0 	.word	0x3f2a01a0
 8017ed4:	1110f8a6 	.word	0x1110f8a6
 8017ed8:	3f811111 	.word	0x3f811111
 8017edc:	00000000 	.word	0x00000000

08017ee0 <atan>:
 8017ee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ee4:	ec55 4b10 	vmov	r4, r5, d0
 8017ee8:	4bc3      	ldr	r3, [pc, #780]	; (80181f8 <atan+0x318>)
 8017eea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017eee:	429e      	cmp	r6, r3
 8017ef0:	46ab      	mov	fp, r5
 8017ef2:	dd18      	ble.n	8017f26 <atan+0x46>
 8017ef4:	4bc1      	ldr	r3, [pc, #772]	; (80181fc <atan+0x31c>)
 8017ef6:	429e      	cmp	r6, r3
 8017ef8:	dc01      	bgt.n	8017efe <atan+0x1e>
 8017efa:	d109      	bne.n	8017f10 <atan+0x30>
 8017efc:	b144      	cbz	r4, 8017f10 <atan+0x30>
 8017efe:	4622      	mov	r2, r4
 8017f00:	462b      	mov	r3, r5
 8017f02:	4620      	mov	r0, r4
 8017f04:	4629      	mov	r1, r5
 8017f06:	f7e8 f9d1 	bl	80002ac <__adddf3>
 8017f0a:	4604      	mov	r4, r0
 8017f0c:	460d      	mov	r5, r1
 8017f0e:	e006      	b.n	8017f1e <atan+0x3e>
 8017f10:	f1bb 0f00 	cmp.w	fp, #0
 8017f14:	f340 8131 	ble.w	801817a <atan+0x29a>
 8017f18:	a59b      	add	r5, pc, #620	; (adr r5, 8018188 <atan+0x2a8>)
 8017f1a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017f1e:	ec45 4b10 	vmov	d0, r4, r5
 8017f22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f26:	4bb6      	ldr	r3, [pc, #728]	; (8018200 <atan+0x320>)
 8017f28:	429e      	cmp	r6, r3
 8017f2a:	dc14      	bgt.n	8017f56 <atan+0x76>
 8017f2c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8017f30:	429e      	cmp	r6, r3
 8017f32:	dc0d      	bgt.n	8017f50 <atan+0x70>
 8017f34:	a396      	add	r3, pc, #600	; (adr r3, 8018190 <atan+0x2b0>)
 8017f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f3a:	ee10 0a10 	vmov	r0, s0
 8017f3e:	4629      	mov	r1, r5
 8017f40:	f7e8 f9b4 	bl	80002ac <__adddf3>
 8017f44:	2200      	movs	r2, #0
 8017f46:	4baf      	ldr	r3, [pc, #700]	; (8018204 <atan+0x324>)
 8017f48:	f7e8 fdf6 	bl	8000b38 <__aeabi_dcmpgt>
 8017f4c:	2800      	cmp	r0, #0
 8017f4e:	d1e6      	bne.n	8017f1e <atan+0x3e>
 8017f50:	f04f 3aff 	mov.w	sl, #4294967295
 8017f54:	e02b      	b.n	8017fae <atan+0xce>
 8017f56:	f000 f963 	bl	8018220 <fabs>
 8017f5a:	4bab      	ldr	r3, [pc, #684]	; (8018208 <atan+0x328>)
 8017f5c:	429e      	cmp	r6, r3
 8017f5e:	ec55 4b10 	vmov	r4, r5, d0
 8017f62:	f300 80bf 	bgt.w	80180e4 <atan+0x204>
 8017f66:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8017f6a:	429e      	cmp	r6, r3
 8017f6c:	f300 80a0 	bgt.w	80180b0 <atan+0x1d0>
 8017f70:	ee10 2a10 	vmov	r2, s0
 8017f74:	ee10 0a10 	vmov	r0, s0
 8017f78:	462b      	mov	r3, r5
 8017f7a:	4629      	mov	r1, r5
 8017f7c:	f7e8 f996 	bl	80002ac <__adddf3>
 8017f80:	2200      	movs	r2, #0
 8017f82:	4ba0      	ldr	r3, [pc, #640]	; (8018204 <atan+0x324>)
 8017f84:	f7e8 f990 	bl	80002a8 <__aeabi_dsub>
 8017f88:	2200      	movs	r2, #0
 8017f8a:	4606      	mov	r6, r0
 8017f8c:	460f      	mov	r7, r1
 8017f8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8017f92:	4620      	mov	r0, r4
 8017f94:	4629      	mov	r1, r5
 8017f96:	f7e8 f989 	bl	80002ac <__adddf3>
 8017f9a:	4602      	mov	r2, r0
 8017f9c:	460b      	mov	r3, r1
 8017f9e:	4630      	mov	r0, r6
 8017fa0:	4639      	mov	r1, r7
 8017fa2:	f7e8 fc63 	bl	800086c <__aeabi_ddiv>
 8017fa6:	f04f 0a00 	mov.w	sl, #0
 8017faa:	4604      	mov	r4, r0
 8017fac:	460d      	mov	r5, r1
 8017fae:	4622      	mov	r2, r4
 8017fb0:	462b      	mov	r3, r5
 8017fb2:	4620      	mov	r0, r4
 8017fb4:	4629      	mov	r1, r5
 8017fb6:	f7e8 fb2f 	bl	8000618 <__aeabi_dmul>
 8017fba:	4602      	mov	r2, r0
 8017fbc:	460b      	mov	r3, r1
 8017fbe:	4680      	mov	r8, r0
 8017fc0:	4689      	mov	r9, r1
 8017fc2:	f7e8 fb29 	bl	8000618 <__aeabi_dmul>
 8017fc6:	a374      	add	r3, pc, #464	; (adr r3, 8018198 <atan+0x2b8>)
 8017fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fcc:	4606      	mov	r6, r0
 8017fce:	460f      	mov	r7, r1
 8017fd0:	f7e8 fb22 	bl	8000618 <__aeabi_dmul>
 8017fd4:	a372      	add	r3, pc, #456	; (adr r3, 80181a0 <atan+0x2c0>)
 8017fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fda:	f7e8 f967 	bl	80002ac <__adddf3>
 8017fde:	4632      	mov	r2, r6
 8017fe0:	463b      	mov	r3, r7
 8017fe2:	f7e8 fb19 	bl	8000618 <__aeabi_dmul>
 8017fe6:	a370      	add	r3, pc, #448	; (adr r3, 80181a8 <atan+0x2c8>)
 8017fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fec:	f7e8 f95e 	bl	80002ac <__adddf3>
 8017ff0:	4632      	mov	r2, r6
 8017ff2:	463b      	mov	r3, r7
 8017ff4:	f7e8 fb10 	bl	8000618 <__aeabi_dmul>
 8017ff8:	a36d      	add	r3, pc, #436	; (adr r3, 80181b0 <atan+0x2d0>)
 8017ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ffe:	f7e8 f955 	bl	80002ac <__adddf3>
 8018002:	4632      	mov	r2, r6
 8018004:	463b      	mov	r3, r7
 8018006:	f7e8 fb07 	bl	8000618 <__aeabi_dmul>
 801800a:	a36b      	add	r3, pc, #428	; (adr r3, 80181b8 <atan+0x2d8>)
 801800c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018010:	f7e8 f94c 	bl	80002ac <__adddf3>
 8018014:	4632      	mov	r2, r6
 8018016:	463b      	mov	r3, r7
 8018018:	f7e8 fafe 	bl	8000618 <__aeabi_dmul>
 801801c:	a368      	add	r3, pc, #416	; (adr r3, 80181c0 <atan+0x2e0>)
 801801e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018022:	f7e8 f943 	bl	80002ac <__adddf3>
 8018026:	4642      	mov	r2, r8
 8018028:	464b      	mov	r3, r9
 801802a:	f7e8 faf5 	bl	8000618 <__aeabi_dmul>
 801802e:	a366      	add	r3, pc, #408	; (adr r3, 80181c8 <atan+0x2e8>)
 8018030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018034:	4680      	mov	r8, r0
 8018036:	4689      	mov	r9, r1
 8018038:	4630      	mov	r0, r6
 801803a:	4639      	mov	r1, r7
 801803c:	f7e8 faec 	bl	8000618 <__aeabi_dmul>
 8018040:	a363      	add	r3, pc, #396	; (adr r3, 80181d0 <atan+0x2f0>)
 8018042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018046:	f7e8 f92f 	bl	80002a8 <__aeabi_dsub>
 801804a:	4632      	mov	r2, r6
 801804c:	463b      	mov	r3, r7
 801804e:	f7e8 fae3 	bl	8000618 <__aeabi_dmul>
 8018052:	a361      	add	r3, pc, #388	; (adr r3, 80181d8 <atan+0x2f8>)
 8018054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018058:	f7e8 f926 	bl	80002a8 <__aeabi_dsub>
 801805c:	4632      	mov	r2, r6
 801805e:	463b      	mov	r3, r7
 8018060:	f7e8 fada 	bl	8000618 <__aeabi_dmul>
 8018064:	a35e      	add	r3, pc, #376	; (adr r3, 80181e0 <atan+0x300>)
 8018066:	e9d3 2300 	ldrd	r2, r3, [r3]
 801806a:	f7e8 f91d 	bl	80002a8 <__aeabi_dsub>
 801806e:	4632      	mov	r2, r6
 8018070:	463b      	mov	r3, r7
 8018072:	f7e8 fad1 	bl	8000618 <__aeabi_dmul>
 8018076:	a35c      	add	r3, pc, #368	; (adr r3, 80181e8 <atan+0x308>)
 8018078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801807c:	f7e8 f914 	bl	80002a8 <__aeabi_dsub>
 8018080:	4632      	mov	r2, r6
 8018082:	463b      	mov	r3, r7
 8018084:	f7e8 fac8 	bl	8000618 <__aeabi_dmul>
 8018088:	4602      	mov	r2, r0
 801808a:	460b      	mov	r3, r1
 801808c:	4640      	mov	r0, r8
 801808e:	4649      	mov	r1, r9
 8018090:	f7e8 f90c 	bl	80002ac <__adddf3>
 8018094:	4622      	mov	r2, r4
 8018096:	462b      	mov	r3, r5
 8018098:	f7e8 fabe 	bl	8000618 <__aeabi_dmul>
 801809c:	f1ba 3fff 	cmp.w	sl, #4294967295
 80180a0:	4602      	mov	r2, r0
 80180a2:	460b      	mov	r3, r1
 80180a4:	d14b      	bne.n	801813e <atan+0x25e>
 80180a6:	4620      	mov	r0, r4
 80180a8:	4629      	mov	r1, r5
 80180aa:	f7e8 f8fd 	bl	80002a8 <__aeabi_dsub>
 80180ae:	e72c      	b.n	8017f0a <atan+0x2a>
 80180b0:	ee10 0a10 	vmov	r0, s0
 80180b4:	2200      	movs	r2, #0
 80180b6:	4b53      	ldr	r3, [pc, #332]	; (8018204 <atan+0x324>)
 80180b8:	4629      	mov	r1, r5
 80180ba:	f7e8 f8f5 	bl	80002a8 <__aeabi_dsub>
 80180be:	2200      	movs	r2, #0
 80180c0:	4606      	mov	r6, r0
 80180c2:	460f      	mov	r7, r1
 80180c4:	4b4f      	ldr	r3, [pc, #316]	; (8018204 <atan+0x324>)
 80180c6:	4620      	mov	r0, r4
 80180c8:	4629      	mov	r1, r5
 80180ca:	f7e8 f8ef 	bl	80002ac <__adddf3>
 80180ce:	4602      	mov	r2, r0
 80180d0:	460b      	mov	r3, r1
 80180d2:	4630      	mov	r0, r6
 80180d4:	4639      	mov	r1, r7
 80180d6:	f7e8 fbc9 	bl	800086c <__aeabi_ddiv>
 80180da:	f04f 0a01 	mov.w	sl, #1
 80180de:	4604      	mov	r4, r0
 80180e0:	460d      	mov	r5, r1
 80180e2:	e764      	b.n	8017fae <atan+0xce>
 80180e4:	4b49      	ldr	r3, [pc, #292]	; (801820c <atan+0x32c>)
 80180e6:	429e      	cmp	r6, r3
 80180e8:	dc1d      	bgt.n	8018126 <atan+0x246>
 80180ea:	ee10 0a10 	vmov	r0, s0
 80180ee:	2200      	movs	r2, #0
 80180f0:	4b47      	ldr	r3, [pc, #284]	; (8018210 <atan+0x330>)
 80180f2:	4629      	mov	r1, r5
 80180f4:	f7e8 f8d8 	bl	80002a8 <__aeabi_dsub>
 80180f8:	2200      	movs	r2, #0
 80180fa:	4606      	mov	r6, r0
 80180fc:	460f      	mov	r7, r1
 80180fe:	4b44      	ldr	r3, [pc, #272]	; (8018210 <atan+0x330>)
 8018100:	4620      	mov	r0, r4
 8018102:	4629      	mov	r1, r5
 8018104:	f7e8 fa88 	bl	8000618 <__aeabi_dmul>
 8018108:	2200      	movs	r2, #0
 801810a:	4b3e      	ldr	r3, [pc, #248]	; (8018204 <atan+0x324>)
 801810c:	f7e8 f8ce 	bl	80002ac <__adddf3>
 8018110:	4602      	mov	r2, r0
 8018112:	460b      	mov	r3, r1
 8018114:	4630      	mov	r0, r6
 8018116:	4639      	mov	r1, r7
 8018118:	f7e8 fba8 	bl	800086c <__aeabi_ddiv>
 801811c:	f04f 0a02 	mov.w	sl, #2
 8018120:	4604      	mov	r4, r0
 8018122:	460d      	mov	r5, r1
 8018124:	e743      	b.n	8017fae <atan+0xce>
 8018126:	462b      	mov	r3, r5
 8018128:	ee10 2a10 	vmov	r2, s0
 801812c:	2000      	movs	r0, #0
 801812e:	4939      	ldr	r1, [pc, #228]	; (8018214 <atan+0x334>)
 8018130:	f7e8 fb9c 	bl	800086c <__aeabi_ddiv>
 8018134:	f04f 0a03 	mov.w	sl, #3
 8018138:	4604      	mov	r4, r0
 801813a:	460d      	mov	r5, r1
 801813c:	e737      	b.n	8017fae <atan+0xce>
 801813e:	4b36      	ldr	r3, [pc, #216]	; (8018218 <atan+0x338>)
 8018140:	4e36      	ldr	r6, [pc, #216]	; (801821c <atan+0x33c>)
 8018142:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8018146:	4456      	add	r6, sl
 8018148:	449a      	add	sl, r3
 801814a:	e9da 2300 	ldrd	r2, r3, [sl]
 801814e:	f7e8 f8ab 	bl	80002a8 <__aeabi_dsub>
 8018152:	4622      	mov	r2, r4
 8018154:	462b      	mov	r3, r5
 8018156:	f7e8 f8a7 	bl	80002a8 <__aeabi_dsub>
 801815a:	4602      	mov	r2, r0
 801815c:	460b      	mov	r3, r1
 801815e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8018162:	f7e8 f8a1 	bl	80002a8 <__aeabi_dsub>
 8018166:	f1bb 0f00 	cmp.w	fp, #0
 801816a:	4604      	mov	r4, r0
 801816c:	460d      	mov	r5, r1
 801816e:	f6bf aed6 	bge.w	8017f1e <atan+0x3e>
 8018172:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018176:	461d      	mov	r5, r3
 8018178:	e6d1      	b.n	8017f1e <atan+0x3e>
 801817a:	a51d      	add	r5, pc, #116	; (adr r5, 80181f0 <atan+0x310>)
 801817c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8018180:	e6cd      	b.n	8017f1e <atan+0x3e>
 8018182:	bf00      	nop
 8018184:	f3af 8000 	nop.w
 8018188:	54442d18 	.word	0x54442d18
 801818c:	3ff921fb 	.word	0x3ff921fb
 8018190:	8800759c 	.word	0x8800759c
 8018194:	7e37e43c 	.word	0x7e37e43c
 8018198:	e322da11 	.word	0xe322da11
 801819c:	3f90ad3a 	.word	0x3f90ad3a
 80181a0:	24760deb 	.word	0x24760deb
 80181a4:	3fa97b4b 	.word	0x3fa97b4b
 80181a8:	a0d03d51 	.word	0xa0d03d51
 80181ac:	3fb10d66 	.word	0x3fb10d66
 80181b0:	c54c206e 	.word	0xc54c206e
 80181b4:	3fb745cd 	.word	0x3fb745cd
 80181b8:	920083ff 	.word	0x920083ff
 80181bc:	3fc24924 	.word	0x3fc24924
 80181c0:	5555550d 	.word	0x5555550d
 80181c4:	3fd55555 	.word	0x3fd55555
 80181c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80181cc:	bfa2b444 	.word	0xbfa2b444
 80181d0:	52defd9a 	.word	0x52defd9a
 80181d4:	3fadde2d 	.word	0x3fadde2d
 80181d8:	af749a6d 	.word	0xaf749a6d
 80181dc:	3fb3b0f2 	.word	0x3fb3b0f2
 80181e0:	fe231671 	.word	0xfe231671
 80181e4:	3fbc71c6 	.word	0x3fbc71c6
 80181e8:	9998ebc4 	.word	0x9998ebc4
 80181ec:	3fc99999 	.word	0x3fc99999
 80181f0:	54442d18 	.word	0x54442d18
 80181f4:	bff921fb 	.word	0xbff921fb
 80181f8:	440fffff 	.word	0x440fffff
 80181fc:	7ff00000 	.word	0x7ff00000
 8018200:	3fdbffff 	.word	0x3fdbffff
 8018204:	3ff00000 	.word	0x3ff00000
 8018208:	3ff2ffff 	.word	0x3ff2ffff
 801820c:	40037fff 	.word	0x40037fff
 8018210:	3ff80000 	.word	0x3ff80000
 8018214:	bff00000 	.word	0xbff00000
 8018218:	08018ea8 	.word	0x08018ea8
 801821c:	08018e88 	.word	0x08018e88

08018220 <fabs>:
 8018220:	ec51 0b10 	vmov	r0, r1, d0
 8018224:	ee10 2a10 	vmov	r2, s0
 8018228:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801822c:	ec43 2b10 	vmov	d0, r2, r3
 8018230:	4770      	bx	lr
 8018232:	0000      	movs	r0, r0
 8018234:	0000      	movs	r0, r0
	...

08018238 <floor>:
 8018238:	ec51 0b10 	vmov	r0, r1, d0
 801823c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018240:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8018244:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8018248:	2e13      	cmp	r6, #19
 801824a:	460c      	mov	r4, r1
 801824c:	ee10 5a10 	vmov	r5, s0
 8018250:	4680      	mov	r8, r0
 8018252:	dc34      	bgt.n	80182be <floor+0x86>
 8018254:	2e00      	cmp	r6, #0
 8018256:	da16      	bge.n	8018286 <floor+0x4e>
 8018258:	a335      	add	r3, pc, #212	; (adr r3, 8018330 <floor+0xf8>)
 801825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801825e:	f7e8 f825 	bl	80002ac <__adddf3>
 8018262:	2200      	movs	r2, #0
 8018264:	2300      	movs	r3, #0
 8018266:	f7e8 fc67 	bl	8000b38 <__aeabi_dcmpgt>
 801826a:	b148      	cbz	r0, 8018280 <floor+0x48>
 801826c:	2c00      	cmp	r4, #0
 801826e:	da59      	bge.n	8018324 <floor+0xec>
 8018270:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8018274:	4a30      	ldr	r2, [pc, #192]	; (8018338 <floor+0x100>)
 8018276:	432b      	orrs	r3, r5
 8018278:	2500      	movs	r5, #0
 801827a:	42ab      	cmp	r3, r5
 801827c:	bf18      	it	ne
 801827e:	4614      	movne	r4, r2
 8018280:	4621      	mov	r1, r4
 8018282:	4628      	mov	r0, r5
 8018284:	e025      	b.n	80182d2 <floor+0x9a>
 8018286:	4f2d      	ldr	r7, [pc, #180]	; (801833c <floor+0x104>)
 8018288:	4137      	asrs	r7, r6
 801828a:	ea01 0307 	and.w	r3, r1, r7
 801828e:	4303      	orrs	r3, r0
 8018290:	d01f      	beq.n	80182d2 <floor+0x9a>
 8018292:	a327      	add	r3, pc, #156	; (adr r3, 8018330 <floor+0xf8>)
 8018294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018298:	f7e8 f808 	bl	80002ac <__adddf3>
 801829c:	2200      	movs	r2, #0
 801829e:	2300      	movs	r3, #0
 80182a0:	f7e8 fc4a 	bl	8000b38 <__aeabi_dcmpgt>
 80182a4:	2800      	cmp	r0, #0
 80182a6:	d0eb      	beq.n	8018280 <floor+0x48>
 80182a8:	2c00      	cmp	r4, #0
 80182aa:	bfbe      	ittt	lt
 80182ac:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80182b0:	fa43 f606 	asrlt.w	r6, r3, r6
 80182b4:	19a4      	addlt	r4, r4, r6
 80182b6:	ea24 0407 	bic.w	r4, r4, r7
 80182ba:	2500      	movs	r5, #0
 80182bc:	e7e0      	b.n	8018280 <floor+0x48>
 80182be:	2e33      	cmp	r6, #51	; 0x33
 80182c0:	dd0b      	ble.n	80182da <floor+0xa2>
 80182c2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80182c6:	d104      	bne.n	80182d2 <floor+0x9a>
 80182c8:	ee10 2a10 	vmov	r2, s0
 80182cc:	460b      	mov	r3, r1
 80182ce:	f7e7 ffed 	bl	80002ac <__adddf3>
 80182d2:	ec41 0b10 	vmov	d0, r0, r1
 80182d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80182da:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80182de:	f04f 33ff 	mov.w	r3, #4294967295
 80182e2:	fa23 f707 	lsr.w	r7, r3, r7
 80182e6:	4207      	tst	r7, r0
 80182e8:	d0f3      	beq.n	80182d2 <floor+0x9a>
 80182ea:	a311      	add	r3, pc, #68	; (adr r3, 8018330 <floor+0xf8>)
 80182ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182f0:	f7e7 ffdc 	bl	80002ac <__adddf3>
 80182f4:	2200      	movs	r2, #0
 80182f6:	2300      	movs	r3, #0
 80182f8:	f7e8 fc1e 	bl	8000b38 <__aeabi_dcmpgt>
 80182fc:	2800      	cmp	r0, #0
 80182fe:	d0bf      	beq.n	8018280 <floor+0x48>
 8018300:	2c00      	cmp	r4, #0
 8018302:	da02      	bge.n	801830a <floor+0xd2>
 8018304:	2e14      	cmp	r6, #20
 8018306:	d103      	bne.n	8018310 <floor+0xd8>
 8018308:	3401      	adds	r4, #1
 801830a:	ea25 0507 	bic.w	r5, r5, r7
 801830e:	e7b7      	b.n	8018280 <floor+0x48>
 8018310:	2301      	movs	r3, #1
 8018312:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8018316:	fa03 f606 	lsl.w	r6, r3, r6
 801831a:	4435      	add	r5, r6
 801831c:	4545      	cmp	r5, r8
 801831e:	bf38      	it	cc
 8018320:	18e4      	addcc	r4, r4, r3
 8018322:	e7f2      	b.n	801830a <floor+0xd2>
 8018324:	2500      	movs	r5, #0
 8018326:	462c      	mov	r4, r5
 8018328:	e7aa      	b.n	8018280 <floor+0x48>
 801832a:	bf00      	nop
 801832c:	f3af 8000 	nop.w
 8018330:	8800759c 	.word	0x8800759c
 8018334:	7e37e43c 	.word	0x7e37e43c
 8018338:	bff00000 	.word	0xbff00000
 801833c:	000fffff 	.word	0x000fffff

08018340 <matherr>:
 8018340:	2000      	movs	r0, #0
 8018342:	4770      	bx	lr
 8018344:	0000      	movs	r0, r0
	...

08018348 <scalbn>:
 8018348:	b570      	push	{r4, r5, r6, lr}
 801834a:	ec55 4b10 	vmov	r4, r5, d0
 801834e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8018352:	4606      	mov	r6, r0
 8018354:	462b      	mov	r3, r5
 8018356:	b9aa      	cbnz	r2, 8018384 <scalbn+0x3c>
 8018358:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801835c:	4323      	orrs	r3, r4
 801835e:	d03b      	beq.n	80183d8 <scalbn+0x90>
 8018360:	4b31      	ldr	r3, [pc, #196]	; (8018428 <scalbn+0xe0>)
 8018362:	4629      	mov	r1, r5
 8018364:	2200      	movs	r2, #0
 8018366:	ee10 0a10 	vmov	r0, s0
 801836a:	f7e8 f955 	bl	8000618 <__aeabi_dmul>
 801836e:	4b2f      	ldr	r3, [pc, #188]	; (801842c <scalbn+0xe4>)
 8018370:	429e      	cmp	r6, r3
 8018372:	4604      	mov	r4, r0
 8018374:	460d      	mov	r5, r1
 8018376:	da12      	bge.n	801839e <scalbn+0x56>
 8018378:	a327      	add	r3, pc, #156	; (adr r3, 8018418 <scalbn+0xd0>)
 801837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801837e:	f7e8 f94b 	bl	8000618 <__aeabi_dmul>
 8018382:	e009      	b.n	8018398 <scalbn+0x50>
 8018384:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8018388:	428a      	cmp	r2, r1
 801838a:	d10c      	bne.n	80183a6 <scalbn+0x5e>
 801838c:	ee10 2a10 	vmov	r2, s0
 8018390:	4620      	mov	r0, r4
 8018392:	4629      	mov	r1, r5
 8018394:	f7e7 ff8a 	bl	80002ac <__adddf3>
 8018398:	4604      	mov	r4, r0
 801839a:	460d      	mov	r5, r1
 801839c:	e01c      	b.n	80183d8 <scalbn+0x90>
 801839e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80183a2:	460b      	mov	r3, r1
 80183a4:	3a36      	subs	r2, #54	; 0x36
 80183a6:	4432      	add	r2, r6
 80183a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80183ac:	428a      	cmp	r2, r1
 80183ae:	dd0b      	ble.n	80183c8 <scalbn+0x80>
 80183b0:	ec45 4b11 	vmov	d1, r4, r5
 80183b4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8018420 <scalbn+0xd8>
 80183b8:	f000 f83c 	bl	8018434 <copysign>
 80183bc:	a318      	add	r3, pc, #96	; (adr r3, 8018420 <scalbn+0xd8>)
 80183be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183c2:	ec51 0b10 	vmov	r0, r1, d0
 80183c6:	e7da      	b.n	801837e <scalbn+0x36>
 80183c8:	2a00      	cmp	r2, #0
 80183ca:	dd08      	ble.n	80183de <scalbn+0x96>
 80183cc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80183d0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80183d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80183d8:	ec45 4b10 	vmov	d0, r4, r5
 80183dc:	bd70      	pop	{r4, r5, r6, pc}
 80183de:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80183e2:	da0d      	bge.n	8018400 <scalbn+0xb8>
 80183e4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80183e8:	429e      	cmp	r6, r3
 80183ea:	ec45 4b11 	vmov	d1, r4, r5
 80183ee:	dce1      	bgt.n	80183b4 <scalbn+0x6c>
 80183f0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8018418 <scalbn+0xd0>
 80183f4:	f000 f81e 	bl	8018434 <copysign>
 80183f8:	a307      	add	r3, pc, #28	; (adr r3, 8018418 <scalbn+0xd0>)
 80183fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183fe:	e7e0      	b.n	80183c2 <scalbn+0x7a>
 8018400:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018404:	3236      	adds	r2, #54	; 0x36
 8018406:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801840a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801840e:	4620      	mov	r0, r4
 8018410:	4629      	mov	r1, r5
 8018412:	2200      	movs	r2, #0
 8018414:	4b06      	ldr	r3, [pc, #24]	; (8018430 <scalbn+0xe8>)
 8018416:	e7b2      	b.n	801837e <scalbn+0x36>
 8018418:	c2f8f359 	.word	0xc2f8f359
 801841c:	01a56e1f 	.word	0x01a56e1f
 8018420:	8800759c 	.word	0x8800759c
 8018424:	7e37e43c 	.word	0x7e37e43c
 8018428:	43500000 	.word	0x43500000
 801842c:	ffff3cb0 	.word	0xffff3cb0
 8018430:	3c900000 	.word	0x3c900000

08018434 <copysign>:
 8018434:	ec51 0b10 	vmov	r0, r1, d0
 8018438:	ee11 0a90 	vmov	r0, s3
 801843c:	ee10 2a10 	vmov	r2, s0
 8018440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018444:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8018448:	ea41 0300 	orr.w	r3, r1, r0
 801844c:	ec43 2b10 	vmov	d0, r2, r3
 8018450:	4770      	bx	lr
	...

08018454 <_init>:
 8018454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018456:	bf00      	nop
 8018458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801845a:	bc08      	pop	{r3}
 801845c:	469e      	mov	lr, r3
 801845e:	4770      	bx	lr

08018460 <_fini>:
 8018460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018462:	bf00      	nop
 8018464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018466:	bc08      	pop	{r3}
 8018468:	469e      	mov	lr, r3
 801846a:	4770      	bx	lr
