digraph "CFG for '_Z20kernelUpdateParticlePfS_S_S_ff' function" {
	label="CFG for '_Z20kernelUpdateParticlePfS_S_S_ff' function";

	Node0x4c8d4c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp sgt i32 %15, 1535\l  br i1 %16, label %40, label %17\l|{<s0>T|<s1>F}}"];
	Node0x4c8d4c0:s0 -> Node0x4c8d910;
	Node0x4c8d4c0:s1 -> Node0x4c8f4e0;
	Node0x4c8f4e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fmul contract float %20, 5.000000e-01\l  %22 = fmul contract float %4, 1.500000e+00\l  %23 = getelementptr inbounds float, float addrspace(1)* %2, i64 %18\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = fsub contract float %24, %26\l  %28 = fmul contract float %22, %27\l  %29 = fadd contract float %21, %28\l  %30 = fmul contract float %5, 1.500000e+00\l  %31 = srem i32 %15, 3\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %3, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = fsub contract float %34, %26\l  %36 = fmul contract float %30, %35\l  %37 = fadd contract float %29, %36\l  store float %37, float addrspace(1)* %19, align 4, !tbaa !7\l  %38 = load float, float addrspace(1)* %25, align 4, !tbaa !7\l  %39 = fadd contract float %38, %37\l  store float %39, float addrspace(1)* %25, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x4c8f4e0 -> Node0x4c8d910;
	Node0x4c8d910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
