;redcode
;assert 1
	SPL 0, #-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	CMP 100, -101
	SUB 12, <510
	SUB 12, <510
	SUB #42, @200
	ADD #270, 0
	ADD #270, 0
	SUB 0, @0
	SUB 0, @12
	SUB @121, 103
	CMP 20, @50
	CMP 20, @50
	SUB 10, 0
	SUB 0, @12
	SUB @127, @100
	SUB 12, @10
	SUB 0, @12
	MOV #-22, @600
	MOV #-22, @600
	MOV #-22, @600
	ADD #270, 0
	CMP 0, @12
	CMP @107, 106
	ADD 110, 9
	ADD #270, 0
	SUB @121, 103
	ADD #270, <1
	SLT 20, @12
	MOV -1, <-20
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	MOV -1, <-20
	CMP -702, -10
	CMP -702, -10
	ADD -1, <-20
	ADD #270, <1
	CMP -702, -12
	CMP -207, <-120
	CMP -702, -12
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, #-2
	SUB 0, @12
	SPL 0, #-2
	MOV -7, <-20
