{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448271956488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448271956501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:45:56 2015 " "Processing started: Mon Nov 23 17:45:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448271956501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448271956501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InsCycOp -c InsCycOp " "Command: quartus_map --read_settings_files=on --write_settings_files=off InsCycOp -c InsCycOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448271956502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448271958007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271958138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271958138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271958218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271958218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271958298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271958298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inscycop.v 1 1 " "Found 1 design units, including 1 entities, in source file inscycop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Found entity 1: InsCycOp" {  } { { "InsCycOp.v" "" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271958391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271958391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InsCycOp " "Elaborating entity \"InsCycOp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448271958627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:IR_reg " "Elaborating entity \"Register\" for hierarchy \"Register:IR_reg\"" {  } { { "InsCycOp.v" "IR_reg" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271958783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:mux1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:mux1\"" {  } { { "InsCycOp.v" "mux1" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271958789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Increment:Incr " "Elaborating entity \"Increment\" for hierarchy \"Increment:Incr\"" {  } { { "InsCycOp.v" "Incr" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271958943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448271958947 "|InsCycOp|Increment:Incr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"Register:PC_reg\"" {  } { { "InsCycOp.v" "PC_reg" { Text "E:/ /BAME2044 (ASIC and FPGA Design)/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271958957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448271962238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448271962238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448271963021 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448271963021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448271963021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448271963021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448271963511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:46:03 2015 " "Processing ended: Mon Nov 23 17:46:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448271963511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448271963511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448271963511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448271963511 ""}
