# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PROIECT_SSC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../PROIECT_SSC.srcs/sources_1/new/Mouse cursor draw.vhd" \
"../../../../PROIECT_SSC.srcs/sources_1/new/RGB VGA Sync.vhd" \
"../../../../PROIECT_SSC.srcs/sources_1/new/VGA Synchronization Circuit.vhd" \
"../../../../PROIECT_SSC.srcs/sources_1/new/VGA TestBench.vhd" \

# Do not sort compile order
nosort
