
// ../../syn/netlist/top_syn.v

../../innovus/post_layout/CHIP.v

-v /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v2_basicCells.v

