# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ioDetector.srcs/sources_1/bd/ioDetector/ipshared/ec67/hdl" --include "../../../../ioDetector.srcs/sources_1/bd/ioDetector/ipshared/70cf/hdl" --include "E:/vivado/vivado/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../ioDetector.srcs/sources_1/new/signal.v" \
"../../../../ioDetector.srcs/sources_1/new/main.v" \
"../../../../ioDetector.srcs/sources_1/bd/ioDetector/ip/ioDetector_processing_system7_0_0/sim/ioDetector_processing_system7_0_0.v" \
"../../../../ioDetector.srcs/sources_1/bd/ioDetector/ip/ioDetector_ila_0_0/sim/ioDetector_ila_0_0.v" \
"../../../../ioDetector.srcs/sources_1/bd/ioDetector/ip/ioDetector_main_0_0/sim/ioDetector_main_0_0.v" \
"../../../../ioDetector.srcs/sources_1/bd/ioDetector/sim/ioDetector.v" \
"../../../../ioDetector.srcs/sources_1/bd/ioDetector/hdl/ioDetector_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
