#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027f8bd2bbd0 .scope module, "BTr_tb" "BTr_tb" 2 5;
 .timescale -9 -12;
P_0000027f8bd2ae70 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000010100>;
v0000027f8bec66a0_0 .var "clk", 0 0;
v0000027f8bec6740_0 .net "data_out", 7 0, v0000027f8bd3c930_0;  1 drivers
v0000027f8bec67e0_0 .net "ready", 0 0, v0000027f8bec6420_0;  1 drivers
v0000027f8bd32610_0 .var "reset", 0 0;
v0000027f8bd326b0_0 .var "rx", 0 0;
S_0000027f8bd3c610 .scope module, "btr_inst" "BTr" 2 18, 3 4 0, S_0000027f8bd2bbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "ready";
P_0000027f8bd3c7a0 .param/l "BAUD_COUNT" 1 3 17, +C4<00000000000000000000000000000000000000000000000000000000101000100>;
P_0000027f8bd3c7d8 .param/l "BAUD_RATE" 0 3 14, +C4<00000000000000000010010110000000>;
P_0000027f8bd3c810 .param/l "CLK_FREQ" 0 3 13, +C4<00000010111110101111000010000000>;
P_0000027f8bd3c848 .param/l "IDLE" 1 3 26, C4<00>;
P_0000027f8bd3c880 .param/l "RECEIVE_DATA" 1 3 28, C4<10>;
P_0000027f8bd3c8b8 .param/l "RECEIVE_START" 1 3 27, C4<01>;
P_0000027f8bd3c8f0 .param/l "RECEIVE_STOP" 1 3 29, C4<11>;
v0000027f8bec6a80_0 .var "baud_counter", 15 0;
v0000027f8bd2b930_0 .var "bit_index", 3 0;
v0000027f8bd2b9d0_0 .net "clk", 0 0, v0000027f8bec66a0_0;  1 drivers
v0000027f8bd3c930_0 .var "data_out", 7 0;
v0000027f8bd3c9d0_0 .var "data_reg", 7 0;
v0000027f8bec6420_0 .var "ready", 0 0;
v0000027f8bec64c0_0 .net "reset", 0 0, v0000027f8bd32610_0;  1 drivers
v0000027f8bec6560_0 .net "rx", 0 0, v0000027f8bd326b0_0;  1 drivers
v0000027f8bec6600_0 .var "state", 1 0;
E_0000027f8bd2a9f0 .event posedge, v0000027f8bec64c0_0, v0000027f8bd2b9d0_0;
    .scope S_0000027f8bd3c610;
T_0 ;
    %wait E_0000027f8bd2a9f0;
    %load/vec4 v0000027f8bec64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f8bd3c930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f8bec6420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f8bd2b930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f8bec6600_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027f8bec6600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000027f8bec6560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027f8bec6600_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000027f8bec6a80_0;
    %pad/u 65;
    %cmpi/u 324, 0, 65;
    %jmp/0xz  T_0.9, 5;
    %load/vec4 v0000027f8bec6a80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027f8bec6600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f8bd2b930_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000027f8bec6a80_0;
    %pad/u 65;
    %cmpi/u 324, 0, 65;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0000027f8bec6a80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %load/vec4 v0000027f8bec6560_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000027f8bd2b930_0;
    %assign/vec4/off/d v0000027f8bd3c9d0_0, 4, 5;
    %load/vec4 v0000027f8bd2b930_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0000027f8bd2b930_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f8bd2b930_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027f8bec6600_0, 0;
T_0.14 ;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000027f8bec6a80_0;
    %pad/u 65;
    %cmpi/u 324, 0, 65;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0000027f8bec6a80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027f8bec6a80_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f8bec6420_0, 0;
    %load/vec4 v0000027f8bd3c9d0_0;
    %assign/vec4 v0000027f8bd3c930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f8bec6600_0, 0;
T_0.16 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027f8bd2bbd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bec66a0_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0000027f8bec66a0_0;
    %inv;
    %store/vec4 v0000027f8bec66a0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000027f8bd2bbd0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd32610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd32610_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 320000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f8bd326b0_0, 0, 1;
    %delay 400000, 0;
    %load/vec4 v0000027f8bec6740_0;
    %cmpi/e 170, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0000027f8bec67e0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 70 "$display", "Datos recibidos correctamente: %b", v0000027f8bec6740_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 72 "$display", "Error en la recepci\303\263n de datos." {0 0 0};
T_2.1 ;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000027f8bd2bbd0;
T_3 ;
    %vpi_call 2 81 "$dumpfile", "BTr_tb.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027f8bd2bbd0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "BTr-testb.v";
    "./BTr.v";
