# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b08
.inputs CLOCK RESET START I[0] I[1] I[2] I[3] I[4] I[5] I[6] I[7]
.outputs O[0] O[1] O[2] O[3]
.names $false
.names $true
1
.names $undef
.names STATO[0] STATO[1] MAR[0] MAR[1] MAR[2] START $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$636
111110 1
.names STATO[0] STATO[1] START MAR[1] MAR[2] MAR[0] $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$1021
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names STATO[0] MAR[1] MAR[2] MAR[0] STATO[1] $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$914
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$914 STATO[1] STATO[0] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$470[1]
010 1
100 1
101 1
110 1
111 1
.names STATO[1] OUT_R[0] MAR[1] MAR[0] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[0]
1010 1
1100 1
1101 1
1110 1
1111 1
.names STATO[1] MAR[1] MAR[0] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[1]
101 1
110 1
.names MAR[0] MAR[2] MAR[1] OUT_R[3] STATO[1] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[3]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10011 1
10101 1
10111 1
11001 1
11011 1
11111 1
.names STATO[1] MAR[1] MAR[2] MAR[0] OUT_R[2] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[2]
10001 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names STATO[0] STATO[1] $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830
10 1
.names STATO[1] MAR[2] MAR[1] MAR[0] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[2]
1011 1
1100 1
1101 1
1110 1
.names STATO[1] MAR[0] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[0]
10 1
.names STATO[1] MAR[2] MAR[0] OUT_R[1] $abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[1]
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names MAR[0] MAR[1] MAR[2] IN_R[2] IN_R[3] $abc$1877$new_n48_
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01101 1
10001 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$1877$new_n48_ MAR[1] MAR[2] IN_R[0] IN_R[1] MAR[0] $abc$1877$new_n49_
100000 1
100010 1
100100 1
100101 1
100110 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110011 1
110101 1
110111 1
111001 1
111010 1
111011 1
111101 1
111111 1
.names MAR[0] MAR[1] MAR[2] IN_R[6] IN_R[7] $abc$1877$new_n50_
00000 1
00001 1
00011 1
01010 1
01011 1
01100 1
01110 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11101 1
11110 1
11111 1
.names $abc$1877$new_n50_ MAR[1] MAR[0] IN_R[4] MAR[2] IN_R[5] $abc$1877$new_n51_
000001 1
000010 1
000011 1
000101 1
000110 1
000111 1
001001 1
001010 1
001011 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
011010 1
011011 1
011100 1
011101 1
.names STATO[1] STATO[0] $abc$1877$new_n51_ $abc$1877$new_n49_ $abc$1118$auto$opt_dff.cc:219:make_patterns_logic$710
0100 1
0101 1
0110 1
0111 1
1011 1
.names RESET $abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y
0 1
.names STATO[0] $abc$1118$auto$rtlil.cc:2542:NotGate$1057
0 1
.subckt dffsre C=CLOCK D=$abc$1118$auto$rtlil.cc:2542:NotGate$1057 E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$1021 Q=STATO[0] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=OUT_R[3] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$636 Q=O[3] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=OUT_R[2] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$636 Q=O[2] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=OUT_R[1] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$636 Q=O[1] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=OUT_R[0] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$636 Q=O[0] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[3] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$710 Q=OUT_R[3] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[2] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$710 Q=OUT_R[2] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[1] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$710 Q=OUT_R[1] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$508[0] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$710 Q=OUT_R[0] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[7] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[7] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[6] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[6] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[5] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[5] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[4] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[4] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[3] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[3] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[2] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[2] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[1] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[1] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=I[0] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$830 Q=IN_R[0] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[2] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$914 Q=MAR[2] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[1] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$914 Q=MAR[1] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$520[0] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$914 Q=MAR[0] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.subckt dffsre C=CLOCK D=$abc$1118$auto$simplemap.cc:309:simplemap_bmux$470[1] E=$abc$1118$auto$opt_dff.cc:219:make_patterns_logic$1021 Q=STATO[1] R=$abc$1877$techmap$techmap1579$auto$ff.cc:262:slice$994.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:72$1217_Y S=$true
.end
