$date
	Wed Jan  3 14:27:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 8 ! sinus [7:0] $end
$var reg 8 " angle [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module dut $end
$var wire 8 % angle [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var reg 8 & sinus [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
0$
0#
bx "
b0 !
$end
#10000000000
1#
#15000000000
b100100 "
b100100 %
#20000000000
0#
#30000000000
1#
#35000000000
b10000001 "
b10000001 %
#40000000000
0#
#50000000000
1#
#55000000000
b1001 "
b1001 %
#60000000000
0#
#70000000000
1#
#75000000000
b1100011 "
b1100011 %
#80000000000
0#
#90000000000
1#
#95000000000
b1101 "
b1101 %
#100000000000
0#
1$
#110000000000
b10100 !
b10100 &
1#
#115000000000
b10001101 "
b10001101 %
#120000000000
0#
#130000000000
b11000011 !
b11000011 &
1#
#135000000000
b1100101 "
b1100101 %
#140000000000
0#
#150000000000
b10010101 !
b10010101 &
1#
#155000000000
b10010 "
b10010 %
#160000000000
0#
#170000000000
b11100 !
b11100 &
1#
#175000000000
b1 "
b1 %
#180000000000
0#
#190000000000
b10 !
b10 &
1#
#195000000000
b1101 "
b1101 %
#200000000000
0#
#210000000000
b10100 !
b10100 &
1#
#215000000000
b1110110 "
b1110110 %
#220000000000
0#
#230000000000
b10101001 !
b10101001 &
1#
#235000000000
b111101 "
b111101 %
#240000000000
0#
#250000000000
b1011110 !
b1011110 &
1#
#255000000000
b11101101 "
b11101101 %
#260000000000
0#
#270000000000
b11111101 !
b11111101 &
1#
#275000000000
b10001100 "
b10001100 %
#280000000000
0#
#290000000000
b11000010 !
b11000010 &
1#
#295000000000
b11111001 "
b11111001 %
#300000000000
0#
