#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55cecb894650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55cecb8947e0 .scope module, "alu_tb" "alu_tb" 3 8;
 .timescale -9 -12;
v0x55cecb8b5c50_0 .var "d0_in", 7 0;
v0x55cecb8b5d30_0 .var "d1_in", 7 0;
v0x55cecb8b5dd0_0 .net "eq_out", 0 0, L_0x55cecb8b6160;  1 drivers
v0x55cecb8b5ed0_0 .net "gt_out", 0 0, L_0x55cecb8b62f0;  1 drivers
v0x55cecb8b5fa0_0 .net "res_out", 15 0, v0x55cecb8b5980_0;  1 drivers
v0x55cecb8b6090_0 .var "sel_in", 2 0;
S_0x55cecb884500 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 42, 3 42 0, S_0x55cecb8947e0;
 .timescale -9 -12;
v0x55cecb884690_0 .var/i "i", 31 0;
S_0x55cecb8b47d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 53, 3 53 0, S_0x55cecb8947e0;
 .timescale -9 -12;
v0x55cecb8b49d0_0 .var/i "i", 31 0;
S_0x55cecb8b4ab0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 64, 3 64 0, S_0x55cecb8947e0;
 .timescale -9 -12;
v0x55cecb8b4c90_0 .var/i "i", 31 0;
S_0x55cecb8b4d70 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 75, 3 75 0, S_0x55cecb8947e0;
 .timescale -9 -12;
v0x55cecb8b4f50_0 .var/i "i", 31 0;
S_0x55cecb8b5050 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 86, 3 86 0, S_0x55cecb8947e0;
 .timescale -9 -12;
v0x55cecb8b5280_0 .var/i "i", 31 0;
S_0x55cecb8b5380 .scope module, "uut" "alu" 3 20, 4 1 0, S_0x55cecb8947e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "d0_in";
    .port_info 1 /INPUT 8 "d1_in";
    .port_info 2 /INPUT 3 "sel_in";
    .port_info 3 /OUTPUT 16 "res_out";
    .port_info 4 /OUTPUT 1 "gt_out";
    .port_info 5 /OUTPUT 1 "eq_out";
v0x55cecb8b5640_0 .net "d0_in", 7 0, v0x55cecb8b5c50_0;  1 drivers
v0x55cecb8b5740_0 .net "d1_in", 7 0, v0x55cecb8b5d30_0;  1 drivers
v0x55cecb8b5820_0 .net "eq_out", 0 0, L_0x55cecb8b6160;  alias, 1 drivers
v0x55cecb8b58c0_0 .net "gt_out", 0 0, L_0x55cecb8b62f0;  alias, 1 drivers
v0x55cecb8b5980_0 .var "res_out", 15 0;
v0x55cecb8b5ab0_0 .net "sel_in", 2 0, v0x55cecb8b6090_0;  1 drivers
E_0x55cecb895b50 .event edge, v0x55cecb8b5ab0_0, v0x55cecb8b5640_0, v0x55cecb8b5740_0;
L_0x55cecb8b6160 .cmp/eq 8, v0x55cecb8b5c50_0, v0x55cecb8b5d30_0;
L_0x55cecb8b62f0 .cmp/gt 8, v0x55cecb8b5d30_0, v0x55cecb8b5c50_0;
    .scope S_0x55cecb8b5380;
T_0 ;
Ewait_0 .event/or E_0x55cecb895b50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55cecb8b5ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %div;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %mod;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %and;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %or;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55cecb8b5740_0;
    %pad/u 16;
    %load/vec4 v0x55cecb8b5640_0;
    %pad/u 16;
    %xor;
    %store/vec4 v0x55cecb8b5980_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cecb8947e0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 36 "$display", "\012---------\012Starting Simulation!" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %vpi_call/w 3 41 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_1, S_0x55cecb884500;
    %jmp t_0;
    .scope S_0x55cecb884500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cecb884690_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55cecb884690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55cecb884690_0;
    %pad/s 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 46 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x55cecb8b5d30_0, v0x55cecb8b5c50_0, v0x55cecb8b6090_0, v0x55cecb8b5fa0_0, v0x55cecb8b5dd0_0, v0x55cecb8b5ed0_0 {0 0 0};
    %load/vec4 v0x55cecb884690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cecb884690_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x55cecb8947e0;
t_0 %join;
    %delay 10000, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %vpi_call/w 3 52 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_3, S_0x55cecb8b47d0;
    %jmp t_2;
    .scope S_0x55cecb8b47d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cecb8b49d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55cecb8b49d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55cecb8b49d0_0;
    %pad/s 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 57 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x55cecb8b5d30_0, v0x55cecb8b5c50_0, v0x55cecb8b6090_0, v0x55cecb8b5fa0_0, v0x55cecb8b5dd0_0, v0x55cecb8b5ed0_0 {0 0 0};
    %load/vec4 v0x55cecb8b49d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cecb8b49d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x55cecb8947e0;
t_2 %join;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %vpi_call/w 3 63 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_5, S_0x55cecb8b4ab0;
    %jmp t_4;
    .scope S_0x55cecb8b4ab0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cecb8b4c90_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x55cecb8b4c90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x55cecb8b4c90_0;
    %pad/s 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 68 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x55cecb8b5d30_0, v0x55cecb8b5c50_0, v0x55cecb8b6090_0, v0x55cecb8b5fa0_0, v0x55cecb8b5dd0_0, v0x55cecb8b5ed0_0 {0 0 0};
    %load/vec4 v0x55cecb8b4c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cecb8b4c90_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x55cecb8947e0;
t_4 %join;
    %delay 10000, 0;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %vpi_call/w 3 74 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_7, S_0x55cecb8b4d70;
    %jmp t_6;
    .scope S_0x55cecb8b4d70;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cecb8b4f50_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55cecb8b4f50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55cecb8b4f50_0;
    %pad/s 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 79 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x55cecb8b5d30_0, v0x55cecb8b5c50_0, v0x55cecb8b6090_0, v0x55cecb8b5fa0_0, v0x55cecb8b5dd0_0, v0x55cecb8b5ed0_0 {0 0 0};
    %load/vec4 v0x55cecb8b4f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cecb8b4f50_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
    .scope S_0x55cecb8947e0;
t_6 %join;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55cecb8b5c50_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x55cecb8b5d30_0, 0, 8;
    %vpi_call/w 3 85 "$display", "d1_in      d0_in     sel_in  res_out           eq_out  gt_out" {0 0 0};
    %fork t_9, S_0x55cecb8b5050;
    %jmp t_8;
    .scope S_0x55cecb8b5050;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cecb8b5280_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x55cecb8b5280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0x55cecb8b5280_0;
    %pad/s 3;
    %store/vec4 v0x55cecb8b6090_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 90 "$display", "%8b   %8b  %3b     %15b  %b       %b", v0x55cecb8b5d30_0, v0x55cecb8b5c50_0, v0x55cecb8b6090_0, v0x55cecb8b5fa0_0, v0x55cecb8b5dd0_0, v0x55cecb8b5ed0_0 {0 0 0};
    %load/vec4 v0x55cecb8b5280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cecb8b5280_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
    .scope S_0x55cecb8947e0;
t_8 %join;
    %vpi_call/w 3 93 "$display", "\012---------\012Finishing Simulation!" {0 0 0};
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/alu_tb.sv";
    "src/alu.sv";
