{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642484654721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642484654722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 00:44:14 2022 " "Processing started: Tue Jan 18 00:44:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642484654722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642484654722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Banco_Registros -c Banco_Registros " "Command: quartus_map --read_settings_files=on --write_settings_files=off Banco_Registros -c Banco_Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642484654722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642484655135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642484655135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registros.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registros " "Found entity 1: Banco_Registros" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642484662999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642484662999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oValoe Banco_Registros.v(14) " "Verilog HDL Implicit Net warning at Banco_Registros.v(14): created implicit net for \"oValoe\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642484663000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Banco_Registros " "Elaborating entity \"Banco_Registros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642484663031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oValoe Banco_Registros.v(14) " "Verilog HDL or VHDL warning at Banco_Registros.v(14): object \"oValoe\" assigned a value but never read" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642484663032 "|Banco_Registros"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DATOS_MEMORIA Banco_Registros.v(9) " "Verilog HDL warning at Banco_Registros.v(9): object DATOS_MEMORIA used but never assigned" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642484663032 "|Banco_Registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Banco_Registros.v(14) " "Verilog HDL assignment warning at Banco_Registros.v(14): truncated value with size 4 to match size of target (1)" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642484663032 "|Banco_Registros"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Banco_Registros.v(23) " "Verilog HDL warning at Banco_Registros.v(23): ignoring unsupported system task" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1642484663032 "|Banco_Registros"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642484663572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642484663572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iClk " "No output dependent on input pin \"iClk\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642484663603 "|Banco_Registros|iClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/Banco_Registros.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642484663603 "|Banco_Registros|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642484663603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642484663603 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642484663603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642484663603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642484663618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 00:44:23 2022 " "Processing ended: Tue Jan 18 00:44:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642484663618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642484663618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642484663618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642484663618 ""}
