<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MIParser.h source code [llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PerFunctionMIParsingState,llvm::PerTargetMIParsingState,llvm::VRegInfo "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>MIRParser</a>/<a href='MIParser.h.html'>MIParser.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MIParser.h - Machine Instructions Parser -----------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file declares the function that parses the machine instructions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H">LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H" data-ref="_M/LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H">LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../ADT/StringMap.h.html">"llvm/ADT/StringMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../Support/Allocator.h.html">"llvm/Support/Allocator.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" id="llvm::MDNode">MDNode</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" id="llvm::RegisterBank">RegisterBank</a>;</td></tr>
<tr><th id="27">27</th><td><b>struct</b> <a class="type" href="../../AsmParser/SlotMapping.h.html#llvm::SlotMapping" title='llvm::SlotMapping' data-ref="llvm::SlotMapping" id="llvm::SlotMapping">SlotMapping</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic" id="llvm::SMDiagnostic">SMDiagnostic</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../Support/SourceMgr.h.html#llvm::SourceMgr" title='llvm::SourceMgr' data-ref="llvm::SourceMgr" id="llvm::SourceMgr">SourceMgr</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" id="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type def" id="llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</dfn> {</td></tr>
<tr><th id="35">35</th><td>  <b>enum</b> <dfn class="type def" id="llvm::VRegInfo::uint8_t" title='llvm::VRegInfo::uint8_t' data-ref="llvm::VRegInfo::uint8_t"><a class="type" href="#llvm::VRegInfo::uint8_t" title='llvm::VRegInfo::uint8_t' data-ref="llvm::VRegInfo::uint8_t">uint8_t</a></dfn> {</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::VRegInfo::uint8_t::UNKNOWN" title='llvm::VRegInfo::uint8_t::UNKNOWN' data-ref="llvm::VRegInfo::uint8_t::UNKNOWN">UNKNOWN</dfn>, <dfn class="enum" id="llvm::VRegInfo::uint8_t::NORMAL" title='llvm::VRegInfo::uint8_t::NORMAL' data-ref="llvm::VRegInfo::uint8_t::NORMAL">NORMAL</dfn>, <dfn class="enum" id="llvm::VRegInfo::uint8_t::GENERIC" title='llvm::VRegInfo::uint8_t::GENERIC' data-ref="llvm::VRegInfo::uint8_t::GENERIC">GENERIC</dfn>, <dfn class="enum" id="llvm::VRegInfo::uint8_t::REGBANK" title='llvm::VRegInfo::uint8_t::REGBANK' data-ref="llvm::VRegInfo::uint8_t::REGBANK">REGBANK</dfn></td></tr>
<tr><th id="37">37</th><td>  } <dfn class="decl" id="llvm::VRegInfo::Kind" title='llvm::VRegInfo::Kind' data-ref="llvm::VRegInfo::Kind">Kind</dfn> = <a class="enum" href="#llvm::VRegInfo::uint8_t::UNKNOWN" title='llvm::VRegInfo::uint8_t::UNKNOWN' data-ref="llvm::VRegInfo::uint8_t::UNKNOWN">UNKNOWN</a>;</td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl" id="llvm::VRegInfo::Explicit" title='llvm::VRegInfo::Explicit' data-ref="llvm::VRegInfo::Explicit">Explicit</dfn> = <b>false</b>; <i class="doc">///&lt; VReg was explicitly specified in the .mir file.</i></td></tr>
<tr><th id="39">39</th><td>  <b>union</b> {</td></tr>
<tr><th id="40">40</th><td>    <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::VRegInfo::(anonymous)::RC" title='llvm::VRegInfo::(anonymous union)::RC' data-ref="llvm::VRegInfo::(anonymous)::RC">RC</dfn>;</td></tr>
<tr><th id="41">41</th><td>    <em>const</em> <a class="type" href="../GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="decl" id="llvm::VRegInfo::(anonymous)::RegBank" title='llvm::VRegInfo::(anonymous union)::RegBank' data-ref="llvm::VRegInfo::(anonymous)::RegBank">RegBank</dfn>;</td></tr>
<tr><th id="42">42</th><td>  } <dfn class="decl" id="llvm::VRegInfo::D" title='llvm::VRegInfo::D' data-ref="llvm::VRegInfo::D">D</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::VRegInfo::VReg" title='llvm::VRegInfo::VReg' data-ref="llvm::VRegInfo::VReg">VReg</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::VRegInfo::PreferredReg" title='llvm::VRegInfo::PreferredReg' data-ref="llvm::VRegInfo::PreferredReg">PreferredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <dfn class="typedef" id="llvm::Name2RegClassMap" title='llvm::Name2RegClassMap' data-type='StringMap&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::Name2RegClassMap">Name2RegClassMap</dfn> = <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;;</td></tr>
<tr><th id="48">48</th><td><b>using</b> <dfn class="typedef" id="llvm::Name2RegBankMap" title='llvm::Name2RegBankMap' data-type='StringMap&lt;const llvm::RegisterBank *&gt;' data-ref="llvm::Name2RegBankMap">Name2RegBankMap</dfn> = <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>const</em> <a class="type" href="../GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>struct</b> <dfn class="type def" id="llvm::PerTargetMIParsingState" title='llvm::PerTargetMIParsingState' data-ref="llvm::PerTargetMIParsingState">PerTargetMIParsingState</dfn> {</td></tr>
<tr><th id="51">51</th><td><b>private</b>:</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="decl" id="llvm::PerTargetMIParsingState::Subtarget" title='llvm::PerTargetMIParsingState::Subtarget' data-ref="llvm::PerTargetMIParsingState::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// Maps from instruction names to op codes.</i></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2InstrOpCodes" title='llvm::PerTargetMIParsingState::Names2InstrOpCodes' data-ref="llvm::PerTargetMIParsingState::Names2InstrOpCodes">Names2InstrOpCodes</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Maps from register names to registers.</i></td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2Regs" title='llvm::PerTargetMIParsingState::Names2Regs' data-ref="llvm::PerTargetMIParsingState::Names2Regs">Names2Regs</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// Maps from register mask names to register masks.</i></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2RegMasks" title='llvm::PerTargetMIParsingState::Names2RegMasks' data-ref="llvm::PerTargetMIParsingState::Names2RegMasks">Names2RegMasks</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i class="doc">/// Maps from subregister names to subregister indices.</i></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2SubRegIndices" title='llvm::PerTargetMIParsingState::Names2SubRegIndices' data-ref="llvm::PerTargetMIParsingState::Names2SubRegIndices">Names2SubRegIndices</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// Maps from target index names to target indices.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2TargetIndices" title='llvm::PerTargetMIParsingState::Names2TargetIndices' data-ref="llvm::PerTargetMIParsingState::Names2TargetIndices">Names2TargetIndices</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Maps from direct target flag names to the direct target flag values.</i></td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2DirectTargetFlags" title='llvm::PerTargetMIParsingState::Names2DirectTargetFlags' data-ref="llvm::PerTargetMIParsingState::Names2DirectTargetFlags">Names2DirectTargetFlags</dfn>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Maps from direct target flag names to the bitmask target flag values.</i></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2BitmaskTargetFlags" title='llvm::PerTargetMIParsingState::Names2BitmaskTargetFlags' data-ref="llvm::PerTargetMIParsingState::Names2BitmaskTargetFlags">Names2BitmaskTargetFlags</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Maps from MMO target flag names to MMO target flag values.</i></td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>&gt; <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2MMOTargetFlags" title='llvm::PerTargetMIParsingState::Names2MMOTargetFlags' data-ref="llvm::PerTargetMIParsingState::Names2MMOTargetFlags">Names2MMOTargetFlags</dfn>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// Maps from register class names to register classes.</i></td></tr>
<tr><th id="79">79</th><td>  <a class="typedef" href="#llvm::Name2RegClassMap" title='llvm::Name2RegClassMap' data-type='StringMap&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::Name2RegClassMap">Name2RegClassMap</a> <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2RegClasses" title='llvm::PerTargetMIParsingState::Names2RegClasses' data-ref="llvm::PerTargetMIParsingState::Names2RegClasses">Names2RegClasses</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc">/// Maps from register bank names to register banks.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="typedef" href="#llvm::Name2RegBankMap" title='llvm::Name2RegBankMap' data-type='StringMap&lt;const llvm::RegisterBank *&gt;' data-ref="llvm::Name2RegBankMap">Name2RegBankMap</a> <dfn class="decl" id="llvm::PerTargetMIParsingState::Names2RegBanks" title='llvm::PerTargetMIParsingState::Names2RegBanks' data-ref="llvm::PerTargetMIParsingState::Names2RegBanks">Names2RegBanks</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState22initNames2InstrOpCodesEv" title='llvm::PerTargetMIParsingState::initNames2InstrOpCodes' data-ref="_ZN4llvm23PerTargetMIParsingState22initNames2InstrOpCodesEv" id="_ZN4llvm23PerTargetMIParsingState22initNames2InstrOpCodesEv">initNames2InstrOpCodes</a>();</td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState14initNames2RegsEv" title='llvm::PerTargetMIParsingState::initNames2Regs' data-ref="_ZN4llvm23PerTargetMIParsingState14initNames2RegsEv" id="_ZN4llvm23PerTargetMIParsingState14initNames2RegsEv">initNames2Regs</a>();</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState18initNames2RegMasksEv" title='llvm::PerTargetMIParsingState::initNames2RegMasks' data-ref="_ZN4llvm23PerTargetMIParsingState18initNames2RegMasksEv" id="_ZN4llvm23PerTargetMIParsingState18initNames2RegMasksEv">initNames2RegMasks</a>();</td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState23initNames2SubRegIndicesEv" title='llvm::PerTargetMIParsingState::initNames2SubRegIndices' data-ref="_ZN4llvm23PerTargetMIParsingState23initNames2SubRegIndicesEv" id="_ZN4llvm23PerTargetMIParsingState23initNames2SubRegIndicesEv">initNames2SubRegIndices</a>();</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState23initNames2TargetIndicesEv" title='llvm::PerTargetMIParsingState::initNames2TargetIndices' data-ref="_ZN4llvm23PerTargetMIParsingState23initNames2TargetIndicesEv" id="_ZN4llvm23PerTargetMIParsingState23initNames2TargetIndicesEv">initNames2TargetIndices</a>();</td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState27initNames2DirectTargetFlagsEv" title='llvm::PerTargetMIParsingState::initNames2DirectTargetFlags' data-ref="_ZN4llvm23PerTargetMIParsingState27initNames2DirectTargetFlagsEv" id="_ZN4llvm23PerTargetMIParsingState27initNames2DirectTargetFlagsEv">initNames2DirectTargetFlags</a>();</td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState28initNames2BitmaskTargetFlagsEv" title='llvm::PerTargetMIParsingState::initNames2BitmaskTargetFlags' data-ref="_ZN4llvm23PerTargetMIParsingState28initNames2BitmaskTargetFlagsEv" id="_ZN4llvm23PerTargetMIParsingState28initNames2BitmaskTargetFlagsEv">initNames2BitmaskTargetFlags</a>();</td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState24initNames2MMOTargetFlagsEv" title='llvm::PerTargetMIParsingState::initNames2MMOTargetFlags' data-ref="_ZN4llvm23PerTargetMIParsingState24initNames2MMOTargetFlagsEv" id="_ZN4llvm23PerTargetMIParsingState24initNames2MMOTargetFlagsEv">initNames2MMOTargetFlags</a>();</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv" title='llvm::PerTargetMIParsingState::initNames2RegClasses' data-ref="_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv" id="_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv">initNames2RegClasses</a>();</td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv" title='llvm::PerTargetMIParsingState::initNames2RegBanks' data-ref="_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv" id="_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv">initNames2RegBanks</a>();</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>public</b>:</td></tr>
<tr><th id="97">97</th><td>  <i class="doc">/// Try to convert an instruction name to an opcode. Return true if the</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// instruction name is invalid.</i></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState14parseInstrNameENS_9StringRefERj" title='llvm::PerTargetMIParsingState::parseInstrName' data-ref="_ZN4llvm23PerTargetMIParsingState14parseInstrNameENS_9StringRefERj" id="_ZN4llvm23PerTargetMIParsingState14parseInstrNameENS_9StringRefERj">parseInstrName</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1InstrName" title='InstrName' data-type='llvm::StringRef' data-ref="1InstrName">InstrName</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="2OpCode" title='OpCode' data-type='unsigned int &amp;' data-ref="2OpCode">OpCode</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Try to convert a register name to a register number. Return true if the</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// register name is invalid.</i></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState17getRegisterByNameENS_9StringRefERj" title='llvm::PerTargetMIParsingState::getRegisterByName' data-ref="_ZN4llvm23PerTargetMIParsingState17getRegisterByNameENS_9StringRefERj" id="_ZN4llvm23PerTargetMIParsingState17getRegisterByNameENS_9StringRefERj">getRegisterByName</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="3RegName" title='RegName' data-type='llvm::StringRef' data-ref="3RegName">RegName</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="4Reg" title='Reg' data-type='unsigned int &amp;' data-ref="4Reg">Reg</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// Check if the given identifier is a name of a register mask.</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// Return null if the identifier isn't a register mask.</i></td></tr>
<tr><th id="108">108</th><td>  <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState10getRegMaskENS_9StringRefE" title='llvm::PerTargetMIParsingState::getRegMask' data-ref="_ZN4llvm23PerTargetMIParsingState10getRegMaskENS_9StringRefE" id="_ZN4llvm23PerTargetMIParsingState10getRegMaskENS_9StringRefE">getRegMask</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="5Identifier" title='Identifier' data-type='llvm::StringRef' data-ref="5Identifier">Identifier</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Check if the given identifier is a name of a subregister index.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// Return 0 if the name isn't a subregister index class.</i></td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState14getSubRegIndexENS_9StringRefE" title='llvm::PerTargetMIParsingState::getSubRegIndex' data-ref="_ZN4llvm23PerTargetMIParsingState14getSubRegIndexENS_9StringRefE" id="_ZN4llvm23PerTargetMIParsingState14getSubRegIndexENS_9StringRefE">getSubRegIndex</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="6Name" title='Name' data-type='llvm::StringRef' data-ref="6Name">Name</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i class="doc">/// Try to convert a name of target index to the corresponding target index.</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// Return true if the name isn't a name of a target index.</i></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState14getTargetIndexENS_9StringRefERi" title='llvm::PerTargetMIParsingState::getTargetIndex' data-ref="_ZN4llvm23PerTargetMIParsingState14getTargetIndexENS_9StringRefERi" id="_ZN4llvm23PerTargetMIParsingState14getTargetIndexENS_9StringRefERi">getTargetIndex</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="7Name" title='Name' data-type='llvm::StringRef' data-ref="7Name">Name</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="8Index" title='Index' data-type='int &amp;' data-ref="8Index">Index</dfn>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i class="doc">/// Try to convert a name of a direct target flag to the corresponding</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// target flag.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// Return true if the name isn't a name of a direct flag.</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState19getDirectTargetFlagENS_9StringRefERj" title='llvm::PerTargetMIParsingState::getDirectTargetFlag' data-ref="_ZN4llvm23PerTargetMIParsingState19getDirectTargetFlagENS_9StringRefERj" id="_ZN4llvm23PerTargetMIParsingState19getDirectTargetFlagENS_9StringRefERj">getDirectTargetFlag</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="9Name" title='Name' data-type='llvm::StringRef' data-ref="9Name">Name</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="10Flag" title='Flag' data-type='unsigned int &amp;' data-ref="10Flag">Flag</dfn>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i class="doc">/// Try to convert a name of a bitmask target flag to the corresponding</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// target flag.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// Return true if the name isn't a name of a bitmask target flag.</i></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState20getBitmaskTargetFlagENS_9StringRefERj" title='llvm::PerTargetMIParsingState::getBitmaskTargetFlag' data-ref="_ZN4llvm23PerTargetMIParsingState20getBitmaskTargetFlagENS_9StringRefERj" id="_ZN4llvm23PerTargetMIParsingState20getBitmaskTargetFlagENS_9StringRefERj">getBitmaskTargetFlag</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="11Name" title='Name' data-type='llvm::StringRef' data-ref="11Name">Name</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="12Flag" title='Flag' data-type='unsigned int &amp;' data-ref="12Flag">Flag</dfn>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i class="doc">/// Try to convert a name of a MachineMemOperand target flag to the</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// corresponding target flag.</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// Return true if the name isn't a name of a target MMO flag.</i></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState16getMMOTargetFlagENS_9StringRefERNS_17MachineMemOperand5FlagsE" title='llvm::PerTargetMIParsingState::getMMOTargetFlag' data-ref="_ZN4llvm23PerTargetMIParsingState16getMMOTargetFlagENS_9StringRefERNS_17MachineMemOperand5FlagsE" id="_ZN4llvm23PerTargetMIParsingState16getMMOTargetFlagENS_9StringRefERNS_17MachineMemOperand5FlagsE">getMMOTargetFlag</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="13Name" title='Name' data-type='llvm::StringRef' data-ref="13Name">Name</dfn>, <a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> &amp;<dfn class="local col4 decl" id="14Flag" title='Flag' data-type='MachineMemOperand::Flags &amp;' data-ref="14Flag">Flag</dfn>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i class="doc">/// Check if the given identifier is a name of a register class.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// Return null if the name isn't a register class.</i></td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState11getRegClassENS_9StringRefE" title='llvm::PerTargetMIParsingState::getRegClass' data-ref="_ZN4llvm23PerTargetMIParsingState11getRegClassENS_9StringRefE" id="_ZN4llvm23PerTargetMIParsingState11getRegClassENS_9StringRefE">getRegClass</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="15Name" title='Name' data-type='llvm::StringRef' data-ref="15Name">Name</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc">/// Check if the given identifier is a name of a register bank.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// Return null if the name isn't a register bank.</i></td></tr>
<tr><th id="146">146</th><td>  <em>const</em> <a class="type" href="../GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState10getRegBankENS_9StringRefE" title='llvm::PerTargetMIParsingState::getRegBank' data-ref="_ZN4llvm23PerTargetMIParsingState10getRegBankENS_9StringRefE" id="_ZN4llvm23PerTargetMIParsingState10getRegBankENS_9StringRefE">getRegBank</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="16Name" title='Name' data-type='llvm::StringRef' data-ref="16Name">Name</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <dfn class="decl def" id="_ZN4llvm23PerTargetMIParsingStateC1ERKNS_19TargetSubtargetInfoE" title='llvm::PerTargetMIParsingState::PerTargetMIParsingState' data-ref="_ZN4llvm23PerTargetMIParsingStateC1ERKNS_19TargetSubtargetInfoE">PerTargetMIParsingState</dfn>(<em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="17STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="17STI">STI</dfn>)</td></tr>
<tr><th id="149">149</th><td>    : <a class="member" href="#llvm::PerTargetMIParsingState::Subtarget" title='llvm::PerTargetMIParsingState::Subtarget' data-ref="llvm::PerTargetMIParsingState::Subtarget">Subtarget</a>(<a class="local col7 ref" href="#17STI" title='STI' data-ref="17STI">STI</a>) {</td></tr>
<tr><th id="150">150</th><td>    <a class="member" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv" title='llvm::PerTargetMIParsingState::initNames2RegClasses' data-ref="_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv">initNames2RegClasses</a>();</td></tr>
<tr><th id="151">151</th><td>    <a class="member" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv" title='llvm::PerTargetMIParsingState::initNames2RegBanks' data-ref="_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv">initNames2RegBanks</a>();</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <dfn class="decl" id="_ZN4llvm23PerTargetMIParsingStateD1Ev" title='llvm::PerTargetMIParsingState::~PerTargetMIParsingState' data-ref="_ZN4llvm23PerTargetMIParsingStateD1Ev">~PerTargetMIParsingState</dfn>() = <b>default</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm23PerTargetMIParsingState9setTargetERKNS_19TargetSubtargetInfoE" title='llvm::PerTargetMIParsingState::setTarget' data-ref="_ZN4llvm23PerTargetMIParsingState9setTargetERKNS_19TargetSubtargetInfoE" id="_ZN4llvm23PerTargetMIParsingState9setTargetERKNS_19TargetSubtargetInfoE">setTarget</a>(<em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="18NewSubtarget" title='NewSubtarget' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="18NewSubtarget">NewSubtarget</dfn>);</td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><b>struct</b> <dfn class="type def" id="llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</dfn> {</td></tr>
<tr><th id="160">160</th><td>  <a class="typedef" href="../../Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> <dfn class="decl" id="llvm::PerFunctionMIParsingState::Allocator" title='llvm::PerFunctionMIParsingState::Allocator' data-ref="llvm::PerFunctionMIParsingState::Allocator">Allocator</dfn>;</td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::PerFunctionMIParsingState::MF" title='llvm::PerFunctionMIParsingState::MF' data-ref="llvm::PerFunctionMIParsingState::MF">MF</dfn>;</td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../Support/SourceMgr.h.html#llvm::SourceMgr" title='llvm::SourceMgr' data-ref="llvm::SourceMgr">SourceMgr</a> *<dfn class="decl" id="llvm::PerFunctionMIParsingState::SM" title='llvm::PerFunctionMIParsingState::SM' data-ref="llvm::PerFunctionMIParsingState::SM">SM</dfn>;</td></tr>
<tr><th id="163">163</th><td>  <em>const</em> <a class="type" href="../../AsmParser/SlotMapping.h.html#llvm::SlotMapping" title='llvm::SlotMapping' data-ref="llvm::SlotMapping">SlotMapping</a> &amp;<dfn class="decl" id="llvm::PerFunctionMIParsingState::IRSlots" title='llvm::PerFunctionMIParsingState::IRSlots' data-ref="llvm::PerFunctionMIParsingState::IRSlots">IRSlots</dfn>;</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="#llvm::PerTargetMIParsingState" title='llvm::PerTargetMIParsingState' data-ref="llvm::PerTargetMIParsingState">PerTargetMIParsingState</a> &amp;<dfn class="decl" id="llvm::PerFunctionMIParsingState::Target" title='llvm::PerFunctionMIParsingState::Target' data-ref="llvm::PerFunctionMIParsingState::Target">Target</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::MBBSlots" title='llvm::PerFunctionMIParsingState::MBBSlots' data-ref="llvm::PerFunctionMIParsingState::MBBSlots">MBBSlots</dfn>;</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="#llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</a> *&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::VRegInfos" title='llvm::PerFunctionMIParsingState::VRegInfos' data-ref="llvm::PerFunctionMIParsingState::VRegInfos">VRegInfos</dfn>;</td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<a class="type" href="#llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</a> *&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::VRegInfosNamed" title='llvm::PerFunctionMIParsingState::VRegInfosNamed' data-ref="llvm::PerFunctionMIParsingState::VRegInfosNamed">VRegInfosNamed</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::FixedStackObjectSlots" title='llvm::PerFunctionMIParsingState::FixedStackObjectSlots' data-ref="llvm::PerFunctionMIParsingState::FixedStackObjectSlots">FixedStackObjectSlots</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::StackObjectSlots" title='llvm::PerFunctionMIParsingState::StackObjectSlots' data-ref="llvm::PerFunctionMIParsingState::StackObjectSlots">StackObjectSlots</dfn>;</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::ConstantPoolSlots" title='llvm::PerFunctionMIParsingState::ConstantPoolSlots' data-ref="llvm::PerFunctionMIParsingState::ConstantPoolSlots">ConstantPoolSlots</dfn>;</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::PerFunctionMIParsingState::JumpTableSlots" title='llvm::PerFunctionMIParsingState::JumpTableSlots' data-ref="llvm::PerFunctionMIParsingState::JumpTableSlots">JumpTableSlots</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm25PerFunctionMIParsingStateC1ERNS_15MachineFunctionERNS_9SourceMgrERKNS_11SlotMappingERNS_23PerTargetMIParsingStateE" title='llvm::PerFunctionMIParsingState::PerFunctionMIParsingState' data-ref="_ZN4llvm25PerFunctionMIParsingStateC1ERNS_15MachineFunctionERNS_9SourceMgrERKNS_11SlotMappingERNS_23PerTargetMIParsingStateE" id="_ZN4llvm25PerFunctionMIParsingStateC1ERNS_15MachineFunctionERNS_9SourceMgrERKNS_11SlotMappingERNS_23PerTargetMIParsingStateE">PerFunctionMIParsingState</a>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="19MF">MF</dfn>, <a class="type" href="../../Support/SourceMgr.h.html#llvm::SourceMgr" title='llvm::SourceMgr' data-ref="llvm::SourceMgr">SourceMgr</a> &amp;<dfn class="local col0 decl" id="20SM" title='SM' data-type='llvm::SourceMgr &amp;' data-ref="20SM">SM</dfn>,</td></tr>
<tr><th id="175">175</th><td>                            <em>const</em> <a class="type" href="../../AsmParser/SlotMapping.h.html#llvm::SlotMapping" title='llvm::SlotMapping' data-ref="llvm::SlotMapping">SlotMapping</a> &amp;<dfn class="local col1 decl" id="21IRSlots" title='IRSlots' data-type='const llvm::SlotMapping &amp;' data-ref="21IRSlots">IRSlots</dfn>,</td></tr>
<tr><th id="176">176</th><td>                            <a class="type" href="#llvm::PerTargetMIParsingState" title='llvm::PerTargetMIParsingState' data-ref="llvm::PerTargetMIParsingState">PerTargetMIParsingState</a> &amp;<dfn class="local col2 decl" id="22Target" title='Target' data-type='llvm::PerTargetMIParsingState &amp;' data-ref="22Target">Target</dfn>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="#llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</a> &amp;<a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm25PerFunctionMIParsingState11getVRegInfoEj" title='llvm::PerFunctionMIParsingState::getVRegInfo' data-ref="_ZN4llvm25PerFunctionMIParsingState11getVRegInfoEj" id="_ZN4llvm25PerFunctionMIParsingState11getVRegInfoEj">getVRegInfo</a>(<em>unsigned</em> <dfn class="local col3 decl" id="23Num" title='Num' data-type='unsigned int' data-ref="23Num">Num</dfn>);</td></tr>
<tr><th id="179">179</th><td>  <a class="type" href="#llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</a> &amp;<a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm25PerFunctionMIParsingState16getVRegInfoNamedENS_9StringRefE" title='llvm::PerFunctionMIParsingState::getVRegInfoNamed' data-ref="_ZN4llvm25PerFunctionMIParsingState16getVRegInfoNamedENS_9StringRefE" id="_ZN4llvm25PerFunctionMIParsingState16getVRegInfoNamedENS_9StringRefE">getVRegInfoNamed</a>(<a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="24RegName" title='RegName' data-type='llvm::StringRef' data-ref="24RegName">RegName</dfn>);</td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i class="doc">/// Parse the machine basic block definitions, and skip the machine</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">/// instructions.</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">///</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">/// This function runs the first parsing pass on the machine function's body.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">/// It parses only the machine basic block definitions and creates the machine</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">/// basic blocks in the given machine function.</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">///</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// The machine instructions aren't parsed during the first pass because all</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">/// the machine basic blocks aren't defined yet - this makes it impossible to</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">/// resolve the machine basic block references.</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">///</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// Return true if an error occurred.</i></td></tr>
<tr><th id="194">194</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm33parseMachineBasicBlockDefinitionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseMachineBasicBlockDefinitions' data-ref="_ZN4llvm33parseMachineBasicBlockDefinitionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm33parseMachineBasicBlockDefinitionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE">parseMachineBasicBlockDefinitions</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col5 decl" id="25PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="25PFS">PFS</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                       <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="26Src" title='Src' data-type='llvm::StringRef' data-ref="26Src">Src</dfn>, <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col7 decl" id="27Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="27Error">Error</dfn>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i class="doc">/// Parse the machine instructions.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">///</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">/// This function runs the second parsing pass on the machine function's body.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">/// It skips the machine basic block definitions and parses only the machine</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// instructions and basic block attributes like liveins and successors.</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">///</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">/// The second parsing pass assumes that the first parsing pass already ran</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">/// on the given source string.</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">///</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">/// Return true if an error occurred.</i></td></tr>
<tr><th id="207">207</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm24parseMachineInstructionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseMachineInstructions' data-ref="_ZN4llvm24parseMachineInstructionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm24parseMachineInstructionsERNS_25PerFunctionMIParsingStateENS_9StringRefERNS_12SMDiagnosticE">parseMachineInstructions</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col8 decl" id="28PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="28PFS">PFS</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="29Src" title='Src' data-type='llvm::StringRef' data-ref="29Src">Src</dfn>,</td></tr>
<tr><th id="208">208</th><td>                              <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col0 decl" id="30Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="30Error">Error</dfn>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm17parseMBBReferenceERNS_25PerFunctionMIParsingStateERPNS_17MachineBasicBlockENS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseMBBReference' data-ref="_ZN4llvm17parseMBBReferenceERNS_25PerFunctionMIParsingStateERPNS_17MachineBasicBlockENS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm17parseMBBReferenceERNS_25PerFunctionMIParsingStateERPNS_17MachineBasicBlockENS_9StringRefERNS_12SMDiagnosticE">parseMBBReference</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col1 decl" id="31PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="31PFS">PFS</dfn>,</td></tr>
<tr><th id="211">211</th><td>                       <a class="type" href="../MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="32MBB">MBB</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="33Src" title='Src' data-type='llvm::StringRef' data-ref="33Src">Src</dfn>,</td></tr>
<tr><th id="212">212</th><td>                       <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col4 decl" id="34Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="34Error">Error</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm22parseRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseRegisterReference' data-ref="_ZN4llvm22parseRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm22parseRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE">parseRegisterReference</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col5 decl" id="35PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="35PFS">PFS</dfn>,</td></tr>
<tr><th id="215">215</th><td>                            <em>unsigned</em> &amp;<dfn class="local col6 decl" id="36Reg" title='Reg' data-type='unsigned int &amp;' data-ref="36Reg">Reg</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="37Src" title='Src' data-type='llvm::StringRef' data-ref="37Src">Src</dfn>,</td></tr>
<tr><th id="216">216</th><td>                            <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col8 decl" id="38Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="38Error">Error</dfn>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm27parseNamedRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseNamedRegisterReference' data-ref="_ZN4llvm27parseNamedRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm27parseNamedRegisterReferenceERNS_25PerFunctionMIParsingStateERjNS_9StringRefERNS_12SMDiagnosticE">parseNamedRegisterReference</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col9 decl" id="39PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="39PFS">PFS</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int &amp;' data-ref="40Reg">Reg</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                 <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="41Src" title='Src' data-type='llvm::StringRef' data-ref="41Src">Src</dfn>, <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col2 decl" id="42Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="42Error">Error</dfn>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm29parseVirtualRegisterReferenceERNS_25PerFunctionMIParsingStateERPNS_8VRegInfoENS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseVirtualRegisterReference' data-ref="_ZN4llvm29parseVirtualRegisterReferenceERNS_25PerFunctionMIParsingStateERPNS_8VRegInfoENS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm29parseVirtualRegisterReferenceERNS_25PerFunctionMIParsingStateERPNS_8VRegInfoENS_9StringRefERNS_12SMDiagnosticE">parseVirtualRegisterReference</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col3 decl" id="43PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="43PFS">PFS</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                   <a class="type" href="#llvm::VRegInfo" title='llvm::VRegInfo' data-ref="llvm::VRegInfo">VRegInfo</a> *&amp;<dfn class="local col4 decl" id="44Info" title='Info' data-type='llvm::VRegInfo *&amp;' data-ref="44Info">Info</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="45Src" title='Src' data-type='llvm::StringRef' data-ref="45Src">Src</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                   <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col6 decl" id="46Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="46Error">Error</dfn>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm25parseStackObjectReferenceERNS_25PerFunctionMIParsingStateERiNS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseStackObjectReference' data-ref="_ZN4llvm25parseStackObjectReferenceERNS_25PerFunctionMIParsingStateERiNS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm25parseStackObjectReferenceERNS_25PerFunctionMIParsingStateERiNS_9StringRefERNS_12SMDiagnosticE">parseStackObjectReference</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col7 decl" id="47PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="47PFS">PFS</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="48FI" title='FI' data-type='int &amp;' data-ref="48FI">FI</dfn>,</td></tr>
<tr><th id="226">226</th><td>                               <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="49Src" title='Src' data-type='llvm::StringRef' data-ref="49Src">Src</dfn>, <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col0 decl" id="50Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="50Error">Error</dfn>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>bool</em> <a class="decl" href="../../../../lib/CodeGen/MIRParser/MIParser.cpp.html#_ZN4llvm11parseMDNodeERNS_25PerFunctionMIParsingStateERPNS_6MDNodeENS_9StringRefERNS_12SMDiagnosticE" title='llvm::parseMDNode' data-ref="_ZN4llvm11parseMDNodeERNS_25PerFunctionMIParsingStateERPNS_6MDNodeENS_9StringRefERNS_12SMDiagnosticE" id="_ZN4llvm11parseMDNodeERNS_25PerFunctionMIParsingStateERPNS_6MDNodeENS_9StringRefERNS_12SMDiagnosticE">parseMDNode</a>(<a class="type" href="#llvm::PerFunctionMIParsingState" title='llvm::PerFunctionMIParsingState' data-ref="llvm::PerFunctionMIParsingState">PerFunctionMIParsingState</a> &amp;<dfn class="local col1 decl" id="51PFS" title='PFS' data-type='llvm::PerFunctionMIParsingState &amp;' data-ref="51PFS">PFS</dfn>, <a class="type" href="../../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *&amp;<dfn class="local col2 decl" id="52Node" title='Node' data-type='llvm::MDNode *&amp;' data-ref="52Node">Node</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="53Src" title='Src' data-type='llvm::StringRef' data-ref="53Src">Src</dfn>,</td></tr>
<tr><th id="229">229</th><td>                 <a class="type" href="../../Support/SourceMgr.h.html#llvm::SMDiagnostic" title='llvm::SMDiagnostic' data-ref="llvm::SMDiagnostic">SMDiagnostic</a> &amp;<dfn class="local col4 decl" id="54Error" title='Error' data-type='llvm::SMDiagnostic &amp;' data-ref="54Error">Error</dfn>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/MIRParser/MIParser.cpp.html'>llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
