Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 22 18:16:01 2025
| Host         : VINIBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_echo_top_timing_summary_routed.rpt -pb uart_echo_top_timing_summary_routed.pb -rpx uart_echo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_echo_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.528        0.000                      0                   83        0.157        0.000                      0                   83        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.528        0.000                      0                   83        0.157        0.000                      0                   83        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 u_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.283ns (31.013%)  route 2.854ns (68.987%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.600     5.202    u_tx/CLK
    SLICE_X46Y123        FDCE                                         r  u_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDCE (Prop_fdce_C_Q)         0.478     5.680 f  u_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           1.031     6.712    u_tx/clk_count_reg_n_0_[1]
    SLICE_X46Y124        LUT5 (Prop_lut5_I1_O)        0.324     7.036 r  u_tx/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.501     7.537    u_tx/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.331     7.868 r  u_tx/FSM_sequential_state[1]_i_2/O
                         net (fo=16, routed)          0.750     8.618    u_tx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X46Y123        LUT5 (Prop_lut5_I2_O)        0.150     8.768 r  u_tx/clk_count[6]_i_1__0/O
                         net (fo=1, routed)           0.572     9.339    u_tx/clk_count[6]_i_1__0_n_0
    SLICE_X47Y123        FDCE                                         r  u_tx/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.482    14.904    u_tx/CLK
    SLICE_X47Y123        FDCE                                         r  u_tx/clk_count_reg[6]/C
                         clock pessimism              0.276    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X47Y123        FDCE (Setup_fdce_C_D)       -0.278    14.867    u_tx/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.964ns (24.157%)  route 3.026ns (75.843%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          1.390     9.065    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.189 r  u_rx/clk_count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.189    u_rx/clk_count[10]_i_1_n_0
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.480    14.902    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[10]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.031    15.157    u_rx/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.992ns (24.686%)  route 3.026ns (75.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          1.390     9.065    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y126        LUT4 (Prop_lut4_I1_O)        0.152     9.217 r  u_rx/clk_count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.217    u_rx/clk_count[12]_i_1_n_0
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.480    14.902    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[12]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.075    15.201    u_rx/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 u_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.257ns (32.638%)  route 2.594ns (67.362%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.600     5.202    u_tx/CLK
    SLICE_X46Y123        FDCE                                         r  u_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDCE (Prop_fdce_C_Q)         0.478     5.680 f  u_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           1.031     6.712    u_tx/clk_count_reg_n_0_[1]
    SLICE_X46Y124        LUT5 (Prop_lut5_I1_O)        0.324     7.036 r  u_tx/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.501     7.537    u_tx/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.331     7.868 r  u_tx/FSM_sequential_state[1]_i_2/O
                         net (fo=16, routed)          1.062     8.930    u_tx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X46Y122        LUT5 (Prop_lut5_I1_O)        0.124     9.054 r  u_tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.054    u_tx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483    14.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X46Y122        FDCE (Setup_fdce_C_D)        0.077    15.223    u_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 u_tx/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.283ns (33.090%)  route 2.594ns (66.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.600     5.202    u_tx/CLK
    SLICE_X46Y123        FDCE                                         r  u_tx/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDCE (Prop_fdce_C_Q)         0.478     5.680 f  u_tx/clk_count_reg[1]/Q
                         net (fo=7, routed)           1.031     6.712    u_tx/clk_count_reg_n_0_[1]
    SLICE_X46Y124        LUT5 (Prop_lut5_I1_O)        0.324     7.036 r  u_tx/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.501     7.537    u_tx/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.331     7.868 r  u_tx/FSM_sequential_state[1]_i_2/O
                         net (fo=16, routed)          1.062     8.930    u_tx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X46Y122        LUT3 (Prop_lut3_I2_O)        0.150     9.080 r  u_tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.080    u_tx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483    14.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X46Y122        FDCE (Setup_fdce_C_D)        0.118    15.264    u_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.964ns (26.527%)  route 2.670ns (73.473%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          1.033     8.708    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y126        LUT4 (Prop_lut4_I1_O)        0.124     8.832 r  u_rx/clk_count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.832    u_rx/clk_count[11]_i_1_n_0
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.480    14.902    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[11]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.031    15.157    u_rx/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.993ns (27.109%)  route 2.670ns (72.891%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          1.033     8.708    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y126        LUT4 (Prop_lut4_I1_O)        0.153     8.861 r  u_rx/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.861    u_rx/clk_count[9]_i_1_n_0
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.480    14.902    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[9]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.075    15.201    u_rx/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.964ns (26.858%)  route 2.625ns (73.142%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          0.988     8.664    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y126        LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  u_rx/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.788    u_rx/clk_count[0]_i_1_n_0
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.480    14.902    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[0]/C
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.029    15.155    u_rx/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.723ns (49.472%)  route 1.760ns (50.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[4]/Q
                         net (fo=4, routed)           0.873     6.491    u_rx/clk_count_reg_n_0_[4]
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.166 r  u_rx/clk_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.175    u_rx/clk_count_reg[4]_i_2_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.498 r  u_rx/clk_count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.877     8.375    u_rx/clk_count_reg[8]_i_2_n_6
    SLICE_X51Y125        LUT4 (Prop_lut4_I0_O)        0.306     8.681 r  u_rx/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.681    u_rx/clk_count[6]_i_1_n_0
    SLICE_X51Y125        FDCE                                         r  u_rx/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.478    14.900    u_rx/CLK
    SLICE_X51Y125        FDCE                                         r  u_rx/clk_count_reg[6]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X51Y125        FDCE (Setup_fdce_C_D)        0.031    15.155    u_rx/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 u_rx/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/clk_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.964ns (28.028%)  route 2.475ns (71.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596     5.198    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.419     5.617 r  u_rx/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.765     6.382    u_rx/clk_count_reg_n_0_[3]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.297     6.679 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=4, routed)           0.872     7.551    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.675 r  u_rx/clk_count[12]_i_3/O
                         net (fo=13, routed)          0.838     8.514    u_rx/clk_count[12]_i_3_n_0
    SLICE_X51Y125        LUT4 (Prop_lut4_I1_O)        0.124     8.638 r  u_rx/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.638    u_rx/clk_count[5]_i_1_n_0
    SLICE_X51Y125        FDCE                                         r  u_rx/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.478    14.900    u_rx/CLK
    SLICE_X51Y125        FDCE                                         r  u_rx/clk_count_reg[5]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X51Y125        FDCE (Setup_fdce_C_D)        0.029    15.153    u_rx/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tx_byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.101     1.711    u_tx/Q[3]
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.072     1.554    u_tx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_rx/Rx_Out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.548     1.467    u_rx/CLK
    SLICE_X49Y123        FDCE                                         r  u_rx/Rx_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_rx/Rx_Out_reg[3]/Q
                         net (fo=2, routed)           0.121     1.730    u_rx_n_7
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.072     1.554    tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_rx/Rx_Out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.548     1.467    u_rx/CLK
    SLICE_X49Y123        FDCE                                         r  u_rx/Rx_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_rx/Rx_Out_reg[2]/Q
                         net (fo=2, routed)           0.121     1.730    u_rx_n_8
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.070     1.552    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_rx/Rx_Out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.547     1.466    u_rx/CLK
    SLICE_X49Y124        FDCE                                         r  u_rx/Rx_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_rx/Rx_Out_reg[6]/Q
                         net (fo=2, routed)           0.126     1.734    u_rx_n_4
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.071     1.553    tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_rx/Rx_Out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.548     1.467    u_rx/CLK
    SLICE_X49Y123        FDCE                                         r  u_rx/Rx_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_rx/Rx_Out_reg[1]/Q
                         net (fo=2, routed)           0.118     1.727    u_rx_n_9
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.047     1.529    tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tx_byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.127     1.738    u_tx/Q[1]
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.055     1.537    u_tx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_rx/Rx_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.784%)  route 0.120ns (39.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    u_rx/CLK
    SLICE_X48Y121        FDCE                                         r  u_rx/Rx_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_rx/Rx_Done_reg/Q
                         net (fo=3, routed)           0.120     1.730    u_tx/rx_led_OBUF
    SLICE_X47Y121        LUT4 (Prop_lut4_I2_O)        0.045     1.775 r  u_tx/tx_start_i_1/O
                         net (fo=1, routed)           0.000     1.775    u_tx_n_1
    SLICE_X47Y121        FDCE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.819     1.984    clk_IBUF_BUFG
    SLICE_X47Y121        FDCE                                         r  tx_start_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X47Y121        FDCE (Hold_fdce_C_D)         0.091     1.574    tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    clk_IBUF_BUFG
    SLICE_X49Y122        FDCE                                         r  tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.153     1.764    u_tx/Q[2]
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.070     1.552    u_tx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tx_byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.547     1.466    clk_IBUF_BUFG
    SLICE_X48Y124        FDCE                                         r  tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDCE (Prop_fdce_C_Q)         0.141     1.607 r  tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.159     1.766    u_tx/Q[5]
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.817     1.983    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.071     1.553    u_tx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_rx/bit_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/Rx_Out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.556%)  route 0.155ns (45.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.546     1.465    u_rx/CLK
    SLICE_X51Y124        FDCE                                         r  u_rx/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_rx/bit_index_reg[2]/Q
                         net (fo=7, routed)           0.155     1.761    u_rx/bit_index_reg_n_0_[2]
    SLICE_X49Y124        LUT5 (Prop_lut5_I3_O)        0.045     1.806 r  u_rx/Rx_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    u_rx/Rx_Out[6]_i_1_n_0
    SLICE_X49Y124        FDCE                                         r  u_rx/Rx_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.815     1.980    u_rx/CLK
    SLICE_X49Y124        FDCE                                         r  u_rx/Rx_Out_reg[6]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X49Y124        FDCE (Hold_fdce_C_D)         0.092     1.592    u_rx/Rx_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y121   rx_done_d_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y124   tx_byte_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y122   tx_byte_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y124   tx_byte_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y121   rx_done_d_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y121   rx_done_d_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y121   rx_done_d_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y121   rx_done_d_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y122   tx_byte_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.073ns (55.710%)  route 3.238ns (44.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.601     5.203    u_tx/CLK
    SLICE_X46Y122        FDPE                                         r  u_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDPE (Prop_fdpe_C_Q)         0.518     5.721 r  u_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           3.238     8.960    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.515 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    12.515    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/Rx_Done_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.976ns (56.802%)  route 3.024ns (43.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.604     5.206    u_rx/CLK
    SLICE_X48Y121        FDCE                                         r  u_rx/Rx_Done_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDCE (Prop_fdce_C_Q)         0.456     5.662 r  u_rx/Rx_Done_reg_lopt_replica/Q
                         net (fo=1, routed)           3.024     8.686    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.207 r  rx_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.207    rx_led
    H17                                                               r  rx_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rx/Rx_Done_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.362ns (59.506%)  route 0.927ns (40.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    u_rx/CLK
    SLICE_X48Y121        FDCE                                         r  u_rx/Rx_Done_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_rx/Rx_Done_reg_lopt_replica/Q
                         net (fo=1, routed)           0.927     2.538    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.759 r  rx_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.759    rx_led
    H17                                                               r  rx_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tx/Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.420ns (55.678%)  route 1.130ns (44.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.550     1.469    u_tx/CLK
    SLICE_X46Y122        FDPE                                         r  u_tx/Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  u_tx/Tx_Serial_reg/Q
                         net (fo=1, routed)           1.130     2.764    txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.020 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.020    txd
    D4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tx_start_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.000ns  (logic 1.631ns (27.185%)  route 4.369ns (72.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.752     6.000    rst
    SLICE_X47Y121        FDCE                                         f  tx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.485     4.907    clk_IBUF_BUFG
    SLICE_X47Y121        FDCE                                         r  tx_start_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDCE                                         f  u_tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDCE                                         f  u_tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/Tx_Serial_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDPE                                         f  u_tx/Tx_Serial_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDPE                                         r  u_tx/Tx_Serial_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/bit_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDCE                                         f  u_tx/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/bit_index_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/bit_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDCE                                         f  u_tx/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/bit_index_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/bit_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X46Y122        FDCE                                         f  u_tx/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X46Y122        FDCE                                         r  u_tx/bit_index_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X47Y122        FDCE                                         f  u_tx/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X47Y122        FDCE                                         f  u_tx/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_tx/data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.631ns (28.513%)  route 4.089ns (71.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.617     4.124    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.248 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          1.472     5.720    u_tx/rst
    SLICE_X47Y122        FDCE                                         f  u_tx/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.483     4.905    u_tx/CLK
    SLICE_X47Y122        FDCE                                         r  u_tx/data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            u_rx/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.257ns (18.539%)  route 1.131ns (81.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rxd_IBUF_inst/O
                         net (fo=1, routed)           1.131     1.389    u_rx/rxd_IBUF
    SLICE_X50Y127        FDRE                                         r  u_rx/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.816     1.981    u_rx/CLK
    SLICE_X50Y127        FDRE                                         r  u_rx/rx_sync_0_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.320ns (19.356%)  route 1.331ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.249     1.651    u_rx/rst
    SLICE_X51Y126        FDCE                                         f  u_rx/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.814     1.979    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/clk_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.320ns (19.356%)  route 1.331ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.249     1.651    u_rx/rst
    SLICE_X51Y126        FDCE                                         f  u_rx/clk_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.814     1.979    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/clk_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.320ns (19.356%)  route 1.331ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.249     1.651    u_rx/rst
    SLICE_X51Y126        FDCE                                         f  u_rx/clk_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.814     1.979    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/clk_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.320ns (19.356%)  route 1.331ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.249     1.651    u_rx/rst
    SLICE_X51Y126        FDCE                                         f  u_rx/clk_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.814     1.979    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/clk_count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.320ns (19.356%)  route 1.331ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.249     1.651    u_rx/rst
    SLICE_X51Y126        FDCE                                         f  u_rx/clk_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.814     1.979    u_rx/CLK
    SLICE_X51Y126        FDCE                                         r  u_rx/clk_count_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.320ns (19.204%)  route 1.345ns (80.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.262     1.664    u_rx/rst
    SLICE_X49Y125        FDCE                                         f  u_rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.815     1.980    u_rx/CLK
    SLICE_X49Y125        FDCE                                         r  u_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.320ns (19.204%)  route 1.345ns (80.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.262     1.664    u_rx/rst
    SLICE_X49Y125        FDCE                                         f  u_rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.815     1.980    u_rx/CLK
    SLICE_X49Y125        FDCE                                         r  u_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/Rx_Out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.320ns (19.204%)  route 1.345ns (80.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.262     1.664    u_rx/rst
    SLICE_X49Y125        FDCE                                         f  u_rx/Rx_Out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.815     1.980    u_rx/CLK
    SLICE_X49Y125        FDCE                                         r  u_rx/Rx_Out_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_rx/rx_done_int_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.320ns (19.204%)  route 1.345ns (80.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.358    u_rx/rst_n_IBUF
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  u_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=66, routed)          0.262     1.664    u_rx/rst
    SLICE_X49Y125        FDCE                                         f  u_rx/rx_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.815     1.980    u_rx/CLK
    SLICE_X49Y125        FDCE                                         r  u_rx/rx_done_int_reg/C





