LIBRARY IEEE;
USE ieee.STD_LOGIC_1164.all;
USE ieee.numeric_std.all;
----------------------------------
ENTITY Reg_t IS
	PORT		( clk						:	IN		STD_ULOGIC;
				  rst						:	IN 	STD_ULOGIC;
				  tiempo_ok				:	IN		STD_ULOGIC_VECTOR(15 DOWNTO 0);
				  cerosOK				:	IN 	STD_ULOGIC;
				  salida_reg_tiempo	:	OUT 	STD_ULOGIC_VECTOR(15 DOWNTO 0));
END ENTITY;
---------------------------------- 

----------------------------------
ARCHITECTURE Reg_tArchh OF Reg_t IS
	SIGNAL	registro_tiempo	:	STD_ULOGIC_VECTOR(15 DOWNTO 0);
BEGIN

	salida_reg_tiempo <= registro_tiempo;
	
	PROCESS(clk,rst)
	BEGIN
		IF(rst = '0') THEN
		
			registro_tiempo <=	(OTHERS => '0');

		ELSIF(RISING_EDGE(clk)) THEN
			IF (cerosOK = '1') THEN
				registro_tiempo <= tiempo_ok;
			END IF;
		END IF;
	END PROCESS;
END ARCHITECTURE Reg_tArchh;