INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.srcs/sim_RF/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2018_spring/Computer Organization_001/Vivado_project/Vivado_project.sim/sim_RF/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
