

================================================================
== Vivado HLS Report for 'loader_A'
================================================================
* Date:           Sat Jan  1 23:22:36 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.458 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2585|     2585| 10.340 us | 10.340 us |  2585|  2585|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- COL_L   |     2583|     2583|         2|          1|          1|  2583|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       35|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       99|    -|
|Register             |        -|      -|       20|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       20|      134|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln129_fu_97_p2                |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln129_fu_91_p2               |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  35|          30|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |fifo_a_in0_V_V_blk_n     |   9|          2|    1|          2|
    |fifo_a_in1_V_V_blk_n     |   9|          2|    1|          2|
    |fifo_a_in2_V_V_blk_n     |   9|          2|    1|          2|
    |fifo_a_in3_V_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_80    |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   20|         43|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln129_reg_103       |   1|   0|    1|          0|
    |indvar_flatten_reg_80    |  12|   0|   12|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    loader_A    | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    loader_A    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    loader_A    | return value |
|start_out              | out |    1| ap_ctrl_hs |    loader_A    | return value |
|start_write            | out |    1| ap_ctrl_hs |    loader_A    | return value |
|fifo_a_in0_V_V_din     | out |  384|   ap_fifo  | fifo_a_in0_V_V |    pointer   |
|fifo_a_in0_V_V_full_n  |  in |    1|   ap_fifo  | fifo_a_in0_V_V |    pointer   |
|fifo_a_in0_V_V_write   | out |    1|   ap_fifo  | fifo_a_in0_V_V |    pointer   |
|fifo_a_in1_V_V_din     | out |  384|   ap_fifo  | fifo_a_in1_V_V |    pointer   |
|fifo_a_in1_V_V_full_n  |  in |    1|   ap_fifo  | fifo_a_in1_V_V |    pointer   |
|fifo_a_in1_V_V_write   | out |    1|   ap_fifo  | fifo_a_in1_V_V |    pointer   |
|fifo_a_in2_V_V_din     | out |  384|   ap_fifo  | fifo_a_in2_V_V |    pointer   |
|fifo_a_in2_V_V_full_n  |  in |    1|   ap_fifo  | fifo_a_in2_V_V |    pointer   |
|fifo_a_in2_V_V_write   | out |    1|   ap_fifo  | fifo_a_in2_V_V |    pointer   |
|fifo_a_in3_V_V_din     | out |  384|   ap_fifo  | fifo_a_in3_V_V |    pointer   |
|fifo_a_in3_V_V_full_n  |  in |    1|   ap_fifo  | fifo_a_in3_V_V |    pointer   |
|fifo_a_in3_V_V_write   | out |    1|   ap_fifo  | fifo_a_in3_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

