$comment
	File created using the following command:
		vcd file full_adder_jin_s.msim.vcd -direction
$end
$date
	Tue Nov  5 00:06:51 2019
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module full_adder_jin_s_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # C_in $end
$var wire 1 $ C_out $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , S~output_o $end
$var wire 1 - C_out~output_o $end
$var wire 1 . A0~input_o $end
$var wire 1 / C_in~input_o $end
$var wire 1 0 A1~input_o $end
$var wire 1 1 inst1|inst~0_combout $end
$var wire 1 2 inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#125000
1#
1/
11
1,
1%
#250000
1"
0#
10
0/
#375000
1#
1/
12
01
0,
1-
1$
0%
#500000
1!
0"
0#
1.
00
0/
02
11
1,
0-
0$
1%
#625000
1#
1/
12
01
0,
1-
1$
0%
#750000
1"
0#
10
0/
#875000
1#
1/
11
1,
1%
#1000000
