Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3643
design__instance__area,55304.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001337920781224966
power__switching__total,0.0003050091036129743
power__leakage__total,0.00000485871441924246
power__total,0.0016477885656058788
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35561848916627686
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.36247425531510963
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1051778693909172
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.481553699435308
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105178
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.501817712698476
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5206952794092814
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5989509058254403
timing__setup__ws__corner:nom_slow_1p08V_125C,8.692971921681757
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.598951
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.308896
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.41153984163112195
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.42381280240394376
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2838175330643855
timing__setup__ws__corner:nom_typ_1p20V_25C,9.828998337885062
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283818
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35561848916627686
clock__skew__worst_setup,0.36247425531510963
timing__hold__ws,0.1051778693909172
timing__setup__ws,8.692971921681757
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105178
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.308896
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,3643
design__instance__area__stdcell,55304.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.436553
design__instance__utilization__stdcell,0.436553
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,61
design__instance__area__class:inverter,339.293
design__instance__count__class:sequential_cell,394
design__instance__area__class:sequential_cell,18586.7
design__instance__count__class:multi_input_combinational_cell,2614
design__instance__area__class:multi_input_combinational_cell,28703.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,461
design__instance__area__class:timing_repair_buffer,6707.84
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,88442
design__violations,0
design__instance__count__class:clock_buffer,80
design__instance__area__class:clock_buffer,723.946
design__instance__count__class:clock_inverter,21
design__instance__area__class:clock_inverter,170.554
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,315
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
design__instance__area__class:antenna_cell,43.5456
route__net,4020
route__net__special,2
route__drc_errors__iter:0,1745
route__wirelength__iter:0,97991
route__drc_errors__iter:1,800
route__wirelength__iter:1,97093
route__drc_errors__iter:2,786
route__wirelength__iter:2,96935
route__drc_errors__iter:3,91
route__wirelength__iter:3,96502
route__drc_errors__iter:4,16
route__wirelength__iter:4,96492
route__drc_errors__iter:5,7
route__wirelength__iter:5,96487
route__drc_errors__iter:6,0
route__wirelength__iter:6,96484
route__drc_errors,0
route__wirelength,96484
route__vias,21602
route__vias__singlecut,21602
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,625.88
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,426
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,426
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,426
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,426
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000150705
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000169161
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000354104
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000169161
design_powergrid__voltage__worst,0.0000169161
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000169161
design_powergrid__drop__worst__net:VPWR,0.0000150705
design_powergrid__voltage__worst__net:VGND,0.0000169161
design_powergrid__drop__worst__net:VGND,0.0000169161
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041500000000000000769024600943968295041486271657049655914306640625
ir__drop__worst,0.000015099999999999999422575606977670048536310787312686443328857421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
