0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/mux2_1/mux2_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/mux2_1/mux2_1.srcs/sim_1/new/TB_mux2_1.v,1690343750,verilog,,,,TB_mux2_1,,,,,,,,
D:/FPGA_DATA/lab_practise/mux2_1/mux2_1.srcs/sources_1/new/mux2_1.v,1690343472,verilog,,D:/FPGA_DATA/lab_practise/mux2_1/mux2_1.srcs/sim_1/new/TB_mux2_1.v,,mux2_1,,,,,,,,
