<stg><name>image_filter_Loop_1_proc</name>


<trans_list>

<trans id="276" from="1" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="7" to="14">
<condition id="114">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="8">
<condition id="121">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="8" to="9">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="9" to="10">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="10" to="11">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="11" to="12">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="12" to="13">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="13" to="3">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="14" to="2">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %B_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:1  %G_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="G_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:2  %y_window_0_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_0_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:3  %y_window_0_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_0_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:4  %R_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="R_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:5  %y_window_1_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_1_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %y_window_1_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_1_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:7  %y_window_2_2 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_2_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:8  %y_window_2_1 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="y_window_2_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1808, [10 x i8]* @p_str1809, [1 x i8]* @p_str1808, i32 -1, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1810)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1808, [10 x i8]* @p_str1809, [1 x i8]* @p_str1808, i32 -1, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1810)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str78, [1 x i8]* @str78, [8 x i8]* @str77)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:12  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @str73, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str74, [1 x i8]* @str74, [8 x i8]* @str73)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:13  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @str69, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str70, [1 x i8]* @str70, [8 x i8]* @str69)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @str65, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str66, [1 x i8]* @str66, [8 x i8]* @str65)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:15  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @str61, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str62, [1 x i8]* @str62, [8 x i8]* @str61)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:16  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @str57, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str58, [1 x i8]* @str58, [8 x i8]* @str57)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:19  %line_buffer_0_0_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_0_0_val"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:20  %line_buffer_0_1_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_0_1_val"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:21  %line_buffer_0_2_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_0_2_val"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:22  %line_buffer_1_0_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_0_val"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:23  %line_buffer_1_1_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_1_val"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:24  %line_buffer_1_2_val = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="line_buffer_1_2_val"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:25  %tmp = trunc i32 %rows_read to i11

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:26  %tmp_7 = add i11 %tmp, -1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:27  %tmp_15_cast = zext i11 %tmp_7 to i12

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:28  %tmp_2 = trunc i32 %cols_read to i11

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:29  %tmp_8 = add i11 %tmp_2, -1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:30  %tmp_16_cast = zext i11 %tmp_8 to i12

]]></node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:31  %tmp_9 = add i11 %tmp_2, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:32  %tmp_10 = add i11 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:33  %tmp_21 = trunc i32 %rows_read to i12

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:34  %tmp_24 = trunc i32 %cols_read to i12

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %row = phi i11 [ 0, %newFuncRoot ], [ %row_1, %0 ]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="12" op_0_bw="11">
<![CDATA[
.preheader:1  %row_cast = zext i11 %row to i12

]]></node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1081, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %exitcond1 = icmp eq i11 %row, %tmp_10

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:4  %row_1 = add i11 %row, 1

]]></node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1, label %.exitStub, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1816)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_11 = icmp slt i12 %row_cast, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %output_row = add i12 %row_cast, -1

]]></node>
<StgValue><ssdm name="output_row"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_12 = icmp eq i12 %output_row, 0

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp_13 = icmp ne i11 %row, 0

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_s = icmp eq i12 %output_row, %tmp_15_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %col = phi i11 [ 0, %2 ], [ %col_1, %._crit_edge5 ]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %exitcond = icmp eq i11 %col, %tmp_9

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %col_1 = add i11 %col, 1

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %0, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="12" op_0_bw="11">
<![CDATA[
:0  %col_cast = zext i11 %col to i12

]]></node>
<StgValue><ssdm name="col_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1921, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1817)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_14 = icmp slt i12 %col_cast, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = and i1 %tmp_11, %tmp_14

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond, label %"operator>>.exit", label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:3  %tmp_16 = zext i11 %col to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %line_buffer_1_0_val_addr = getelementptr [1921 x i8]* %line_buffer_1_0_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_1_0_val_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %line_buffer_1_1_val_addr = getelementptr [1921 x i8]* %line_buffer_1_1_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_1_1_val_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %line_buffer_1_2_val_addr = getelementptr [1921 x i8]* %line_buffer_1_2_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_1_2_val_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:9  %B = load i8* %line_buffer_1_2_val_addr, align 1

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:29  %line_buffer_0_0_val_addr = getelementptr [1921 x i8]* %line_buffer_0_0_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_0_0_val_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %line_buffer_0_1_val_addr = getelementptr [1921 x i8]* %line_buffer_0_1_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_0_1_val_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:35  %line_buffer_0_2_val_addr = getelementptr [1921 x i8]* %line_buffer_0_2_val, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_0_2_val_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:36  %pix_val_2 = load i8* %line_buffer_0_2_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:79  %output_col = add i12 %col_cast, -1

]]></node>
<StgValue><ssdm name="output_col"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:80  %tmp_17 = icmp eq i12 %output_col, 0

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:81  %tmp_18 = icmp eq i12 %output_col, %tmp_16_cast

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:82  %tmp10 = or i1 %tmp_12, %tmp_17

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:83  %tmp11 = or i1 %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4240:22  %tmp_19 = icmp ne i11 %col, 0

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4240:23  %or_cond2 = and i1 %tmp_13, %tmp_19

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4240:24  br i1 %or_cond2, label %"operator<<.exit", label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
operator>>.exit:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
operator>>.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:2  %scl_val_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V)

]]></node>
<StgValue><ssdm name="scl_val_0"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:3  %scl_val_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V)

]]></node>
<StgValue><ssdm name="scl_val_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:4  %p_val_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V)

]]></node>
<StgValue><ssdm name="p_val_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
operator>>.exit:5  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:6  store i8 %scl_val_0, i8* %R_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:7  store i8 %scl_val_1, i8* %G_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:8  store i8 %p_val_2, i8* %B_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
operator>>.exit:9  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:5  %R = load i8* %line_buffer_1_0_val_addr, align 1

]]></node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:7  %G = load i8* %line_buffer_1_1_val_addr, align 1

]]></node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:9  %B = load i8* %line_buffer_1_2_val_addr, align 1

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:17  %tmp_4_cast_i = zext i8 %B to i13

]]></node>
<StgValue><ssdm name="tmp_4_cast_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:30  %pix_val_0 = load i8* %line_buffer_0_0_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:33  %pix_val_1 = load i8* %line_buffer_0_1_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:36  %pix_val_2 = load i8* %line_buffer_0_2_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:37  store i8 %pix_val_2, i8* %line_buffer_1_2_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:84  %or_cond3 = or i1 %tmp11, %tmp10

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:85  br i1 %or_cond3, label %._crit_edge4240, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:0  %B_4 = load i8* %B_2, align 1

]]></node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:1  %G_5 = load i8* %G_2, align 1

]]></node>
<StgValue><ssdm name="G_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:2  %R_5 = load i8* %R_2, align 1

]]></node>
<StgValue><ssdm name="R_5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:5  %R = load i8* %line_buffer_1_0_val_addr, align 1

]]></node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:7  %G = load i8* %line_buffer_1_1_val_addr, align 1

]]></node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge:12  %p_shl2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge:13  %p_shl2_cast_i_cast = zext i9 %p_shl2_i to i10

]]></node>
<StgValue><ssdm name="p_shl2_cast_i_cast"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:19  %tmp1 = add i10 %p_shl2_cast_i_cast, 128

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:30  %pix_val_0 = load i8* %line_buffer_0_0_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_0"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:31  store i8 %pix_val_0, i8* %line_buffer_1_0_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge:33  %pix_val_1 = load i8* %line_buffer_0_1_val_addr, align 1

]]></node>
<StgValue><ssdm name="pix_val_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:34  store i8 %pix_val_1, i8* %line_buffer_1_1_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:45  %tmp_4_cast_i1 = zext i8 %pix_val_2 to i13

]]></node>
<StgValue><ssdm name="tmp_4_cast_i1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:57  store i8 %R_5, i8* %line_buffer_0_0_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:58  store i8 %G_5, i8* %line_buffer_0_1_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge:59  store i8 %B_4, i8* %line_buffer_0_2_val_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:67  %tmp_4_cast_i2 = zext i8 %B_4 to i13

]]></node>
<StgValue><ssdm name="tmp_4_cast_i2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
._crit_edge:10  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:11  %p_shl1_cast_i = zext i14 %p_shl1_i to i15

]]></node>
<StgValue><ssdm name="p_shl1_cast_i"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:14  %tmp_2_cast3_i_cast = zext i8 %G to i13

]]></node>
<StgValue><ssdm name="tmp_2_cast3_i_cast"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge:15  %p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:16  %p_shl_cast_i = zext i15 %p_shl_i to i16

]]></node>
<StgValue><ssdm name="p_shl_cast_i"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="15" op_0_bw="10">
<![CDATA[
._crit_edge:20  %tmp55_cast = zext i10 %tmp1 to i15

]]></node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:21  %tmp_6_i = add i15 %tmp55_cast, %p_shl1_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:22  %tmp_6_cast_i = zext i15 %tmp_6_i to i16

]]></node>
<StgValue><ssdm name="tmp_6_cast_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:23  %tmp2 = add i16 %p_shl_cast_i, %tmp_6_cast_i

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:24  %tmp3 = add i13 %tmp_5_i, %tmp_2_cast3_i_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:25  %tmp57_cast = zext i13 %tmp3 to i16

]]></node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:26  %tmp_8_i = add i16 %tmp57_cast, %tmp2

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:27  %tmp_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge:40  %p_shl2_i6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %pix_val_0, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i6"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge:41  %p_shl2_cast_i7_cast = zext i9 %p_shl2_i6 to i10

]]></node>
<StgValue><ssdm name="p_shl2_cast_i7_cast"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:47  %tmp4 = add i10 %p_shl2_cast_i7_cast, 128

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
._crit_edge:60  %p_shl1_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R_5, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:61  %p_shl1_cast_i1 = zext i14 %p_shl1_i1 to i15

]]></node>
<StgValue><ssdm name="p_shl1_cast_i1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge:62  %p_shl2_i1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R_5, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge:63  %p_shl2_cast_i29_cast = zext i9 %p_shl2_i1 to i10

]]></node>
<StgValue><ssdm name="p_shl2_cast_i29_cast"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:69  %tmp7 = add i10 %p_shl2_cast_i29_cast, 128

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="15" op_0_bw="10">
<![CDATA[
._crit_edge:70  %tmp61_cast = zext i10 %tmp7 to i15

]]></node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:71  %tmp_6_i2 = add i15 %tmp61_cast, %p_shl1_cast_i1

]]></node>
<StgValue><ssdm name="tmp_6_i2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8">
<![CDATA[
:1  %y_window_2_2_1 = load i8* %y_window_2_1, align 1

]]></node>
<StgValue><ssdm name="y_window_2_2_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:28  %y_window_2_1_2 = add i8 %tmp_i, 16

]]></node>
<StgValue><ssdm name="y_window_2_1_2"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
._crit_edge:38  %p_shl1_i4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %pix_val_0, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i4"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:39  %p_shl1_cast_i5 = zext i14 %p_shl1_i4 to i15

]]></node>
<StgValue><ssdm name="p_shl1_cast_i5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:42  %tmp_2_cast3_i9_cast = zext i8 %pix_val_1 to i13

]]></node>
<StgValue><ssdm name="tmp_2_cast3_i9_cast"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge:43  %p_shl_i1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %pix_val_1, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i1"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:44  %p_shl_cast_i1 = zext i15 %p_shl_i1 to i16

]]></node>
<StgValue><ssdm name="p_shl_cast_i1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="15" op_0_bw="10">
<![CDATA[
._crit_edge:48  %tmp58_cast = zext i10 %tmp4 to i15

]]></node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:49  %tmp_6_i1 = add i15 %tmp58_cast, %p_shl1_cast_i5

]]></node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:50  %tmp_6_cast_i1 = zext i15 %tmp_6_i1 to i16

]]></node>
<StgValue><ssdm name="tmp_6_cast_i1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:51  %tmp5 = add i16 %p_shl_cast_i1, %tmp_6_cast_i1

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:52  %tmp6 = add i13 %tmp_5_i1, %tmp_2_cast3_i9_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:53  %tmp60_cast = zext i13 %tmp6 to i16

]]></node>
<StgValue><ssdm name="tmp60_cast"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:54  %tmp_8_i1 = add i16 %tmp60_cast, %tmp5

]]></node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:55  %tmp_i1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge:64  %tmp_2_cast3_i31_cast = zext i8 %G_5 to i13

]]></node>
<StgValue><ssdm name="tmp_2_cast3_i31_cast"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge:65  %p_shl_i2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G_5, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:66  %p_shl_cast_i2 = zext i15 %p_shl_i2 to i16

]]></node>
<StgValue><ssdm name="p_shl_cast_i2"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:72  %tmp_6_cast_i2 = zext i15 %tmp_6_i2 to i16

]]></node>
<StgValue><ssdm name="tmp_6_cast_i2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:73  %tmp8 = add i16 %p_shl_cast_i2, %tmp_6_cast_i2

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:74  %tmp9 = add i13 %tmp_5_i2, %tmp_2_cast3_i31_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:75  %tmp63_cast = zext i13 %tmp9 to i16

]]></node>
<StgValue><ssdm name="tmp63_cast"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:76  %tmp_8_i2 = add i16 %tmp63_cast, %tmp8

]]></node>
<StgValue><ssdm name="tmp_8_i2"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:77  %tmp_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i2, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge4240:1  %tmp_cast_i2 = zext i8 %pix_val_2 to i9

]]></node>
<StgValue><ssdm name="tmp_cast_i2"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge4240:2  %tmp_cast_i = zext i8 %pix_val_1 to i9

]]></node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge4240:4  %tmp_2_i3 = add i9 %tmp_cast_i, %tmp_cast_i2

]]></node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:3  store i8 %y_window_2_1_2, i8* %y_window_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:56  %y_window_1_1_1 = add i8 %tmp_i1, 16

]]></node>
<StgValue><ssdm name="y_window_1_1_1"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:78  %y_window_0_1_1 = add i8 %tmp_i2, 16

]]></node>
<StgValue><ssdm name="y_window_0_1_1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8">
<![CDATA[
:0  %y_window_0_1_load = load i8* %y_window_0_1, align 1

]]></node>
<StgValue><ssdm name="y_window_0_1_load"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8">
<![CDATA[
:1  %y_window_0_2_load = load i8* %y_window_0_2, align 1

]]></node>
<StgValue><ssdm name="y_window_0_2_load"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="9" op_0_bw="8">
<![CDATA[
:4  %tmp_19_0_cast9_i_cast = zext i8 %y_window_0_1_1 to i9

]]></node>
<StgValue><ssdm name="tmp_19_0_cast9_i_cast"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:5  %tmp_23_0_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_0_1_load, i1 false)

]]></node>
<StgValue><ssdm name="tmp_23_0_1_i"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="10" op_0_bw="9">
<![CDATA[
:6  %tmp_23_0_1_cast_i = zext i9 %tmp_23_0_1_i to i10

]]></node>
<StgValue><ssdm name="tmp_23_0_1_cast_i"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_19_0_2_cast8_i_cast = zext i8 %y_window_0_2_load to i9

]]></node>
<StgValue><ssdm name="tmp_19_0_2_cast8_i_cast"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %x_weight_2_0_2_i = sub i9 %tmp_19_0_2_cast8_i_cast, %tmp_19_0_cast9_i_cast

]]></node>
<StgValue><ssdm name="x_weight_2_0_2_i"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %tmp12 = add i9 %tmp_19_0_cast9_i_cast, %tmp_19_0_2_cast8_i_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="10" op_0_bw="9">
<![CDATA[
:17  %tmp66_cast = zext i9 %tmp12 to i10

]]></node>
<StgValue><ssdm name="tmp66_cast"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %y_weight_2_1_2_i = add i10 %tmp66_cast, %tmp_23_0_1_cast_i

]]></node>
<StgValue><ssdm name="y_weight_2_1_2_i"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5:0  %y_window_0_2_1 = load i8* %y_window_0_1, align 1

]]></node>
<StgValue><ssdm name="y_window_0_2_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:7  store i8 %y_window_0_2_1, i8* %y_window_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:8  store i8 %y_window_0_1_1, i8* %y_window_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8">
<![CDATA[
:2  %y_window_1_2_load = load i8* %y_window_1_2, align 1

]]></node>
<StgValue><ssdm name="y_window_1_2_load"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8">
<![CDATA[
:3  %y_window_2_2_load = load i8* %y_window_2_2, align 1

]]></node>
<StgValue><ssdm name="y_window_2_2_load"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="11" op_0_bw="9">
<![CDATA[
:9  %x_weight_2_0_2_cast_i = sext i9 %x_weight_2_0_2_i to i11

]]></node>
<StgValue><ssdm name="x_weight_2_0_2_cast_i"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:10  %p_shl8_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_1_1_1, i1 false)

]]></node>
<StgValue><ssdm name="p_shl8_i"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="11" op_0_bw="9">
<![CDATA[
:11  %p_shl8_cast_i = zext i9 %p_shl8_i to i11

]]></node>
<StgValue><ssdm name="p_shl8_cast_i"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %x_weight_2_1_1_i = sub i11 %x_weight_2_0_2_cast_i, %p_shl8_cast_i

]]></node>
<StgValue><ssdm name="x_weight_2_1_1_i"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:13  %tmp_21_1_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_1_2_load, i1 false)

]]></node>
<StgValue><ssdm name="tmp_21_1_2_i"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="11" op_0_bw="9">
<![CDATA[
:14  %tmp_21_1_2_cast_i = zext i9 %tmp_21_1_2_i to i11

]]></node>
<StgValue><ssdm name="tmp_21_1_2_cast_i"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15  %x_weight_2_1_2_i = add i11 %x_weight_2_1_1_i, %tmp_21_1_2_cast_i

]]></node>
<StgValue><ssdm name="x_weight_2_1_2_i"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="10">
<![CDATA[
:19  %y_weight_2_1_2_cast_i = zext i10 %y_weight_2_1_2_i to i11

]]></node>
<StgValue><ssdm name="y_weight_2_1_2_cast_i"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="11" op_0_bw="8">
<![CDATA[
:20  %tmp_19_2_cast_i = zext i8 %y_window_2_1_2 to i11

]]></node>
<StgValue><ssdm name="tmp_19_2_cast_i"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %x_weight_2_2_i = sub i11 %x_weight_2_1_2_i, %tmp_19_2_cast_i

]]></node>
<StgValue><ssdm name="x_weight_2_2_i"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  %y_weight_2_2_i = sub i11 %y_weight_2_1_2_cast_i, %tmp_19_2_cast_i

]]></node>
<StgValue><ssdm name="y_weight_2_2_i"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:23  %p_shl_i3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_2_2_1, i1 false)

]]></node>
<StgValue><ssdm name="p_shl_i3"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="11" op_0_bw="9">
<![CDATA[
:24  %p_shl_cast_i3 = zext i9 %p_shl_i3 to i11

]]></node>
<StgValue><ssdm name="p_shl_cast_i3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %y_weight_2_2_1_i = sub i11 %y_weight_2_2_i, %p_shl_cast_i3

]]></node>
<StgValue><ssdm name="y_weight_2_2_1_i"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="11" op_0_bw="8">
<![CDATA[
:26  %tmp_19_2_2_cast_i = zext i8 %y_window_2_2_load to i11

]]></node>
<StgValue><ssdm name="tmp_19_2_2_cast_i"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:27  %x_weight_2_2_2_i = add i11 %x_weight_2_2_i, %tmp_19_2_2_cast_i

]]></node>
<StgValue><ssdm name="x_weight_2_2_2_i"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:28  %y_weight_2_2_2_i = sub i11 %y_weight_2_2_1_i, %tmp_19_2_2_cast_i

]]></node>
<StgValue><ssdm name="y_weight_2_2_2_i"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="11">
<![CDATA[
:30  %tmp_28 = trunc i11 %x_weight_2_2_2_i to i8

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="11">
<![CDATA[
:34  %tmp_29 = trunc i11 %y_weight_2_2_2_i to i8

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge5:1  %y_window_1_2_1 = load i8* %y_window_1_1, align 1

]]></node>
<StgValue><ssdm name="y_window_1_2_1"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge5:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1817, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:4  store i8 %y_window_2_2_1, i8* %y_window_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:5  store i8 %y_window_1_2_1, i8* %y_window_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:6  store i8 %y_window_1_1_1, i8* %y_window_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="232" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29  %tmp_i_29 = icmp sgt i11 %x_weight_2_2_2_i, 0

]]></node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp_22 = sub i8 0, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  %tmp_23 = select i1 %tmp_i_29, i8 %tmp_28, i8 %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_11_i = icmp sgt i11 %y_weight_2_2_2_i, 0

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_25 = sub i8 0, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  %tmp_26 = select i1 %tmp_11_i, i8 %tmp_29, i8 %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %edge_weight_i = add i8 %tmp_26, %tmp_23

]]></node>
<StgValue><ssdm name="edge_weight_i"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge4240:3  %tmp_1_cast_i = zext i8 %pix_val_0 to i10

]]></node>
<StgValue><ssdm name="tmp_1_cast_i"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge4240:5  %tmp_2_cast_i3 = zext i9 %tmp_2_i3 to i10

]]></node>
<StgValue><ssdm name="tmp_2_cast_i3"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4240:6  %tmp_3_i = add i10 %tmp_2_cast_i3, %tmp_1_cast_i

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="22" op_0_bw="10">
<![CDATA[
._crit_edge4240:7  %zext_cast = zext i10 %tmp_3_i to i22

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>AM2S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge4240:8  %mul = mul i22 %zext_cast, 1366

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="244" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %tmp_15_i = icmp ult i8 %edge_weight_i, 55

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %tmp_17_i = icmp ugt i8 %edge_weight_i, -51

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="2">
<core>AM2S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge4240:8  %mul = mul i22 %zext_cast, 1366

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4240:9  %B_cast_i = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul, i32 12, i32 20)

]]></node>
<StgValue><ssdm name="B_cast_i"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4240:12  %sepia_val_0 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)

]]></node>
<StgValue><ssdm name="sepia_val_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="249" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %edge_val = xor i8 %edge_weight_i, -1

]]></node>
<StgValue><ssdm name="edge_val"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %not_tmp_15_i = xor i1 %tmp_15_i, true

]]></node>
<StgValue><ssdm name="not_tmp_15_i"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42  %p_i_cast = select i1 %not_tmp_15_i, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_27 = or i1 %tmp_15_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:44  %edge_val_1 = select i1 %tmp_27, i8 %p_i_cast, i8 %edge_val

]]></node>
<StgValue><ssdm name="edge_val_1"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %._crit_edge4240

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge4240:10  %R_3 = add i9 %B_cast_i, 60

]]></node>
<StgValue><ssdm name="R_3"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge4240:11  %G_3 = add i9 %B_cast_i, 34

]]></node>
<StgValue><ssdm name="G_3"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge4240:13  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %R_3, i32 8)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge4240:14  %tmp_31 = trunc i9 %R_3 to i8

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge4240:15  %sepia_val_2 = select i1 %tmp_30, i8 -1, i8 %tmp_31

]]></node>
<StgValue><ssdm name="sepia_val_2"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge4240:16  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %G_3, i32 8)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge4240:17  %tmp_33 = trunc i9 %G_3 to i8

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge4240:18  %sepia_val_1 = select i1 %tmp_32, i8 -1, i8 %tmp_33

]]></node>
<StgValue><ssdm name="sepia_val_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge4240:0  %edge_val1 = phi i8 [ %edge_val_1, %4 ], [ 0, %._crit_edge ]

]]></node>
<StgValue><ssdm name="edge_val1"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge4240:19  %tmp_1 = add i8 %sepia_val_0, %edge_val1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge4240:20  %tmp_3 = add i8 %sepia_val_1, %edge_val1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge4240:21  %tmp_4 = add i8 %sepia_val_2, %edge_val1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
operator<<.exit:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
operator<<.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1808) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator<<.exit:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_0_V, i8 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator<<.exit:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_1_V, i8 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator<<.exit:4  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_2_V, i8 %tmp_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
operator<<.exit:5  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_20)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0">
<![CDATA[
operator<<.exit:6  br label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1816, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
