
---------- Begin Simulation Statistics ----------
final_tick                                34897496000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173215                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481052                       # Number of bytes of host memory used
host_op_rate                                   351678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.88                       # Real time elapsed on the host
host_tick_rate                              448065467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13490768                       # Number of instructions simulated
sim_ops                                      27390382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034897                       # Number of seconds simulated
sim_ticks                                 34897496000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3490768                       # Number of instructions committed
system.cpu0.committedOps                      6412840                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.994155                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2040698                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     573505                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2026                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3050227                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        11485                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       59249251                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050015                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1316266                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu0.numCycles                        69794955                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3155270     49.20%     49.24% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.25% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.28% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.28% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     49.30% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.30% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.32% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.33% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.33% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.33% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.34% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.11%     52.45% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.08%     54.53% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     54.56% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2914206     45.44%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6412840                       # Class of committed instruction
system.cpu0.tickCycles                       10545704                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.979499                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693322                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461114                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35067                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493541                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       29284416                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.143277                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5358114                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          603                       # TLB misses on write requests
system.cpu1.numCycles                        69794992                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40510576                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       432576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        866194                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1926388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3852842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            227                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              49697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       386034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46542                       # Transaction distribution
system.membus.trans_dist::ReadExReq            383921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           383920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1299811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1299811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1299811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     52457664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     52457664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52457664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            433618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  433618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              433618                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2596629000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2297190000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1307331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1307331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1307331                       # number of overall hits
system.cpu0.icache.overall_hits::total        1307331                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8892                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8892                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8892                       # number of overall misses
system.cpu0.icache.overall_misses::total         8892                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    241488000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    241488000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    241488000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    241488000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1316223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1316223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1316223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1316223                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006756                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006756                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006756                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006756                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27157.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27157.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27157.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27157.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8876                       # number of writebacks
system.cpu0.icache.writebacks::total             8876                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8892                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8892                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8892                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8892                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    232596000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    232596000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    232596000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    232596000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006756                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006756                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006756                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006756                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26157.894737                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26157.894737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26157.894737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26157.894737                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8876                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1307331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1307331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8892                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8892                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    241488000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    241488000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1316223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1316223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27157.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27157.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8892                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8892                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    232596000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    232596000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26157.894737                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26157.894737                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999608                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1316223                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8892                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           148.023279                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999608                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10538676                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10538676                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2855476                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2855476                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2855476                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2855476                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       757415                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        757415                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       757415                       # number of overall misses
system.cpu0.dcache.overall_misses::total       757415                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  61593640000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61593640000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  61593640000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61593640000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3612891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3612891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3612891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3612891                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209642                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209642                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209642                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209642                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81320.861087                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81320.861087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81320.861087                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81320.861087                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       373572                       # number of writebacks
system.cpu0.dcache.writebacks::total           373572                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       369477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       369477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       369477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       369477                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       387938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       387938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       387938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       387938                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30657686000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30657686000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30657686000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30657686000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107376                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107376                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107376                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107376                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79027.282710                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79027.282710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79027.282710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79027.282710                       # average overall mshr miss latency
system.cpu0.dcache.replacements                387921                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       554573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         554573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    429107500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    429107500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       570969                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       570969                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.028716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26171.474750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26171.474750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16093                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16093                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    399409500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    399409500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.028185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24818.834276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24818.834276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2300903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2300903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       741019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       741019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  61164532500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  61164532500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243602                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243602                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82541.112306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82541.112306                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       369174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       369174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       371845                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       371845                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  30258276500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30258276500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122240                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81373.358523                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81373.358523                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999633                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3243413                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           387937                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.360669                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999633                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29291065                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29291065                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215135                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215135                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215135                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215135                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1142820                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1142820                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1142820                       # number of overall misses
system.cpu1.icache.overall_misses::total      1142820                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  16556590000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  16556590000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  16556590000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  16556590000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5357955                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5357955                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5357955                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5357955                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213294                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213294                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213294                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213294                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14487.487093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14487.487093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14487.487093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14487.487093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142803                       # number of writebacks
system.cpu1.icache.writebacks::total          1142803                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1142820                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1142820                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1142820                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1142820                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  15413771000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  15413771000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  15413771000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15413771000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213294                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213294                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213294                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213294                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13487.487968                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13487.487968                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13487.487968                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13487.487968                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142803                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1142820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1142820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  16556590000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  16556590000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5357955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5357955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213294                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213294                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14487.487093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14487.487093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1142820                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1142820                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  15413771000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  15413771000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13487.487968                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13487.487968                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999592                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5357954                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1142819                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.688366                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999592                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44006459                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44006459                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327111                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327111                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328050                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328050                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463407                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463407                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10721967500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10721967500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10721967500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10721967500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789403                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789403                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121996                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121996                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23193.063042                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23193.063042                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23137.258393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23137.258393                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       188407                       # number of writebacks
system.cpu1.dcache.writebacks::total           188407                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76526                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386804                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8157646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8157646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8204351000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8204351000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101801                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21146.618676                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21146.618676                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21210.615712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21210.615712                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386788                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6203242000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6203242000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20843.036520                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20843.036520                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12937                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12937                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5617778500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5617778500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19733.660601                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19733.660601                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4518725500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4518725500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27440.264157                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27440.264157                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63589                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63589                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2539868000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2539868000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25125.813664                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25125.813664                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          939                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          939                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1115                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1115                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.542843                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.542843                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     46704500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     46704500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 44994.701349                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 44994.701349                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714854                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386804                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.603970                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999617                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30718460                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30718460                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1124350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              343016                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1492836                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7140                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18330                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1124350                       # number of overall hits
system.l2.overall_hits::.cpu1.data             343016                       # number of overall hits
system.l2.overall_hits::total                 1492836                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            369608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             43788                       # number of demand (read+write) misses
system.l2.demand_misses::total                 433618                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1752                       # number of overall misses
system.l2.overall_misses::.cpu0.data           369608                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18470                       # number of overall misses
system.l2.overall_misses::.cpu1.data            43788                       # number of overall misses
system.l2.overall_misses::total                433618                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    140016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  29796901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1663275500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3953645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35553838000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    140016500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  29796901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1663275500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3953645000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35553838000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          387938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1142820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1926454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         387938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1142820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1926454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.197031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.952750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.016162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.113205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.197031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.952750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.016162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.113205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79918.093607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80617.575918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90052.815376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90290.604732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81993.455069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79918.093607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80617.575918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90052.815376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90290.604732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81993.455069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              386034                       # number of writebacks
system.l2.writebacks::total                    386034                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       369608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        43788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            433618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       369608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        43788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           433618                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    122496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26100831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1478575500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3515765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31217668000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    122496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26100831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1478575500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3515765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31217668000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.197031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.952750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.016162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.113205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.197031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.952750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.016162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.113205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69918.093607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70617.602974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80052.815376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80290.604732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71993.478131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69918.093607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70617.602974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80052.815376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80290.604732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71993.478131                       # average overall mshr miss latency
system.l2.replacements                         432787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       561979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561979                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151679                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151679                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151679                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            83935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89041                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         366739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          17182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              383921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  29561707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1477660500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31039367500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       371845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.169922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80606.935723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86000.494704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80848.319055                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       366739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         383921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25894327000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1305840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27200167500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.169922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70606.962990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76000.494704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70848.345102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1124350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1131490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    140016500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1663275500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1803292000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1142820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.197031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.016162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79918.093607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90052.815376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89174.760162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    122496500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1478575500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1601072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.197031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.016162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69918.093607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80052.815376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79174.760162                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       259081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            272305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        26606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    235194000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2475984500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2711178500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.178276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.093130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81977.692576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93061.132827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91982.307040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        26606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    206504000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2209924500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2416428500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.178276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.093130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71977.692576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83061.132827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81982.307040                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.278193                       # Cycle average of tags in use
system.l2.tags.total_refs                     3852825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    433811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.881345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.334823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.624975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      379.663157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      294.345283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      344.309956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.370765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.287447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.336240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999295                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31256547                       # Number of tag accesses
system.l2.tags.data_accesses                 31256547                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        112128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      23654848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1182080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2802432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27751488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       112128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1182080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1294208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24706176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24706176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         369607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          43788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              433617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       386034                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386034                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3213067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        677837974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         33872917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80304673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             795228632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3213067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     33872917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37085985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      707964147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            707964147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      707964147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3213067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       677837974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        33872917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80304673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503192779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    386029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    369557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     43466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247610500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1228578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             362509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      433618                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386034                       # Number of write requests accepted
system.mem_ctrls.readBursts                    433618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    373                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23637                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5204494250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2166225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13327838000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12012.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30762.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   368280                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  350660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                433618                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               386034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  392439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    522.760791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.934539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   440.516594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35507     35.40%     35.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9779      9.75%     45.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4308      4.30%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2930      2.92%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2337      2.33%     54.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2190      2.18%     56.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2180      2.17%     59.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2674      2.67%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38388     38.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100293                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.998006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.618780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.910630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23825     98.98%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           182      0.76%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            39      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.307308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23723     98.55%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.10%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              151      0.63%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27727680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24703872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27751552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24706176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       707.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    795.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    707.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34897473500                       # Total gap between requests
system.mem_ctrls.avgGap                      42575.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       112128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     23651648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1182080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2781824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24703872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3213067.206884986721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677746277.268718600273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 33872917.415048919618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79714143.387250483036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 707898125.412780284882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       369608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        43788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       386034                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     50664750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10853641500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    716823500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1706708250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 865812885750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28918.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29365.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38810.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38976.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2242841.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            336315420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            178736910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1523097660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          999588240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2754201840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13859124780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1729796640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21380861490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.676093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4336644000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1165060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29395792000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            379848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            201875025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1570271640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1015321320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2754201840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14097259950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1529261760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21548039535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.466638                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3817073250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1165060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29915362750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1453491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       948013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151679                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          259483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           472962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          472961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151712                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301780                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1163796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3428442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5779294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     48736576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146279808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36813504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              232967040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          432787                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24706176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2359241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2359014     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    227      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2359241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3640079000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580279353                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714265925                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         586173447                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13364946                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34897496000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
