#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020c83244650 .scope module, "RISC_V_Processor" "RISC_V_Processor" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000020c83276e00 .functor AND 1, v0000020c8330eba0_0, v0000020c832a1120_0, C4<1>, C4<1>;
v0000020c83310bb0_0 .net "ALUOp", 1 0, v0000020c8330f500_0;  1 drivers
v0000020c83310c50_0 .net "ALUSrc", 0 0, v0000020c8330eb00_0;  1 drivers
v0000020c83310570_0 .net "ALUresult", 63 0, v0000020c832a1f80_0;  1 drivers
v0000020c83311510_0 .net "Adder1Out", 63 0, L_0000020c8335a770;  1 drivers
v0000020c83310390_0 .net "Adder2Out", 63 0, L_0000020c8335a130;  1 drivers
v0000020c83311e70_0 .net "Branch", 0 0, v0000020c8330eba0_0;  1 drivers
v0000020c833116f0_0 .net "MemRead", 0 0, v0000020c8330e600_0;  1 drivers
v0000020c83311790_0 .net "MemWrite", 0 0, v0000020c8330fe60_0;  1 drivers
v0000020c83310cf0_0 .net "MemtoReg", 0 0, v0000020c8330e240_0;  1 drivers
v0000020c833118d0_0 .net "MuxALUOut", 63 0, L_0000020c8335a3b0;  1 drivers
v0000020c833101b0_0 .net "MuxBranchOut", 63 0, L_0000020c8335be90;  1 drivers
v0000020c83311a10_0 .net "MuxMemOut", 63 0, L_0000020c8335ba30;  1 drivers
v0000020c83311830_0 .net "Opcode", 6 0, L_0000020c8335b850;  1 drivers
v0000020c83311f10_0 .net "Operation", 3 0, v0000020c8330f820_0;  1 drivers
v0000020c83311970_0 .net "PC_Out", 63 0, v0000020c8330f320_0;  1 drivers
v0000020c83310e30_0 .net "ReadData1", 63 0, v0000020c83311650_0;  1 drivers
v0000020c83310ed0_0 .net "ReadData2", 63 0, v0000020c83311010_0;  1 drivers
v0000020c83310f70_0 .net "ReadDataMem", 63 0, v0000020c832a2a20_0;  1 drivers
v0000020c83311bf0_0 .net "RegWrite", 0 0, v0000020c8330ec40_0;  1 drivers
v0000020c83310070_0 .net "Zero", 0 0, v0000020c832a1120_0;  1 drivers
v0000020c83310610_0 .net *"_ivl_11", 0 0, L_0000020c8335b8f0;  1 drivers
v0000020c833110b0_0 .net *"_ivl_4", 62 0, L_0000020c8335b670;  1 drivers
L_0000020c83312110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020c83311b50_0 .net *"_ivl_6", 0 0, L_0000020c83312110;  1 drivers
o0000020c832b2408 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c83311c90_0 .net "clk", 0 0, o0000020c832b2408;  0 drivers
v0000020c83310430_0 .net "funct3", 2 0, L_0000020c8335a270;  1 drivers
v0000020c83311d30_0 .net "funct7", 6 0, L_0000020c8335b490;  1 drivers
v0000020c83311150_0 .net "imm_data", 63 0, L_0000020c83311290;  1 drivers
v0000020c833111f0_0 .net "instruction", 31 0, v0000020c8330fa00_0;  1 drivers
v0000020c83311dd0_0 .net "rd", 4 0, L_0000020c8335b3f0;  1 drivers
o0000020c832b2b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c83310250_0 .net "reset", 0 0, o0000020c832b2b88;  0 drivers
v0000020c833104d0_0 .net "rs1", 4 0, L_0000020c8335ad10;  1 drivers
v0000020c83310890_0 .net "rs2", 4 0, L_0000020c8335ab30;  1 drivers
L_0000020c8335b670 .part L_0000020c83311290, 0, 63;
L_0000020c8335b7b0 .concat [ 1 63 0 0], L_0000020c83312110, L_0000020c8335b670;
L_0000020c8335b8f0 .part v0000020c8330fa00_0, 30, 1;
L_0000020c8335a310 .concat [ 3 1 0 0], L_0000020c8335a270, L_0000020c8335b8f0;
S_0000020c832447e0 .scope module, "ALU64" "ALU_64_bit" 2 48, 3 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "Operation";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v0000020c832a2660_0 .net "A", 63 0, v0000020c83311650_0;  alias, 1 drivers
v0000020c832a0ea0_0 .net "B", 63 0, L_0000020c8335a3b0;  alias, 1 drivers
v0000020c832a1f80_0 .var "O", 63 0;
v0000020c832a2700_0 .net "Operation", 3 0, v0000020c8330f820_0;  alias, 1 drivers
v0000020c832a1120_0 .var "Zero", 0 0;
E_0000020c832aadd0 .event anyedge, v0000020c832a2700_0, v0000020c832a2660_0, v0000020c832a0ea0_0, v0000020c832a1f80_0;
S_0000020c83244970 .scope module, "DMem" "Data_Memory" 2 50, 4 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v0000020c832a2200_0 .net "MemRead", 0 0, v0000020c8330e600_0;  alias, 1 drivers
v0000020c832a2020_0 .net "MemWrite", 0 0, v0000020c8330fe60_0;  alias, 1 drivers
v0000020c832a2b60_0 .net "Mem_Addr", 63 0, v0000020c832a1f80_0;  alias, 1 drivers
v0000020c832a2a20_0 .var "Read_Data", 63 0;
v0000020c832a1c60_0 .net "WriteData", 63 0, v0000020c83311010_0;  alias, 1 drivers
v0000020c832a19e0_0 .net "clk", 0 0, o0000020c832b2408;  alias, 0 drivers
v0000020c832a0fe0 .array "data_mem", 0 63, 7 0;
E_0000020c832aaf50 .event anyedge, v0000020c832a2200_0, v0000020c832a1f80_0;
E_0000020c832aa5d0 .event posedge, v0000020c832a19e0_0;
S_0000020c8323f0a0 .scope module, "Igen" "immediate_generator" 2 30, 5 3 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v0000020c832a1580_0 .net *"_ivl_1", 0 0, L_0000020c83311330;  1 drivers
v0000020c832a1800_0 .net *"_ivl_10", 51 0, L_0000020c8335adb0;  1 drivers
v0000020c832a1760_0 .net *"_ivl_13", 6 0, L_0000020c8335b170;  1 drivers
v0000020c832a1940_0 .net *"_ivl_15", 4 0, L_0000020c8335bdf0;  1 drivers
v0000020c832a1a80_0 .net *"_ivl_19", 0 0, L_0000020c8335aa90;  1 drivers
v0000020c832a2480_0 .net *"_ivl_2", 51 0, L_0000020c83310930;  1 drivers
v0000020c832a27a0_0 .net *"_ivl_20", 51 0, L_0000020c8335a8b0;  1 drivers
v0000020c832a0cc0_0 .net *"_ivl_23", 0 0, L_0000020c8335b990;  1 drivers
v0000020c832a1da0_0 .net *"_ivl_25", 0 0, L_0000020c8335b710;  1 drivers
v0000020c832a1b20_0 .net *"_ivl_27", 5 0, L_0000020c8335bb70;  1 drivers
v0000020c832a1bc0_0 .net *"_ivl_29", 3 0, L_0000020c8335a6d0;  1 drivers
v0000020c832a1e40_0 .net *"_ivl_5", 11 0, L_0000020c8335b350;  1 drivers
v0000020c832a2840_0 .net *"_ivl_9", 0 0, L_0000020c8335b030;  1 drivers
v0000020c8330ee20_0 .net "immed_value", 63 0, L_0000020c83311290;  alias, 1 drivers
v0000020c8330f640_0 .net "instruction", 31 0, v0000020c8330fa00_0;  alias, 1 drivers
L_0000020c83311330 .part v0000020c8330fa00_0, 31, 1;
LS_0000020c83310930_0_0 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_4 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_8 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_12 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_16 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_20 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_24 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_28 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_32 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_36 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_40 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_44 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_0_48 .concat [ 1 1 1 1], L_0000020c83311330, L_0000020c83311330, L_0000020c83311330, L_0000020c83311330;
LS_0000020c83310930_1_0 .concat [ 4 4 4 4], LS_0000020c83310930_0_0, LS_0000020c83310930_0_4, LS_0000020c83310930_0_8, LS_0000020c83310930_0_12;
LS_0000020c83310930_1_4 .concat [ 4 4 4 4], LS_0000020c83310930_0_16, LS_0000020c83310930_0_20, LS_0000020c83310930_0_24, LS_0000020c83310930_0_28;
LS_0000020c83310930_1_8 .concat [ 4 4 4 4], LS_0000020c83310930_0_32, LS_0000020c83310930_0_36, LS_0000020c83310930_0_40, LS_0000020c83310930_0_44;
LS_0000020c83310930_1_12 .concat [ 4 0 0 0], LS_0000020c83310930_0_48;
L_0000020c83310930 .concat [ 16 16 16 4], LS_0000020c83310930_1_0, LS_0000020c83310930_1_4, LS_0000020c83310930_1_8, LS_0000020c83310930_1_12;
L_0000020c8335b350 .part v0000020c8330fa00_0, 20, 12;
L_0000020c8335bcb0 .concat [ 12 52 0 0], L_0000020c8335b350, L_0000020c83310930;
L_0000020c8335b030 .part v0000020c8330fa00_0, 31, 1;
LS_0000020c8335adb0_0_0 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_4 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_8 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_12 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_16 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_20 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_24 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_28 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_32 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_36 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_40 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_44 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_0_48 .concat [ 1 1 1 1], L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030, L_0000020c8335b030;
LS_0000020c8335adb0_1_0 .concat [ 4 4 4 4], LS_0000020c8335adb0_0_0, LS_0000020c8335adb0_0_4, LS_0000020c8335adb0_0_8, LS_0000020c8335adb0_0_12;
LS_0000020c8335adb0_1_4 .concat [ 4 4 4 4], LS_0000020c8335adb0_0_16, LS_0000020c8335adb0_0_20, LS_0000020c8335adb0_0_24, LS_0000020c8335adb0_0_28;
LS_0000020c8335adb0_1_8 .concat [ 4 4 4 4], LS_0000020c8335adb0_0_32, LS_0000020c8335adb0_0_36, LS_0000020c8335adb0_0_40, LS_0000020c8335adb0_0_44;
LS_0000020c8335adb0_1_12 .concat [ 4 0 0 0], LS_0000020c8335adb0_0_48;
L_0000020c8335adb0 .concat [ 16 16 16 4], LS_0000020c8335adb0_1_0, LS_0000020c8335adb0_1_4, LS_0000020c8335adb0_1_8, LS_0000020c8335adb0_1_12;
L_0000020c8335b170 .part v0000020c8330fa00_0, 25, 7;
L_0000020c8335bdf0 .part v0000020c8330fa00_0, 7, 5;
L_0000020c8335a630 .concat [ 5 7 52 0], L_0000020c8335bdf0, L_0000020c8335b170, L_0000020c8335adb0;
L_0000020c8335aa90 .part v0000020c8330fa00_0, 31, 1;
LS_0000020c8335a8b0_0_0 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_4 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_8 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_12 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_16 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_20 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_24 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_28 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_32 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_36 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_40 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_44 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_0_48 .concat [ 1 1 1 1], L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90, L_0000020c8335aa90;
LS_0000020c8335a8b0_1_0 .concat [ 4 4 4 4], LS_0000020c8335a8b0_0_0, LS_0000020c8335a8b0_0_4, LS_0000020c8335a8b0_0_8, LS_0000020c8335a8b0_0_12;
LS_0000020c8335a8b0_1_4 .concat [ 4 4 4 4], LS_0000020c8335a8b0_0_16, LS_0000020c8335a8b0_0_20, LS_0000020c8335a8b0_0_24, LS_0000020c8335a8b0_0_28;
LS_0000020c8335a8b0_1_8 .concat [ 4 4 4 4], LS_0000020c8335a8b0_0_32, LS_0000020c8335a8b0_0_36, LS_0000020c8335a8b0_0_40, LS_0000020c8335a8b0_0_44;
LS_0000020c8335a8b0_1_12 .concat [ 4 0 0 0], LS_0000020c8335a8b0_0_48;
L_0000020c8335a8b0 .concat [ 16 16 16 4], LS_0000020c8335a8b0_1_0, LS_0000020c8335a8b0_1_4, LS_0000020c8335a8b0_1_8, LS_0000020c8335a8b0_1_12;
L_0000020c8335b990 .part v0000020c8330fa00_0, 31, 1;
L_0000020c8335b710 .part v0000020c8330fa00_0, 7, 1;
L_0000020c8335bb70 .part v0000020c8330fa00_0, 25, 6;
L_0000020c8335a6d0 .part v0000020c8330fa00_0, 8, 4;
LS_0000020c8335a1d0_0_0 .concat [ 4 6 1 1], L_0000020c8335a6d0, L_0000020c8335bb70, L_0000020c8335b710, L_0000020c8335b990;
LS_0000020c8335a1d0_0_4 .concat [ 52 0 0 0], L_0000020c8335a8b0;
L_0000020c8335a1d0 .concat [ 12 52 0 0], LS_0000020c8335a1d0_0_0, LS_0000020c8335a1d0_0_4;
L_0000020c8335a090 .part v0000020c8330fa00_0, 5, 2;
S_0000020c8323f230 .scope module, "m1" "MUX_3_1" 5 12, 6 1 0, S_0000020c8323f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v0000020c832a2ac0_0 .net "A", 63 0, L_0000020c8335bcb0;  1 drivers
v0000020c832a2520_0 .net "B", 63 0, L_0000020c8335a630;  1 drivers
v0000020c832a2340_0 .net "C", 63 0, L_0000020c8335a1d0;  1 drivers
v0000020c832a1080_0 .net "O", 63 0, L_0000020c83311290;  alias, 1 drivers
v0000020c832a1260_0 .net "S", 1 0, L_0000020c8335a090;  1 drivers
L_0000020c83312038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c832a25c0_0 .net/2u *"_ivl_0", 1 0, L_0000020c83312038;  1 drivers
v0000020c832a16c0_0 .net *"_ivl_2", 0 0, L_0000020c833106b0;  1 drivers
L_0000020c83312080 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020c832a1620_0 .net/2u *"_ivl_4", 1 0, L_0000020c83312080;  1 drivers
v0000020c832a1300_0 .net *"_ivl_6", 0 0, L_0000020c83310750;  1 drivers
v0000020c832a23e0_0 .net *"_ivl_8", 63 0, L_0000020c833107f0;  1 drivers
L_0000020c833106b0 .cmp/eq 2, L_0000020c8335a090, L_0000020c83312038;
L_0000020c83310750 .cmp/eq 2, L_0000020c8335a090, L_0000020c83312080;
L_0000020c833107f0 .functor MUXZ 64, L_0000020c8335a1d0, L_0000020c8335a630, L_0000020c83310750, C4<>;
L_0000020c83311290 .functor MUXZ 64, L_0000020c833107f0, L_0000020c8335bcb0, L_0000020c833106b0, C4<>;
S_0000020c8323f3c0 .scope module, "PC" "Program_Counter" 2 28, 7 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v0000020c8330f460_0 .net "PC_In", 63 0, L_0000020c8335be90;  alias, 1 drivers
v0000020c8330f320_0 .var "PC_Out", 63 0;
v0000020c8330e6a0_0 .net "clk", 0 0, o0000020c832b2408;  alias, 0 drivers
v0000020c8330f1e0_0 .net "reset", 0 0, o0000020c832b2b88;  alias, 0 drivers
E_0000020c832aa8d0 .event posedge, v0000020c8330f1e0_0, v0000020c832a19e0_0;
S_0000020c83236210 .scope module, "ac1" "ALU_Control" 2 44, 8 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0000020c8330ef60_0 .net "ALUOp", 1 0, v0000020c8330f500_0;  alias, 1 drivers
v0000020c8330ea60_0 .net "Funct", 3 0, L_0000020c8335a310;  1 drivers
v0000020c8330f820_0 .var "Operation", 3 0;
E_0000020c832aaa90 .event anyedge, v0000020c8330ea60_0, v0000020c8330ef60_0;
S_0000020c832363a0 .scope module, "add1" "Adder" 2 31, 9 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_0000020c833120c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020c8330e880_0 .net "a", 63 0, L_0000020c833120c8;  1 drivers
v0000020c8330f780_0 .net "b", 63 0, v0000020c8330f320_0;  alias, 1 drivers
v0000020c8330e4c0_0 .net "c", 63 0, L_0000020c8335a770;  alias, 1 drivers
L_0000020c8335a770 .arith/sum 64, L_0000020c833120c8, v0000020c8330f320_0;
S_0000020c83236530 .scope module, "add2" "Adder" 2 32, 9 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v0000020c8330e920_0 .net "a", 63 0, v0000020c8330f320_0;  alias, 1 drivers
v0000020c8330eec0_0 .net "b", 63 0, L_0000020c8335b7b0;  1 drivers
v0000020c8330f280_0 .net "c", 63 0, L_0000020c8335a130;  alias, 1 drivers
L_0000020c8335a130 .arith/sum 64, v0000020c8330f320_0, L_0000020c8335b7b0;
S_0000020c8327c2b0 .scope module, "c1" "Control_Unit" 2 38, 10 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000020c8330f500_0 .var "ALUOp", 1 0;
v0000020c8330eb00_0 .var "ALUSrc", 0 0;
v0000020c8330eba0_0 .var "Branch", 0 0;
v0000020c8330e600_0 .var "MemRead", 0 0;
v0000020c8330fe60_0 .var "MemWrite", 0 0;
v0000020c8330e240_0 .var "MemtoReg", 0 0;
v0000020c8330e560_0 .net "Opcode", 6 0, L_0000020c8335b850;  alias, 1 drivers
v0000020c8330ec40_0 .var "RegWrite", 0 0;
E_0000020c832aa390 .event anyedge, v0000020c8330e560_0;
S_0000020c8327c440 .scope module, "iMem" "Instruction_Memory" 2 36, 11 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v0000020c8330e740_0 .net "Inst_address", 63 0, v0000020c8330f320_0;  alias, 1 drivers
v0000020c8330fa00_0 .var "Instruction", 31 0;
v0000020c8330e7e0 .array "instr_mem", 0 15, 7 0;
E_0000020c832aad50 .event anyedge, v0000020c8330f320_0;
S_0000020c8327c5d0 .scope module, "iParser" "instruction_parser" 2 40, 12 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v0000020c8330e9c0_0 .net "funct3", 14 12, L_0000020c8335a270;  alias, 1 drivers
v0000020c8330fd20_0 .net "funct7", 31 25, L_0000020c8335b490;  alias, 1 drivers
v0000020c8330ece0_0 .net "instruction", 31 0, v0000020c8330fa00_0;  alias, 1 drivers
v0000020c8330f000_0 .net "opcode", 6 0, L_0000020c8335b850;  alias, 1 drivers
v0000020c8330ed80_0 .net "rd", 11 7, L_0000020c8335b3f0;  alias, 1 drivers
v0000020c8330f0a0_0 .net "rs1", 19 15, L_0000020c8335ad10;  alias, 1 drivers
v0000020c8330f140_0 .net "rs2", 24 20, L_0000020c8335ab30;  alias, 1 drivers
L_0000020c8335b850 .part v0000020c8330fa00_0, 0, 7;
L_0000020c8335b3f0 .part v0000020c8330fa00_0, 7, 5;
L_0000020c8335a270 .part v0000020c8330fa00_0, 12, 3;
L_0000020c8335ad10 .part v0000020c8330fa00_0, 15, 5;
L_0000020c8335ab30 .part v0000020c8330fa00_0, 20, 5;
L_0000020c8335b490 .part v0000020c8330fa00_0, 25, 7;
S_0000020c83242780 .scope module, "muxALUSrc" "MUX" 2 46, 13 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000020c833121a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020c8336cd60 .functor XNOR 1, v0000020c8330eb00_0, L_0000020c833121a0, C4<0>, C4<0>;
v0000020c8330e060_0 .net "A", 63 0, L_0000020c83311290;  alias, 1 drivers
v0000020c8330f960_0 .net "B", 63 0, v0000020c83311010_0;  alias, 1 drivers
v0000020c8330faa0_0 .net "O", 63 0, L_0000020c8335a3b0;  alias, 1 drivers
v0000020c8330f5a0_0 .net "S", 0 0, v0000020c8330eb00_0;  alias, 1 drivers
v0000020c8330fbe0_0 .net/2u *"_ivl_0", 0 0, L_0000020c833121a0;  1 drivers
v0000020c8330e2e0_0 .net *"_ivl_2", 0 0, L_0000020c8336cd60;  1 drivers
L_0000020c8335a3b0 .functor MUXZ 64, v0000020c83311010_0, L_0000020c83311290, L_0000020c8336cd60, C4<>;
S_0000020c83242910 .scope module, "muxBranch" "MUX" 2 34, 13 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000020c83312158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020c83276770 .functor XNOR 1, L_0000020c83276e00, L_0000020c83312158, C4<0>, C4<0>;
v0000020c8330f6e0_0 .net "A", 63 0, L_0000020c8335a130;  alias, 1 drivers
v0000020c8330f8c0_0 .net "B", 63 0, L_0000020c8335a770;  alias, 1 drivers
v0000020c8330f3c0_0 .net "O", 63 0, L_0000020c8335be90;  alias, 1 drivers
v0000020c8330fb40_0 .net "S", 0 0, L_0000020c83276e00;  1 drivers
v0000020c8330fc80_0 .net/2u *"_ivl_0", 0 0, L_0000020c83312158;  1 drivers
v0000020c8330fdc0_0 .net *"_ivl_2", 0 0, L_0000020c83276770;  1 drivers
L_0000020c8335be90 .functor MUXZ 64, L_0000020c8335a770, L_0000020c8335a130, L_0000020c83276770, C4<>;
S_0000020c83242aa0 .scope module, "muxMemory" "MUX" 2 52, 13 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000020c833121e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020c8336c2e0 .functor XNOR 1, v0000020c8330e240_0, L_0000020c833121e8, C4<0>, C4<0>;
v0000020c8330ff00_0 .net "A", 63 0, v0000020c832a2a20_0;  alias, 1 drivers
v0000020c8330e100_0 .net "B", 63 0, v0000020c832a1f80_0;  alias, 1 drivers
v0000020c8330e1a0_0 .net "O", 63 0, L_0000020c8335ba30;  alias, 1 drivers
v0000020c8330e380_0 .net "S", 0 0, v0000020c8330e240_0;  alias, 1 drivers
v0000020c8330e420_0 .net/2u *"_ivl_0", 0 0, L_0000020c833121e8;  1 drivers
v0000020c83310a70_0 .net *"_ivl_2", 0 0, L_0000020c8336c2e0;  1 drivers
L_0000020c8335ba30 .functor MUXZ 64, v0000020c832a1f80_0, v0000020c832a2a20_0, L_0000020c8336c2e0, C4<>;
S_0000020c83202ca0 .scope module, "rFile" "registerFile" 2 42, 14 1 0, S_0000020c83244650;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0000020c83311650_0 .var "ReadData1", 63 0;
v0000020c83311010_0 .var "ReadData2", 63 0;
v0000020c83310d90_0 .net "RegWrite", 0 0, v0000020c8330ec40_0;  alias, 1 drivers
v0000020c83310110_0 .net "WriteData", 63 0, L_0000020c8335ba30;  alias, 1 drivers
v0000020c833113d0_0 .net "clk", 0 0, o0000020c832b2408;  alias, 0 drivers
v0000020c833102f0_0 .net "rd", 4 0, L_0000020c8335b3f0;  alias, 1 drivers
v0000020c83311ab0 .array "registers", 0 31, 63 0;
v0000020c833109d0_0 .net "reset", 0 0, o0000020c832b2b88;  alias, 0 drivers
v0000020c833115b0_0 .net "rs1", 4 0, L_0000020c8335ad10;  alias, 1 drivers
v0000020c83311470_0 .net "rs2", 4 0, L_0000020c8335ab30;  alias, 1 drivers
v0000020c83311ab0_0 .array/port v0000020c83311ab0, 0;
v0000020c83311ab0_1 .array/port v0000020c83311ab0, 1;
E_0000020c832aa2d0/0 .event anyedge, v0000020c8330f1e0_0, v0000020c8330f0a0_0, v0000020c83311ab0_0, v0000020c83311ab0_1;
v0000020c83311ab0_2 .array/port v0000020c83311ab0, 2;
v0000020c83311ab0_3 .array/port v0000020c83311ab0, 3;
v0000020c83311ab0_4 .array/port v0000020c83311ab0, 4;
v0000020c83311ab0_5 .array/port v0000020c83311ab0, 5;
E_0000020c832aa2d0/1 .event anyedge, v0000020c83311ab0_2, v0000020c83311ab0_3, v0000020c83311ab0_4, v0000020c83311ab0_5;
v0000020c83311ab0_6 .array/port v0000020c83311ab0, 6;
v0000020c83311ab0_7 .array/port v0000020c83311ab0, 7;
v0000020c83311ab0_8 .array/port v0000020c83311ab0, 8;
v0000020c83311ab0_9 .array/port v0000020c83311ab0, 9;
E_0000020c832aa2d0/2 .event anyedge, v0000020c83311ab0_6, v0000020c83311ab0_7, v0000020c83311ab0_8, v0000020c83311ab0_9;
v0000020c83311ab0_10 .array/port v0000020c83311ab0, 10;
v0000020c83311ab0_11 .array/port v0000020c83311ab0, 11;
v0000020c83311ab0_12 .array/port v0000020c83311ab0, 12;
v0000020c83311ab0_13 .array/port v0000020c83311ab0, 13;
E_0000020c832aa2d0/3 .event anyedge, v0000020c83311ab0_10, v0000020c83311ab0_11, v0000020c83311ab0_12, v0000020c83311ab0_13;
v0000020c83311ab0_14 .array/port v0000020c83311ab0, 14;
v0000020c83311ab0_15 .array/port v0000020c83311ab0, 15;
v0000020c83311ab0_16 .array/port v0000020c83311ab0, 16;
v0000020c83311ab0_17 .array/port v0000020c83311ab0, 17;
E_0000020c832aa2d0/4 .event anyedge, v0000020c83311ab0_14, v0000020c83311ab0_15, v0000020c83311ab0_16, v0000020c83311ab0_17;
v0000020c83311ab0_18 .array/port v0000020c83311ab0, 18;
v0000020c83311ab0_19 .array/port v0000020c83311ab0, 19;
v0000020c83311ab0_20 .array/port v0000020c83311ab0, 20;
v0000020c83311ab0_21 .array/port v0000020c83311ab0, 21;
E_0000020c832aa2d0/5 .event anyedge, v0000020c83311ab0_18, v0000020c83311ab0_19, v0000020c83311ab0_20, v0000020c83311ab0_21;
v0000020c83311ab0_22 .array/port v0000020c83311ab0, 22;
v0000020c83311ab0_23 .array/port v0000020c83311ab0, 23;
v0000020c83311ab0_24 .array/port v0000020c83311ab0, 24;
v0000020c83311ab0_25 .array/port v0000020c83311ab0, 25;
E_0000020c832aa2d0/6 .event anyedge, v0000020c83311ab0_22, v0000020c83311ab0_23, v0000020c83311ab0_24, v0000020c83311ab0_25;
v0000020c83311ab0_26 .array/port v0000020c83311ab0, 26;
v0000020c83311ab0_27 .array/port v0000020c83311ab0, 27;
v0000020c83311ab0_28 .array/port v0000020c83311ab0, 28;
v0000020c83311ab0_29 .array/port v0000020c83311ab0, 29;
E_0000020c832aa2d0/7 .event anyedge, v0000020c83311ab0_26, v0000020c83311ab0_27, v0000020c83311ab0_28, v0000020c83311ab0_29;
v0000020c83311ab0_30 .array/port v0000020c83311ab0, 30;
v0000020c83311ab0_31 .array/port v0000020c83311ab0, 31;
E_0000020c832aa2d0/8 .event anyedge, v0000020c83311ab0_30, v0000020c83311ab0_31, v0000020c8330f140_0;
E_0000020c832aa2d0 .event/or E_0000020c832aa2d0/0, E_0000020c832aa2d0/1, E_0000020c832aa2d0/2, E_0000020c832aa2d0/3, E_0000020c832aa2d0/4, E_0000020c832aa2d0/5, E_0000020c832aa2d0/6, E_0000020c832aa2d0/7, E_0000020c832aa2d0/8;
    .scope S_0000020c8323f3c0;
T_0 ;
    %wait E_0000020c832aa8d0;
    %load/vec4 v0000020c8330f1e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000020c8330f460_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000020c8330f320_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020c8327c440;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c8330e7e0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000020c8327c440;
T_2 ;
    %wait E_0000020c832aad50;
    %load/vec4 v0000020c8330e740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020c8330fa00_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020c8330fa00_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020c8330fa00_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020c8330e7e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020c8330fa00_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020c8327c2b0;
T_3 ;
    %wait E_0000020c832aa390;
    %load/vec4 v0000020c8330e560_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c8330ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330fe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c8330eba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020c8330f500_0, 0, 2;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020c83202ca0;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c83311ab0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000020c83202ca0;
T_5 ;
    %wait E_0000020c832aa2d0;
    %load/vec4 v0000020c833109d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000020c833115b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020c83311ab0, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0000020c83311650_0, 0;
    %load/vec4 v0000020c833109d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0000020c83311470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020c83311ab0, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0000020c83311010_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020c83202ca0;
T_6 ;
    %wait E_0000020c832aa5d0;
    %load/vec4 v0000020c83310d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000020c83310110_0;
    %load/vec4 v0000020c833102f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020c83311ab0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020c83236210;
T_7 ;
    %wait E_0000020c832aaa90;
    %load/vec4 v0000020c8330ef60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020c8330ef60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000020c8330ef60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000020c8330ea60_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000020c8330ea60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000020c8330ea60_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000020c8330ea60_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020c8330f820_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020c832447e0;
T_8 ;
    %wait E_0000020c832aadd0;
    %load/vec4 v0000020c832a2700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000020c832a2660_0;
    %load/vec4 v0000020c832a0ea0_0;
    %or;
    %inv;
    %assign/vec4 v0000020c832a1f80_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0000020c832a2660_0;
    %load/vec4 v0000020c832a0ea0_0;
    %and;
    %assign/vec4 v0000020c832a1f80_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000020c832a2660_0;
    %load/vec4 v0000020c832a0ea0_0;
    %or;
    %assign/vec4 v0000020c832a1f80_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000020c832a2660_0;
    %load/vec4 v0000020c832a0ea0_0;
    %add;
    %assign/vec4 v0000020c832a1f80_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000020c832a2660_0;
    %load/vec4 v0000020c832a0ea0_0;
    %sub;
    %assign/vec4 v0000020c832a1f80_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0000020c832a1f80_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0000020c832a1120_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020c83244970;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 28, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 61, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0000020c83244970;
T_10 ;
    %wait E_0000020c832aa5d0;
    %load/vec4 v0000020c832a2020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000020c832a0fe0, 4, 0;
    %load/vec4 v0000020c832a1c60_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000020c832a2b60_0;
    %store/vec4a v0000020c832a0fe0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c83244970;
T_11 ;
    %wait E_0000020c832aaf50;
    %load/vec4 v0000020c832a2200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020c832a2b60_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000020c832a0fe0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v0000020c832a2a20_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
