;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #0, <2
	SUB 0, @45
	JMN 0, <753
	CMP @-127, 100
	SPL 0, <753
	SLT 250, 260
	JMN 1, @876
	JMP @10, 1
	DJN 1, @11
	JMZ @21, 0
	SPL 0, #45
	SPL 0, #45
	SPL -207, @-120
	JMN 0, #1
	JMZ @-0, <773
	JMZ @-0, <773
	SUB <0, @1
	SUB @120, 6
	JMZ @-0, <773
	ADD #-30, 9
	SLT 10, 1
	SLT 0, @45
	SPL @270, @1
	SLT 0, @45
	SPL @270, @1
	SLT 20, @12
	SLT 20, @12
	ADD <300, 90
	JMN 0, <753
	JMN 0, <753
	SLT #21, 3
	SUB -207, <-120
	SUB -207, <-120
	CMP 1, 450
	SPL 20, <12
	ADD #270, <1
	ADD #270, <1
	DJN 1, @11
	MOV -7, <-20
	ADD #270, <0
	MOV -7, <-20
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	DJN 1, @11
	SPL 0, <753
