<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>cnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.643</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22980</Best-caseLatency>
            <Average-caseLatency>22980</Average-caseLatency>
            <Worst-caseLatency>22980</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
            <Interval-min>22981</Interval-min>
            <Interval-max>22981</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>CNN_Optimal/src/cnn.cpp:63</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>312</DSP>
            <FF>64809</FF>
            <LUT>84171</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_we0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_d0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_q1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_Pipeline_1_fu_342</InstName>
                    <ModuleName>cnn_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>342</ID>
                    <BindInstances>empty_49_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_348</InstName>
                    <ModuleName>cnn_Pipeline_pad_for_rows_pad_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>348</ID>
                    <BindInstances>add_ln10_1_fu_121_p2 add_ln10_fu_133_p2 empty_fu_224_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U2 add_ln16_fu_229_p2 add_ln12_fu_161_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_355</InstName>
                    <ModuleName>cnn_Pipeline_clone_for_rows_clone_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>355</ID>
                    <BindInstances>add_ln84_1_fu_888_p2 add_ln84_fu_900_p2 mul_6ns_8ns_13_1_1_U8 mul_6ns_8ns_13_1_1_U9 add_ln86_fu_940_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_section_fu_411</InstName>
                    <ModuleName>dataflow_section</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>411</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>convolutional_layer_U0</InstName>
                            <ModuleName>convolutional_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>344</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_convolution_fu_232</InstName>
                                    <ModuleName>convolution</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>232</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780</InstName>
                                            <ModuleName>convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>780</ID>
                                            <BindInstances>add_ln20_1_fu_1105_p2 add_ln20_fu_1152_p2 add_ln22_fu_1182_p2 add_ln26_fu_1230_p2 empty_fu_1267_p2 add_ln39_6_fu_1320_p2 empty_41_fu_1277_p2 add_ln39_7_fu_1329_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_fu_1340_p2 add_ln39_8_fu_1349_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_1_fu_1360_p2 add_ln39_9_fu_1369_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_2_fu_1379_p2 add_ln39_10_fu_1388_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_3_fu_1401_p2 add_ln39_11_fu_1411_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_4_fu_1421_p2 add_ln39_12_fu_1431_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln39_5_fu_1446_p2 add_ln39_13_fu_1455_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_42_fu_1441_p2 add_ln39_14_fu_1487_p2 add_ln39_15_fu_1493_p2 add_ln39_16_fu_1503_p2 add_ln39_17_fu_1512_p2 add_ln39_18_fu_1521_p2 add_ln39_19_fu_1530_p2 add_ln39_20_fu_1539_p2 add_ln39_21_fu_1548_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_43_fu_1557_p2 add_ln39_22_fu_1584_p2 add_ln39_23_fu_1590_p2 add_ln39_24_fu_1600_p2 add_ln39_25_fu_1610_p2 add_ln39_26_fu_1619_p2 add_ln39_27_fu_1628_p2 add_ln39_28_fu_1637_p2 add_ln39_29_fu_1651_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_44_fu_1646_p2 add_ln39_30_fu_1682_p2 add_ln39_31_fu_1688_p2 add_ln39_32_fu_1698_p2 add_ln39_33_fu_1707_p2 add_ln39_34_fu_1716_p2 add_ln39_35_fu_1725_p2 add_ln39_36_fu_1734_p2 add_ln39_37_fu_1743_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_45_fu_1752_p2 add_ln39_38_fu_1779_p2 add_ln39_39_fu_1785_p2 add_ln39_40_fu_1795_p2 add_ln39_41_fu_1805_p2 add_ln39_42_fu_1814_p2 add_ln39_43_fu_1826_p2 add_ln39_44_fu_1835_p2 add_ln39_45_fu_1850_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_46_fu_1844_p2 add_ln39_46_fu_1877_p2 add_ln39_47_fu_1883_p2 add_ln39_48_fu_1893_p2 add_ln39_49_fu_1902_p2 add_ln39_50_fu_1911_p2 add_ln39_51_fu_1920_p2 add_ln39_52_fu_1929_p2 add_ln39_53_fu_1933_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_47_fu_1937_p2 add_ln39_54_fu_1962_p2 add_ln39_55_fu_1968_p2 add_ln39_56_fu_1973_p2 add_ln39_57_fu_1978_p2 add_ln39_58_fu_1983_p2 add_ln39_59_fu_1988_p2 add_ln39_60_fu_1993_p2 add_ln39_61_fu_1998_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln28_fu_2027_p2 add_ln26_1_fu_2032_p2 add_ln22_1_fu_2044_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>conv_biases_U conv_weights_0_0_U conv_weights_0_1_U conv_weights_0_2_U conv_weights_0_3_U conv_weights_0_4_U conv_weights_0_5_U conv_weights_0_6_U conv_weights_1_0_U conv_weights_1_1_U conv_weights_1_2_U conv_weights_1_3_U conv_weights_1_4_U conv_weights_1_5_U conv_weights_1_6_U conv_weights_2_0_U conv_weights_2_1_U conv_weights_2_2_U conv_weights_2_3_U conv_weights_2_4_U conv_weights_2_5_U conv_weights_2_6_U conv_weights_3_0_U conv_weights_3_1_U conv_weights_3_2_U conv_weights_3_3_U conv_weights_3_4_U conv_weights_3_5_U conv_weights_3_6_U conv_weights_4_0_U conv_weights_4_1_U conv_weights_4_2_U conv_weights_4_3_U conv_weights_4_4_U conv_weights_4_5_U conv_weights_4_6_U conv_weights_5_0_U conv_weights_5_1_U conv_weights_5_2_U conv_weights_5_3_U conv_weights_5_4_U conv_weights_5_5_U conv_weights_5_6_U conv_weights_6_0_U conv_weights_6_1_U conv_weights_6_2_U conv_weights_6_3_U conv_weights_6_4_U conv_weights_6_5_U conv_weights_6_6_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_convolution_fu_342</InstName>
                                    <ModuleName>convolution</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>342</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780</InstName>
                                            <ModuleName>convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>780</ID>
                                            <BindInstances>add_ln20_1_fu_1105_p2 add_ln20_fu_1152_p2 add_ln22_fu_1182_p2 add_ln26_fu_1230_p2 empty_fu_1267_p2 add_ln39_6_fu_1320_p2 empty_41_fu_1277_p2 add_ln39_7_fu_1329_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_fu_1340_p2 add_ln39_8_fu_1349_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_1_fu_1360_p2 add_ln39_9_fu_1369_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_2_fu_1379_p2 add_ln39_10_fu_1388_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_3_fu_1401_p2 add_ln39_11_fu_1411_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_4_fu_1421_p2 add_ln39_12_fu_1431_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln39_5_fu_1446_p2 add_ln39_13_fu_1455_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_42_fu_1441_p2 add_ln39_14_fu_1487_p2 add_ln39_15_fu_1493_p2 add_ln39_16_fu_1503_p2 add_ln39_17_fu_1512_p2 add_ln39_18_fu_1521_p2 add_ln39_19_fu_1530_p2 add_ln39_20_fu_1539_p2 add_ln39_21_fu_1548_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_43_fu_1557_p2 add_ln39_22_fu_1584_p2 add_ln39_23_fu_1590_p2 add_ln39_24_fu_1600_p2 add_ln39_25_fu_1610_p2 add_ln39_26_fu_1619_p2 add_ln39_27_fu_1628_p2 add_ln39_28_fu_1637_p2 add_ln39_29_fu_1651_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_44_fu_1646_p2 add_ln39_30_fu_1682_p2 add_ln39_31_fu_1688_p2 add_ln39_32_fu_1698_p2 add_ln39_33_fu_1707_p2 add_ln39_34_fu_1716_p2 add_ln39_35_fu_1725_p2 add_ln39_36_fu_1734_p2 add_ln39_37_fu_1743_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_45_fu_1752_p2 add_ln39_38_fu_1779_p2 add_ln39_39_fu_1785_p2 add_ln39_40_fu_1795_p2 add_ln39_41_fu_1805_p2 add_ln39_42_fu_1814_p2 add_ln39_43_fu_1826_p2 add_ln39_44_fu_1835_p2 add_ln39_45_fu_1850_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_46_fu_1844_p2 add_ln39_46_fu_1877_p2 add_ln39_47_fu_1883_p2 add_ln39_48_fu_1893_p2 add_ln39_49_fu_1902_p2 add_ln39_50_fu_1911_p2 add_ln39_51_fu_1920_p2 add_ln39_52_fu_1929_p2 add_ln39_53_fu_1933_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_47_fu_1937_p2 add_ln39_54_fu_1962_p2 add_ln39_55_fu_1968_p2 add_ln39_56_fu_1973_p2 add_ln39_57_fu_1978_p2 add_ln39_58_fu_1983_p2 add_ln39_59_fu_1988_p2 add_ln39_60_fu_1993_p2 add_ln39_61_fu_1998_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln28_fu_2027_p2 add_ln26_1_fu_2032_p2 add_ln22_1_fu_2044_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>conv_biases_U conv_weights_0_0_U conv_weights_0_1_U conv_weights_0_2_U conv_weights_0_3_U conv_weights_0_4_U conv_weights_0_5_U conv_weights_0_6_U conv_weights_1_0_U conv_weights_1_1_U conv_weights_1_2_U conv_weights_1_3_U conv_weights_1_4_U conv_weights_1_5_U conv_weights_1_6_U conv_weights_2_0_U conv_weights_2_1_U conv_weights_2_2_U conv_weights_2_3_U conv_weights_2_4_U conv_weights_2_5_U conv_weights_2_6_U conv_weights_3_0_U conv_weights_3_1_U conv_weights_3_2_U conv_weights_3_3_U conv_weights_3_4_U conv_weights_3_5_U conv_weights_3_6_U conv_weights_4_0_U conv_weights_4_1_U conv_weights_4_2_U conv_weights_4_3_U conv_weights_4_4_U conv_weights_4_5_U conv_weights_4_6_U conv_weights_5_0_U conv_weights_5_1_U conv_weights_5_2_U conv_weights_5_3_U conv_weights_5_4_U conv_weights_5_5_U conv_weights_5_6_U conv_weights_6_0_U conv_weights_6_1_U conv_weights_6_2_U conv_weights_6_3_U conv_weights_6_4_U conv_weights_6_5_U conv_weights_6_6_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_convolution_fu_452</InstName>
                                    <ModuleName>convolution</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>452</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780</InstName>
                                            <ModuleName>convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>780</ID>
                                            <BindInstances>add_ln20_1_fu_1105_p2 add_ln20_fu_1152_p2 add_ln22_fu_1182_p2 add_ln26_fu_1230_p2 empty_fu_1267_p2 add_ln39_6_fu_1320_p2 empty_41_fu_1277_p2 add_ln39_7_fu_1329_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_fu_1340_p2 add_ln39_8_fu_1349_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_1_fu_1360_p2 add_ln39_9_fu_1369_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_2_fu_1379_p2 add_ln39_10_fu_1388_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_3_fu_1401_p2 add_ln39_11_fu_1411_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln39_4_fu_1421_p2 add_ln39_12_fu_1431_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln39_5_fu_1446_p2 add_ln39_13_fu_1455_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_42_fu_1441_p2 add_ln39_14_fu_1487_p2 add_ln39_15_fu_1493_p2 add_ln39_16_fu_1503_p2 add_ln39_17_fu_1512_p2 add_ln39_18_fu_1521_p2 add_ln39_19_fu_1530_p2 add_ln39_20_fu_1539_p2 add_ln39_21_fu_1548_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_43_fu_1557_p2 add_ln39_22_fu_1584_p2 add_ln39_23_fu_1590_p2 add_ln39_24_fu_1600_p2 add_ln39_25_fu_1610_p2 add_ln39_26_fu_1619_p2 add_ln39_27_fu_1628_p2 add_ln39_28_fu_1637_p2 add_ln39_29_fu_1651_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_44_fu_1646_p2 add_ln39_30_fu_1682_p2 add_ln39_31_fu_1688_p2 add_ln39_32_fu_1698_p2 add_ln39_33_fu_1707_p2 add_ln39_34_fu_1716_p2 add_ln39_35_fu_1725_p2 add_ln39_36_fu_1734_p2 add_ln39_37_fu_1743_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 empty_45_fu_1752_p2 add_ln39_38_fu_1779_p2 add_ln39_39_fu_1785_p2 add_ln39_40_fu_1795_p2 add_ln39_41_fu_1805_p2 add_ln39_42_fu_1814_p2 add_ln39_43_fu_1826_p2 add_ln39_44_fu_1835_p2 add_ln39_45_fu_1850_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_46_fu_1844_p2 add_ln39_46_fu_1877_p2 add_ln39_47_fu_1883_p2 add_ln39_48_fu_1893_p2 add_ln39_49_fu_1902_p2 add_ln39_50_fu_1911_p2 add_ln39_51_fu_1920_p2 add_ln39_52_fu_1929_p2 add_ln39_53_fu_1933_p2 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 empty_47_fu_1937_p2 add_ln39_54_fu_1962_p2 add_ln39_55_fu_1968_p2 add_ln39_56_fu_1973_p2 add_ln39_57_fu_1978_p2 add_ln39_58_fu_1983_p2 add_ln39_59_fu_1988_p2 add_ln39_60_fu_1993_p2 add_ln39_61_fu_1998_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln28_fu_2027_p2 add_ln26_1_fu_2032_p2 add_ln22_1_fu_2044_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>conv_biases_U conv_weights_0_0_U conv_weights_0_1_U conv_weights_0_2_U conv_weights_0_3_U conv_weights_0_4_U conv_weights_0_5_U conv_weights_0_6_U conv_weights_1_0_U conv_weights_1_1_U conv_weights_1_2_U conv_weights_1_3_U conv_weights_1_4_U conv_weights_1_5_U conv_weights_1_6_U conv_weights_2_0_U conv_weights_2_1_U conv_weights_2_2_U conv_weights_2_3_U conv_weights_2_4_U conv_weights_2_5_U conv_weights_2_6_U conv_weights_3_0_U conv_weights_3_1_U conv_weights_3_2_U conv_weights_3_3_U conv_weights_3_4_U conv_weights_3_5_U conv_weights_3_6_U conv_weights_4_0_U conv_weights_4_1_U conv_weights_4_2_U conv_weights_4_3_U conv_weights_4_4_U conv_weights_4_5_U conv_weights_4_6_U conv_weights_5_0_U conv_weights_5_1_U conv_weights_5_2_U conv_weights_5_3_U conv_weights_5_4_U conv_weights_5_5_U conv_weights_5_6_U conv_weights_6_0_U conv_weights_6_1_U conv_weights_6_2_U conv_weights_6_3_U conv_weights_6_4_U conv_weights_6_5_U conv_weights_6_6_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_convolution_1_fu_562</InstName>
                                    <ModuleName>convolution_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>562</ID>
                                    <BindInstances>add_ln20_1_fu_22015_p2 add_ln20_fu_22110_p2 add_ln22_fu_22136_p2 add_ln26_fu_22177_p2 grp_fu_22243_p0 am_addmul_5ns_3ns_7ns_13_4_1_U385 am_addmul_5ns_3ns_7ns_13_4_1_U386 am_addmul_5ns_3ns_7ns_13_4_1_U387 add_ln38_3_fu_22269_p2 add_ln38_4_fu_22274_p2 add_ln38_5_fu_22279_p2 mul_5ns_7ns_11_1_1_U328 add_ln39_fu_22315_p2 grp_fu_22257_p0 am_addmul_5ns_3ns_7ns_13_4_1_U388 am_addmul_5ns_3ns_7ns_13_4_1_U389 am_addmul_5ns_3ns_7ns_13_4_1_U390 add_ln38_9_fu_22325_p2 add_ln38_10_fu_22330_p2 add_ln38_11_fu_22335_p2 mul_5ns_7ns_11_1_1_U329 add_ln39_1_fu_22486_p2 fmul_32ns_32ns_32_4_max_dsp_1_U227 fadd_32ns_32ns_32_5_full_dsp_1_U177 mul_5ns_7ns_11_1_1_U330 add_ln39_2_fu_22547_p2 fmul_32ns_32ns_32_4_max_dsp_1_U228 fadd_32ns_32ns_32_5_full_dsp_1_U178 mul_5ns_7ns_11_1_1_U331 add_ln39_3_fu_22608_p2 fmul_32ns_32ns_32_4_max_dsp_1_U229 fadd_32ns_32ns_32_5_full_dsp_1_U179 mul_5ns_7ns_11_1_1_U332 add_ln39_4_fu_22669_p2 fmul_32ns_32ns_32_4_max_dsp_1_U230 fadd_32ns_32ns_32_5_full_dsp_1_U180 am_addmul_5ns_3ns_7ns_13_4_1_U390 add_ln39_5_fu_22740_p2 fmul_32ns_32ns_32_4_max_dsp_1_U231 fadd_32ns_32ns_32_5_full_dsp_1_U181 am_addmul_5ns_3ns_7ns_13_4_1_U389 add_ln39_6_fu_22811_p2 fmul_32ns_32ns_32_4_max_dsp_1_U232 fadd_32ns_32ns_32_5_full_dsp_1_U182 am_addmul_5ns_3ns_7ns_13_4_1_U388 add_ln39_7_fu_22882_p2 fmul_32ns_32ns_32_4_max_dsp_1_U233 fadd_32ns_32ns_32_5_full_dsp_1_U183 mul_5ns_7ns_11_1_1_U333 add_ln39_8_fu_22950_p2 add_ln39_9_fu_22956_p2 add_ln39_10_fu_23015_p2 add_ln39_11_fu_23074_p2 add_ln39_12_fu_23133_p2 add_ln39_13_fu_23192_p2 add_ln39_14_fu_23251_p2 add_ln39_15_fu_23310_p2 fmul_32ns_32ns_32_4_max_dsp_1_U234 fadd_32ns_32ns_32_5_full_dsp_1_U184 fmul_32ns_32ns_32_4_max_dsp_1_U235 fadd_32ns_32ns_32_5_full_dsp_1_U185 fmul_32ns_32ns_32_4_max_dsp_1_U236 fadd_32ns_32ns_32_5_full_dsp_1_U186 fmul_32ns_32ns_32_4_max_dsp_1_U237 fadd_32ns_32ns_32_5_full_dsp_1_U187 fmul_32ns_32ns_32_4_max_dsp_1_U238 fadd_32ns_32ns_32_5_full_dsp_1_U188 fmul_32ns_32ns_32_4_max_dsp_1_U239 fadd_32ns_32ns_32_5_full_dsp_1_U189 fmul_32ns_32ns_32_4_max_dsp_1_U240 fadd_32ns_32ns_32_5_full_dsp_1_U190 mul_5ns_7ns_11_1_1_U334 add_ln39_16_fu_23379_p2 add_ln39_17_fu_23385_p2 add_ln39_18_fu_23444_p2 add_ln39_19_fu_23503_p2 add_ln39_20_fu_23562_p2 add_ln39_21_fu_23621_p2 add_ln39_22_fu_23680_p2 add_ln39_23_fu_23739_p2 fmul_32ns_32ns_32_4_max_dsp_1_U241 fadd_32ns_32ns_32_5_full_dsp_1_U191 fmul_32ns_32ns_32_4_max_dsp_1_U242 fadd_32ns_32ns_32_5_full_dsp_1_U192 fmul_32ns_32ns_32_4_max_dsp_1_U243 fadd_32ns_32ns_32_5_full_dsp_1_U193 fmul_32ns_32ns_32_4_max_dsp_1_U244 fadd_32ns_32ns_32_5_full_dsp_1_U194 fmul_32ns_32ns_32_4_max_dsp_1_U245 fadd_32ns_32ns_32_5_full_dsp_1_U195 fmul_32ns_32ns_32_4_max_dsp_1_U246 fadd_32ns_32ns_32_5_full_dsp_1_U196 fmul_32ns_32ns_32_4_max_dsp_1_U247 fadd_32ns_32ns_32_5_full_dsp_1_U197 mul_5ns_7ns_11_1_1_U335 add_ln39_24_fu_23808_p2 add_ln39_25_fu_23814_p2 add_ln39_26_fu_23873_p2 add_ln39_27_fu_23932_p2 add_ln39_28_fu_23991_p2 add_ln39_29_fu_24050_p2 add_ln39_30_fu_24109_p2 add_ln39_31_fu_24168_p2 fmul_32ns_32ns_32_4_max_dsp_1_U248 fadd_32ns_32ns_32_5_full_dsp_1_U198 fmul_32ns_32ns_32_4_max_dsp_1_U249 fadd_32ns_32ns_32_5_full_dsp_1_U199 fmul_32ns_32ns_32_4_max_dsp_1_U250 fadd_32ns_32ns_32_5_full_dsp_1_U200 fmul_32ns_32ns_32_4_max_dsp_1_U251 fadd_32ns_32ns_32_5_full_dsp_1_U201 fmul_32ns_32ns_32_4_max_dsp_1_U252 fadd_32ns_32ns_32_5_full_dsp_1_U202 fmul_32ns_32ns_32_4_max_dsp_1_U253 fadd_32ns_32ns_32_5_full_dsp_1_U203 fmul_32ns_32ns_32_4_max_dsp_1_U254 fadd_32ns_32ns_32_5_full_dsp_1_U204 am_addmul_5ns_3ns_7ns_13_4_1_U387 add_ln39_32_fu_24248_p2 add_ln39_33_fu_24254_p2 add_ln39_34_fu_24313_p2 add_ln39_35_fu_24372_p2 add_ln39_36_fu_24431_p2 add_ln39_37_fu_24490_p2 add_ln39_38_fu_24549_p2 add_ln39_39_fu_24608_p2 fmul_32ns_32ns_32_4_max_dsp_1_U255 fadd_32ns_32ns_32_5_full_dsp_1_U205 fmul_32ns_32ns_32_4_max_dsp_1_U256 fadd_32ns_32ns_32_5_full_dsp_1_U206 fmul_32ns_32ns_32_4_max_dsp_1_U257 fadd_32ns_32ns_32_5_full_dsp_1_U207 fmul_32ns_32ns_32_4_max_dsp_1_U258 fadd_32ns_32ns_32_5_full_dsp_1_U208 fmul_32ns_32ns_32_4_max_dsp_1_U259 fadd_32ns_32ns_32_5_full_dsp_1_U209 fmul_32ns_32ns_32_4_max_dsp_1_U260 fadd_32ns_32ns_32_5_full_dsp_1_U210 fmul_32ns_32ns_32_4_max_dsp_1_U261 fadd_32ns_32ns_32_5_full_dsp_1_U211 am_addmul_5ns_3ns_7ns_13_4_1_U386 add_ln39_40_fu_24688_p2 add_ln39_41_fu_24694_p2 add_ln39_42_fu_24753_p2 add_ln39_43_fu_24812_p2 add_ln39_44_fu_24871_p2 add_ln39_45_fu_24930_p2 add_ln39_46_fu_24989_p2 add_ln39_47_fu_25048_p2 fmul_32ns_32ns_32_4_max_dsp_1_U262 fadd_32ns_32ns_32_5_full_dsp_1_U212 fmul_32ns_32ns_32_4_max_dsp_1_U263 fadd_32ns_32ns_32_5_full_dsp_1_U213 fmul_32ns_32ns_32_4_max_dsp_1_U264 fadd_32ns_32ns_32_5_full_dsp_1_U214 fmul_32ns_32ns_32_4_max_dsp_1_U265 fadd_32ns_32ns_32_5_full_dsp_1_U215 fmul_32ns_32ns_32_4_max_dsp_1_U266 fadd_32ns_32ns_32_5_full_dsp_1_U216 fmul_32ns_32ns_32_4_max_dsp_1_U267 fadd_32ns_32ns_32_5_full_dsp_1_U217 fmul_32ns_32ns_32_4_max_dsp_1_U268 fadd_32ns_32ns_32_5_full_dsp_1_U218 am_addmul_5ns_3ns_7ns_13_4_1_U385 add_ln39_48_fu_25128_p2 add_ln39_49_fu_25134_p2 add_ln39_50_fu_25193_p2 add_ln39_51_fu_25252_p2 add_ln39_52_fu_25311_p2 add_ln39_53_fu_25370_p2 add_ln39_54_fu_25429_p2 add_ln39_55_fu_25488_p2 fmul_32ns_32ns_32_4_max_dsp_1_U269 fadd_32ns_32ns_32_5_full_dsp_1_U219 fmul_32ns_32ns_32_4_max_dsp_1_U270 fadd_32ns_32ns_32_5_full_dsp_1_U220 fmul_32ns_32ns_32_4_max_dsp_1_U271 fadd_32ns_32ns_32_5_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U272 fadd_32ns_32ns_32_5_full_dsp_1_U222 fmul_32ns_32ns_32_4_max_dsp_1_U273 fadd_32ns_32ns_32_5_full_dsp_1_U223 fmul_32ns_32ns_32_4_max_dsp_1_U274 fadd_32ns_32ns_32_5_full_dsp_1_U224 fmul_32ns_32ns_32_4_max_dsp_1_U275 fadd_32ns_32ns_32_5_full_dsp_1_U225 fadd_32ns_32ns_32_5_full_dsp_1_U226 add_ln28_fu_22209_p2 add_ln26_1_fu_22079_p2 add_ln22_1_fu_22030_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>max_pooling_layer_U0</InstName>
                            <ModuleName>max_pooling_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>556</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36</InstName>
                                    <ModuleName>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln9_fu_104_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5_fu_44</InstName>
                                    <ModuleName>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln9_fu_104_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_52</InstName>
                                    <ModuleName>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>52</ID>
                                    <BindInstances>add_ln9_fu_104_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_60</InstName>
                                    <ModuleName>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln9_fu_104_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>flattening_layer_U0</InstName>
                            <ModuleName>flattening_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>568</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_flattening_fu_28</InstName>
                                    <ModuleName>flattening</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>28</ID>
                                    <BindInstances>r_2_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_flattening_fu_36</InstName>
                                    <ModuleName>flattening</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>r_2_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_flattening_fu_44</InstName>
                                    <ModuleName>flattening</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>r_2_fu_68_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_flattening_fu_52</InstName>
                                    <ModuleName>flattening</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>52</ID>
                                    <BindInstances>r_2_fu_68_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>dense_layer_U0</InstName>
                            <ModuleName>dense_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>580</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_fu_38</InstName>
                                    <ModuleName>dense</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>38</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_1_fu_42</InstName>
                                            <ModuleName>dense_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>42</ID>
                                            <BindInstances>empty_23_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_fu_48</InstName>
                                            <ModuleName>dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>48</ID>
                                            <BindInstances>add_ln36_1_fu_163_p2 add_ln36_fu_175_p2 empty_fu_213_p2 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U540 add_ln40_fu_219_p2 dense_weights_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_VITIS_LOOP_49_2_fu_58</InstName>
                                            <ModuleName>dense_Pipeline_VITIS_LOOP_49_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <BindInstances>add_ln49_fu_74_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U548</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_fu_50</InstName>
                                    <ModuleName>dense</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>50</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_1_fu_42</InstName>
                                            <ModuleName>dense_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>42</ID>
                                            <BindInstances>empty_23_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_fu_48</InstName>
                                            <ModuleName>dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>48</ID>
                                            <BindInstances>add_ln36_1_fu_163_p2 add_ln36_fu_175_p2 empty_fu_213_p2 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U540 add_ln40_fu_219_p2 dense_weights_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_VITIS_LOOP_49_2_fu_58</InstName>
                                            <ModuleName>dense_Pipeline_VITIS_LOOP_49_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <BindInstances>add_ln49_fu_74_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U548</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_fu_62</InstName>
                                    <ModuleName>dense</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_1_fu_42</InstName>
                                            <ModuleName>dense_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>42</ID>
                                            <BindInstances>empty_23_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_fu_48</InstName>
                                            <ModuleName>dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>48</ID>
                                            <BindInstances>add_ln36_1_fu_163_p2 add_ln36_fu_175_p2 empty_fu_213_p2 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U540 add_ln40_fu_219_p2 dense_weights_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_VITIS_LOOP_49_2_fu_58</InstName>
                                            <ModuleName>dense_Pipeline_VITIS_LOOP_49_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <BindInstances>add_ln49_fu_74_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U548</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_fu_74</InstName>
                                    <ModuleName>dense</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_1_fu_42</InstName>
                                            <ModuleName>dense_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>42</ID>
                                            <BindInstances>empty_23_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_fu_48</InstName>
                                            <ModuleName>dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>48</ID>
                                            <BindInstances>add_ln36_1_fu_163_p2 add_ln36_fu_175_p2 empty_fu_213_p2 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_5_full_dsp_1_U540 add_ln40_fu_219_p2 dense_weights_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_VITIS_LOOP_49_2_fu_58</InstName>
                                            <ModuleName>dense_Pipeline_VITIS_LOOP_49_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <BindInstances>add_ln49_fu_74_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U548</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>dense_layer_soft_max_U0</InstName>
                            <ModuleName>dense_layer_soft_max</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>594</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36</InstName>
                                    <ModuleName>dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln13_fu_147_p2 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_5_full_dsp_1_U562 fadd_32ns_32ns_32_5_full_dsp_1_U562 fexp_32ns_32ns_32_10_full_dsp_1_U563 fadd_32ns_32ns_32_5_full_dsp_1_U562 dense_biases_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53</InstName>
                                    <ModuleName>dense_layer_soft_max_Pipeline_dense_soft_max_for_digits</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>53</ID>
                                    <BindInstances>add_ln25_fu_81_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U572</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_to_pool_streams_U conv_to_pool_streams_1_U conv_to_pool_streams_2_U conv_to_pool_streams_3_U pool_to_flat_streams_U pool_to_flat_streams_1_U pool_to_flat_streams_2_U pool_to_flat_streams_3_U flat_to_dense_streams_U flat_to_dense_streams_1_U flat_to_dense_streams_2_U flat_to_dense_streams_3_U dense_to_softmax_streams_U dense_to_softmax_streams_1_U dense_to_softmax_streams_2_U dense_to_softmax_streams_3_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>pad_img0_U pad_img1_U pad_img2_U pad_img3_U pad_img3_1_U pad_img3_2_U pad_img3_3_U pad_img3_4_U pad_img3_5_U pad_img3_6_U pad_img3_7_U pad_img3_8_U pad_img3_9_U pad_img3_10_U pad_img3_11_U pad_img3_12_U pad_img3_13_U pad_img3_14_U pad_img3_15_U pad_img3_16_U pad_img3_17_U pad_img3_18_U pad_img3_19_U pad_img3_20_U pad_img3_21_U pad_img3_22_U pad_img3_23_U pad_img3_24_U pad_img3_25_U pad_img3_26_U pad_img3_27_U pad_img3_28_U pad_img3_29_U pad_img3_30_U pad_img3_31_U pad_img3_32_U pad_img3_33_U pad_img3_34_U pad_img3_35_U pad_img3_36_U pad_img3_37_U pad_img3_38_U pad_img3_39_U pad_img3_40_U pad_img3_41_U pad_img3_42_U pad_img3_43_U pad_img3_44_U pad_img3_45_U pad_img3_46_U pad_img3_47_U pad_img3_48_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1158</Best-caseLatency>
                    <Average-caseLatency>1158</Average-caseLatency>
                    <Worst-caseLatency>1158</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1158</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1156</TripCount>
                        <Latency>1156</Latency>
                        <AbsoluteTimeLatency>11.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_pad_for_rows_pad_for_cols</Name>
            <Loops>
                <pad_for_rows_pad_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.951</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>804</Best-caseLatency>
                    <Average-caseLatency>804</Average-caseLatency>
                    <Worst-caseLatency>804</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>804</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pad_for_rows_pad_for_cols>
                        <Name>pad_for_rows_pad_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>802</Latency>
                        <AbsoluteTimeLatency>8.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pad_for_rows_pad_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/utils.cpp:12~CNN_Optimal/src/cnn.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pad_for_rows_pad_for_cols>
                            <Name>pad_for_rows_pad_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/utils.cpp:10~CNN_Optimal/src/cnn.cpp:68</SourceLocation>
                        </pad_for_rows_pad_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>271</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>281</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_121_p2" SOURCE="CNN_Optimal/src/utils.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_133_p2" SOURCE="CNN_Optimal/src/utils.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_224_p2" SOURCE="CNN_Optimal/src/utils.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="pad_for_rows_pad_for_cols" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U2" SOURCE="CNN_Optimal/src/utils.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="conv7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_229_p2" SOURCE="CNN_Optimal/src/utils.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_161_p2" SOURCE="CNN_Optimal/src/utils.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_clone_for_rows_clone_for_cols</Name>
            <Loops>
                <clone_for_rows_clone_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.643</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1167</Best-caseLatency>
                    <Average-caseLatency>1167</Average-caseLatency>
                    <Worst-caseLatency>1167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <clone_for_rows_clone_for_cols>
                        <Name>clone_for_rows_clone_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1156</TripCount>
                        <Latency>1165</Latency>
                        <AbsoluteTimeLatency>11.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </clone_for_rows_clone_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/cnn.cpp:86</SourceLocation>
                    <SummaryOfLoopViolations>
                        <clone_for_rows_clone_for_cols>
                            <Name>clone_for_rows_clone_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/cnn.cpp:84</SourceLocation>
                        </clone_for_rows_clone_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>509</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>492</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_888_p2" SOURCE="CNN_Optimal/src/cnn.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_900_p2" SOURCE="CNN_Optimal/src/cnn.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U8" SOURCE="CNN_Optimal/src/cnn.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U9" SOURCE="CNN_Optimal/src/cnn.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_940_p2" SOURCE="CNN_Optimal/src/cnn.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
            <Loops>
                <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19841</Best-caseLatency>
                    <Average-caseLatency>19841</Average-caseLatency>
                    <Worst-caseLatency>19841</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19841</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                        <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>19839</Latency>
                        <AbsoluteTimeLatency>0.198 ms</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>265</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/conv.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                            <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>CNN_Optimal/src/conv.cpp:20</SourceLocation>
                        </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>5966</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>5058</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_1105_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1152_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_1182_p2" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_1230_p2" SOURCE="CNN_Optimal/src/conv.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1267_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_1320_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1277_p2" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_7_fu_1329_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1340_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_8_fu_1349_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_1360_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_9_fu_1369_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_1379_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_10_fu_1388_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_1401_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_11_fu_1411_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_1421_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_12_fu_1431_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_1446_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_13_fu_1455_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_1441_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_14_fu_1487_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_15_fu_1493_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_16_fu_1503_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_17_fu_1512_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_18_fu_1521_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_19_fu_1530_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_20_fu_1539_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_21_fu_1548_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1557_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_22_fu_1584_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_23_fu_1590_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_24_fu_1600_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_25_fu_1610_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_26_fu_1619_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_27_fu_1628_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_28_fu_1637_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_29_fu_1651_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_1646_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_30_fu_1682_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_31_fu_1688_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_32_fu_1698_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_33_fu_1707_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_34_fu_1716_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_35_fu_1725_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_36_fu_1734_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_37_fu_1743_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1752_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_38_fu_1779_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_39_fu_1785_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_40_fu_1795_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_41_fu_1805_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_42_fu_1814_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_43_fu_1826_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_44_fu_1835_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_45_fu_1850_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1844_p2" SOURCE="CNN_Optimal/src/conv.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_46_fu_1877_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_47_fu_1883_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_48_fu_1893_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_49_fu_1902_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_50_fu_1911_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_51_fu_1920_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_52_fu_1929_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_53_fu_1933_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1937_p2" SOURCE="CNN_Optimal/src/conv.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_54_fu_1962_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_55_fu_1968_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_56_fu_1973_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_57_fu_1978_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_58_fu_1983_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_59_fu_1988_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_60_fu_1993_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_61_fu_1998_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="CNN_Optimal/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_2027_p2" SOURCE="CNN_Optimal/src/conv.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_2032_p2" SOURCE="CNN_Optimal/src/conv.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_2044_p2" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19843</Best-caseLatency>
                    <Average-caseLatency>19843</Average-caseLatency>
                    <Worst-caseLatency>19843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/conv.cpp:38</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>9170</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>5187</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_biases_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_biases"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_0_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_1_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_2_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_3_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_4_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_5_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_0_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_1_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_2_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_3_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_4_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_5_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv_weights_6_6_U" SOURCE="" STORAGESIZE="32 4 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv_weights_6_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_1</Name>
            <Loops>
                <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1055</Best-caseLatency>
                    <Average-caseLatency>1055</Average-caseLatency>
                    <Worst-caseLatency>1055</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1055</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                        <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>1053</Latency>
                        <AbsoluteTimeLatency>10.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>271</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/conv.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                            <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/conv.cpp:20</SourceLocation>
                        </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>253</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>316</UTIL_DSP>
                    <FF>25829</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>73</UTIL_FF>
                    <LUT>52649</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>299</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_22015_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_22110_p2" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_22136_p2" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_22177_p2" SOURCE="CNN_Optimal/src/conv.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_22243_p0" SOURCE="CNN_Optimal/src/conv.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U385" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U386" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U387" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_22269_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_22274_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_22279_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U328" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_22315_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_22257_p0" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U388" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U389" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U390" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_9_fu_22325_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_10_fu_22330_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_11_fu_22335_p2" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U329" SOURCE="CNN_Optimal/src/conv.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_22486_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U227" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U177" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U330" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_22547_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U228" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U178" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U331" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_22608_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U229" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U179" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U332" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_22669_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U230" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U180" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U390" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_22740_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U231" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U181" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U389" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_22811_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U232" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U182" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U388" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_7_fu_22882_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U233" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U183" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U333" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_8_fu_22950_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_9_fu_22956_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_10_fu_23015_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_11_fu_23074_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_12_fu_23133_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_13_fu_23192_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_14_fu_23251_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_15_fu_23310_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U184" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U185" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U186" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U187" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U188" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U189" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U190" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U334" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_16_fu_23379_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_17_fu_23385_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_18_fu_23444_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_19_fu_23503_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_20_fu_23562_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_21_fu_23621_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_22_fu_23680_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_23_fu_23739_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U335" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_24_fu_23808_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_25_fu_23814_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_26_fu_23873_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_27_fu_23932_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_28_fu_23991_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_29_fu_24050_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_30_fu_24109_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_31_fu_24168_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U200" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U201" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U202" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U203" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U204" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U387" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_32_fu_24248_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_33_fu_24254_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_34_fu_24313_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_35_fu_24372_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_36_fu_24431_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_37_fu_24490_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_38_fu_24549_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_39_fu_24608_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U205" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U206" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U208" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U210" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U211" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U386" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_40_fu_24688_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_41_fu_24694_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_42_fu_24753_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_43_fu_24812_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_44_fu_24871_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_45_fu_24930_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_46_fu_24989_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_47_fu_25048_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U213" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U214" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U215" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U216" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U217" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U218" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U385" SOURCE="CNN_Optimal/src/conv.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_48_fu_25128_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_49_fu_25134_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_50_fu_25193_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_51_fu_25252_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_52_fu_25311_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_53_fu_25370_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_54_fu_25429_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_55_fu_25488_p2" SOURCE="CNN_Optimal/src/conv.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U219" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U220" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U221" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U222" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U223" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U224" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U225" SOURCE="CNN_Optimal/src/conv.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U226" SOURCE="CNN_Optimal/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_22209_p2" SOURCE="CNN_Optimal/src/conv.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_22079_p2" SOURCE="CNN_Optimal/src/conv.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_22030_p2" SOURCE="CNN_Optimal/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolutional_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19844</Best-caseLatency>
                    <Average-caseLatency>19844</Average-caseLatency>
                    <Worst-caseLatency>19844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/conv.cpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>283</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>353</UTIL_DSP>
                    <FF>53347</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>151</UTIL_FF>
                    <LUT>68282</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>387</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>793</Best-caseLatency>
                    <Average-caseLatency>793</Average-caseLatency>
                    <Worst-caseLatency>793</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>793</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>791</Latency>
                        <AbsoluteTimeLatency>7.910 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pool_for_rows_pool_for_cols>
                            <Name>pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:34</SourceLocation>
                        </pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>422</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>606</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_104_p2" SOURCE="CNN_Optimal/src/pool.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>793</Best-caseLatency>
                    <Average-caseLatency>793</Average-caseLatency>
                    <Worst-caseLatency>793</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>793</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>791</Latency>
                        <AbsoluteTimeLatency>7.910 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pool_for_rows_pool_for_cols>
                            <Name>pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:35</SourceLocation>
                        </pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>422</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>606</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_104_p2" SOURCE="CNN_Optimal/src/pool.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>793</Best-caseLatency>
                    <Average-caseLatency>793</Average-caseLatency>
                    <Worst-caseLatency>793</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>793</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>791</Latency>
                        <AbsoluteTimeLatency>7.910 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pool_for_rows_pool_for_cols>
                            <Name>pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:36</SourceLocation>
                        </pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>422</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>606</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_104_p2" SOURCE="CNN_Optimal/src/pool.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>793</Best-caseLatency>
                    <Average-caseLatency>793</Average-caseLatency>
                    <Worst-caseLatency>793</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>793</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>791</Latency>
                        <AbsoluteTimeLatency>7.910 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pool_for_rows_pool_for_cols>
                            <Name>pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/pool.cpp:9~CNN_Optimal/src/pool.cpp:37</SourceLocation>
                        </pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>422</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>606</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_104_p2" SOURCE="CNN_Optimal/src/pool.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3182</Best-caseLatency>
                    <Average-caseLatency>3182</Average-caseLatency>
                    <Worst-caseLatency>3182</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3182</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/pool.cpp:38</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1705</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>2681</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>flattening</Name>
            <Loops>
                <flat_for_rows/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows>
                        <Name>flat_for_rows</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/flat.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <flat_for_rows>
                            <Name>flat_for_rows</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/flat.cpp:6</SourceLocation>
                        </flat_for_rows>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows" OPTYPE="add" PRAGMA="" RTLNAME="r_2_fu_68_p2" SOURCE="CNN_Optimal/src/flat.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="r_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>199</Best-caseLatency>
                    <Average-caseLatency>199</Average-caseLatency>
                    <Worst-caseLatency>199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/flat.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>896</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dense_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1</Name>
            <Loops>
                <dense_for_flat_VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1973</Best-caseLatency>
                    <Average-caseLatency>1973</Average-caseLatency>
                    <Worst-caseLatency>1973</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1973</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat_VITIS_LOOP_40_1>
                        <Name>dense_for_flat_VITIS_LOOP_40_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1960</TripCount>
                        <Latency>1971</Latency>
                        <AbsoluteTimeLatency>19.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat_VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_for_flat_VITIS_LOOP_40_1>
                            <Name>dense_for_flat_VITIS_LOOP_40_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/dense.cpp:36</SourceLocation>
                        </dense_for_flat_VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>769</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1014</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_163_p2" SOURCE="CNN_Optimal/src/dense.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_175_p2" SOURCE="CNN_Optimal/src/dense.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_213_p2" SOURCE="CNN_Optimal/src/dense.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="CNN_Optimal/src/dense.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U540" SOURCE="CNN_Optimal/src/dense.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat_VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_219_p2" SOURCE="CNN_Optimal/src/dense.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_U" SOURCE="" STORAGESIZE="32 7840 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_VITIS_LOOP_49_2</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.934</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_2>
                            <Name>VITIS_LOOP_49_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/dense.cpp:49</SourceLocation>
                        </VITIS_LOOP_49_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_74_p2" SOURCE="CNN_Optimal/src/dense.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2003</Best-caseLatency>
                    <Average-caseLatency>2003</Average-caseLatency>
                    <Worst-caseLatency>2003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:34</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>866</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1335</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="CNN_Optimal/src/dense.cpp:34" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dense_array"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_9ns_10_1_1_U548" SOURCE="CNN_Optimal/src/dense.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2004</Best-caseLatency>
                    <Average-caseLatency>2004</Average-caseLatency>
                    <Worst-caseLatency>2004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:59</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>53</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>3471</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>5439</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size</Name>
            <Loops>
                <dense_soft_max_for_dense_size/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>88</Best-caseLatency>
                    <Average-caseLatency>88</Average-caseLatency>
                    <Worst-caseLatency>88</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>88</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_dense_size>
                        <Name>dense_soft_max_for_dense_size</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>86</Latency>
                        <AbsoluteTimeLatency>0.860 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_dense_size>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_soft_max_for_dense_size>
                            <Name>dense_soft_max_for_dense_size</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN_Optimal/src/dense.cpp:13</SourceLocation>
                        </dense_soft_max_for_dense_size>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>1257</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1737</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_dense_size" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_147_p2" SOURCE="CNN_Optimal/src/dense.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="CNN_Optimal/src/dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="CNN_Optimal/src/dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="CNN_Optimal/src/dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="CNN_Optimal/src/dense.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="dense_soft_max_for_dense_size" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U563" SOURCE="CNN_Optimal/src/dense.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U562" SOURCE="CNN_Optimal/src/dense.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_sum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_biases_U" SOURCE="" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_biases"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer_soft_max_Pipeline_dense_soft_max_for_digits</Name>
            <Loops>
                <dense_soft_max_for_digits/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_digits>
                        <Name>dense_soft_max_for_digits</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_digits>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_soft_max_for_digits>
                            <Name>dense_soft_max_for_digits</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN_Optimal/src/dense.cpp:25</SourceLocation>
                        </dense_soft_max_for_digits>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_digits" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_81_p2" SOURCE="CNN_Optimal/src/dense.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="dense_soft_max_for_digits" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U572" SOURCE="CNN_Optimal/src/dense.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer_soft_max</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120</Best-caseLatency>
                    <Average-caseLatency>120</Average-caseLatency>
                    <Worst-caseLatency>120</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/dense.cpp:29</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>1437</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>1970</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_section</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19844</Best-caseLatency>
                    <Average-caseLatency>19844</Average-caseLatency>
                    <Worst-caseLatency>19844</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.198 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>19845</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>19845</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/cnn.cpp:19</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>88</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>73</UTIL_BRAM>
                    <DSP>312</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>390</UTIL_DSP>
                    <FF>62434</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>177</UTIL_FF>
                    <LUT>80666</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>458</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_U" SOURCE="CNN_Optimal/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv_to_pool_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_1_U" SOURCE="CNN_Optimal/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv_to_pool_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_2_U" SOURCE="CNN_Optimal/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv_to_pool_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_3_U" SOURCE="CNN_Optimal/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv_to_pool_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_U" SOURCE="CNN_Optimal/src/cnn.cpp:41" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pool_to_flat_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_1_U" SOURCE="CNN_Optimal/src/cnn.cpp:41" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pool_to_flat_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_2_U" SOURCE="CNN_Optimal/src/cnn.cpp:41" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pool_to_flat_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_3_U" SOURCE="CNN_Optimal/src/cnn.cpp:41" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pool_to_flat_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_U" SOURCE="CNN_Optimal/src/cnn.cpp:52" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="flat_to_dense_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_1_U" SOURCE="CNN_Optimal/src/cnn.cpp:52" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="flat_to_dense_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_2_U" SOURCE="CNN_Optimal/src/cnn.cpp:52" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="flat_to_dense_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_3_U" SOURCE="CNN_Optimal/src/cnn.cpp:52" STORAGESIZE="32 196 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="flat_to_dense_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_U" SOURCE="CNN_Optimal/src/cnn.cpp:56" STORAGESIZE="32 10 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dense_to_softmax_streams"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_1_U" SOURCE="CNN_Optimal/src/cnn.cpp:56" STORAGESIZE="32 10 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dense_to_softmax_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_2_U" SOURCE="CNN_Optimal/src/cnn.cpp:56" STORAGESIZE="32 10 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dense_to_softmax_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_3_U" SOURCE="CNN_Optimal/src/cnn.cpp:56" STORAGESIZE="32 10 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dense_to_softmax_streams_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.643</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22980</Best-caseLatency>
                    <Average-caseLatency>22980</Average-caseLatency>
                    <Worst-caseLatency>22980</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22981</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN_Optimal/src/cnn.cpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>100</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>83</UTIL_BRAM>
                    <DSP>312</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>390</UTIL_DSP>
                    <FF>64809</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>184</UTIL_FF>
                    <LUT>84171</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>478</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pad_img0_U" SOURCE="CNN_Optimal/src/cnn.cpp:67" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pad_img1_U" SOURCE="CNN_Optimal/src/cnn.cpp:78" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pad_img2_U" SOURCE="CNN_Optimal/src/cnn.cpp:79" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_1_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_2_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_3_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_4_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_5_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_6_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_7_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_8_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_9_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_10_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_11_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_12_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_13_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_14_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_15_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_16_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_17_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_18_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_19_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_20_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_21_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_22_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_23_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_24_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_25_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_26_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_27_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_28_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_29_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_30_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_31_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_32_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_33_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_34_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_35_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_36_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_37_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_38_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_39_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_40_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_41_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_42_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_43_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_44_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_45_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_46_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_47_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_48_U" SOURCE="CNN_Optimal/src/cnn.cpp:80" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>conv_to_pool_streams_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_411</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="prediction_address0" name="prediction_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce0" name="prediction_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_we0" name="prediction_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_d0" name="prediction_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="prediction_address1" name="prediction_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce1" name="prediction_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_q1" name="prediction_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_in_address0">out, 10</column>
                    <column name="img_in_q0">in, 32</column>
                    <column name="prediction_address0">out, 4</column>
                    <column name="prediction_address1">out, 4</column>
                    <column name="prediction_d0">out, 32</column>
                    <column name="prediction_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, float*</column>
                    <column name="prediction">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset</column>
                    <column name="img_in">img_in_ce0, port, </column>
                    <column name="img_in">img_in_q0, port, </column>
                    <column name="prediction">prediction_address0, port, offset</column>
                    <column name="prediction">prediction_ce0, port, </column>
                    <column name="prediction">prediction_we0, port, </column>
                    <column name="prediction">prediction_d0, port, </column>
                    <column name="prediction">prediction_address1, port, offset</column>
                    <column name="prediction">prediction_ce1, port, </column>
                    <column name="prediction">prediction_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="dataflow" location="CNN_Optimal/src/cnn.cpp:19" status="valid" parentFunction="dataflow_section" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="CNN_Optimal/src/dense.cpp:42" status="valid" parentFunction="dense" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="CNN_Optimal/src/flat.cpp:10" status="valid" parentFunction="flattening" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="CNN_Optimal/src/pool.cpp:21" status="valid" parentFunction="max_pooling" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="CNN_Optimal/src/utils.cpp:14" status="valid" parentFunction="normalization_and_padding" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

