%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Medium Length Professional CV
% LaTeX Template
% Version 3.0 (December 17, 2022)
%
% This template originates from:
% https://www.LaTeXTemplates.com
%
% Author:
% Vel (vel@latextemplates.com)
%
% Original author:
% Trey Hunner (http://www.treyhunner.com/)
%
% License:
% CC BY-NC-SA 4.0 (https://creativecommons.org/licenses/by-nc-sa/4.0/)
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass[
%a4paper, % Uncomment for A4 paper size (default is US letter)
11pt, % Default font size, can use 10pt, 11pt or 12pt
]{./assets/resume} % Use the resume class
% \usepackage{ebgaramond} % Use the EB Garamond font
\usepackage{helvet}

%----------------------------------------------------------------------------------------
%	NAME SECTION
%----------------------------------------------------------------------------------------

\name{Srimal Lakshithe} % Your name to appear at the top

\phone{+94773166850}
\linkedin{https://www.linkedin.com/in/srimal-lakshitha-a9566a52/}
\email{sales@accelr.net}

% You can use the \address command up to 3 times for 3 different addresses or pieces of contact information
% Any new lines (\\) you use in the \address commands will be converted to symbols, so each address will appear as a single line.

% \address{Email \\ sales@acceler.net} % Email

% \address{WhatsApp \\ +94 (0)71 6487 689} % WhatsApp Number

% \address{Linkedin \\ https://www.linkedin.com/in/kavinga-upul-ekanayaka/} % LinkedIn Profile

%------------------------------------------------

\begin{document}

%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Technical Strengths}
	
	\def\arraystretch{1.5}
	
	\begin{tabular}{p{2.0in} p{4.5in}}
		\textbf{Expertise} & \emph{RTL design, Emulation, Prototyping, Static Verification, Simulation \& Debug} \\
		\textbf{Programming Languages} & \emph{Verilog, SystemVerilog, Python, C, C++} \\
		\textbf{Tools and Frameworks} & \emph{VCS, Verdi, Synopsys Static Tools, Synplify, Xilinx Vivado} \\ 
		\textbf{Languages} & \emph{Sinhala-Native, English-Excellent} \\
	\end{tabular}
	
\end{rSection}

%----------------------------------------------------------------------------------------
%	EDUCATION SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Education}
	
	\textbf{University of Moratuwa, Sri Lanka} \hfill \textit{2011 - 2016} \\ 
	B.Sc (Hons) in Electronic \& Telecommunication Engineering \\
	Status : First Class (GPA : 3.78 / 4.20)
	
\end{rSection}

%----------------------------------------------------------------------------------------
%	EXPERIENCE SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Experience}
	%X-EPIC
	\begin{rSubsectionX}{X-EPIC}{www.x-epic.com}{Senior Product Engineer Level 2}{May 2022 - Jul 2024}
		\item Product validation for X-EPIC emulation (HuaEmu) and prototyping (HuaPro) hardware system and related software tool chain.
		\item RISCV SoC validation: Conducted extensive validation of the in-house tools using \textit{OpenPiton}, Open \textit{C910} and \textit{HummingBird} RISC-V SoCs on both simulation and emulation platforms, ensuring accurate functionality and performance 
		\item Feature testing for emulation and prototyping hardware system.
		\item Develop RTL designs to test performance and limitations of emulation and prototyping system. Created test vectors to check multiple configurations for emulation platform - i.e. 2/4/6/8 and 16 rack emulation system.
		\item Develop in-house design benchmark pool using open source RTL designs for prototyping emulation system software stack. Designs sourced from OpenCores.org and Github.
		\item Third party verilog parser evaluation.
		\item SystemVerilog LRM compatibility testing for in-house HDL simulator (GalaxSim) and debug tool (FusionDebug).
		\item Knowledge sharing sessions: Conducted knowledge sharing sessions for emulation and prototyping technologies and current EDA market trends.
	\end{rSubsectionX}
	%Synopsys
	\begin{rSubsectionX}{Synopsys}{www.synopsys.com}{Senior Application Engineer Level 1}{Apr 2018 - May 2022}
		\item Product Validation Team Lead : SpyGlass RDC product validation team.
		\item Product Validation Team Lead : SpyGlass Lint product validation team.
		\item Team Member of SpyGlass CDC validation team.
		\item Conducted knowledge sharing sessions for emulation and prototyping technologies and current EDA market trends.
	\end{rSubsectionX}
	%UAV Research Center
	\begin{rSubsectionX}{UAV Research Center, SLAF}{}{R\&D Engineer}{Apr 2016 - Apr 2018}
		\item Designed and developed an UAV(Unmanned Aerial Vehicle)  tracking antenna systemâ€™s embedded software to increase operating range of Radio Frequency data links. 
		\item Researched data over radio modem designs which could help to design long range data links locally. 
		\item Improved intercommunication bus architecture (CAN) of locally developed UAV and developed CAN bus interfaces for micro-controllers.
	\end{rSubsectionX}
	%codegen-vega
	\begin{rSubsectionX}{VEGA Innovations}{www.vega.lk}{Trainee Electronics Engineer}{Oct 2014 - Apr 2015}
		\item Developed initial version PCBs for motor controllers of the VEGA electric car
		\item Developed initial version PCBs for level 1 battery charger for electric vehicles(chademo DC charging technology)
		\item Developed initial version multipurpose tail light system design for the VEGA electric car.
		\item Practiced automotive grade electronic circuit designing and system integration.
	\end{rSubsectionX}
	
\end{rSection}

%----------------------------------------------------------------------------------------
%	RESEARCH SECTION
%----------------------------------------------------------------------------------------
% \begin{rSection}{Research}
% 	% CEP 
% 	\textbf{Hardware Implementation of a Complex Event Processor} \hfill \textit{Apr 2012 - Apr 2013}\\
% 	A hardware accelerated complex event processor (CEP) platform was designed and implemented on FPGA with reference to WSO2 siddhi software CEP platform.
% 	The design is highly parameterized to enhance the flexibility, scalability and compatibility with the software platform.
% 	Achieved more than 10x performance than its software counterpart verified using a real world dataset.

	
% 	% cloud computing
% 	\textbf{Hardware Acceleration for Cloud computing architectures} \hfill \textit{Apr 2013 - Oct 2015}\\
% 	Thorough analysis of cloud computing architecture helped to find out Network virtualization as the major bottleneck.
% 	Parallel processing techniques were used to improve the QoS of network virtualization using a hardware switch fabric designed in FPGA

	
% \end{rSection}

%----------------------------------------------------------------------------------------
%	PUBLICATION SECTION
%----------------------------------------------------------------------------------------
% \begin{rSection}{Publications}

% 	% international conference
% 	\textbf{IEEE Conference Paper } \hfill  \textit{October 2014}\\
% 	%\begin{quote}
% 	Ekanayaka, K.U.B.; Pasqual, A., ``FPGA based custom accelerator architecture framework for complex event processing," \emph{TENCON 2014 - 2014 IEEE Region 10 Conference} , vol., no., pp.1,6, 22-25 Oct. 2014
% 	%\end{quote}

% \end{rSection}
 
%----------------------------------------------------------------------------------------
%	ACHIEVEMENTS SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Achievements}

	\textbf{Sri Lanka Robotics Challenge, University of Moratuwa} \hfill \textit{2014}\\
	Champions, Industry Category

	\textbf{Robotics Challenge, SAITM} \hfill \textit{2014}\\
	Champions, University Category
	\\
	\\
	\\

\end{rSection}
%----------------------------------------------------------------------------------------
%	HOUNORS AND AWARDS SECTION
%---------------------------------------------------------------------------------------- 
% \begin{rSection}{Honors and Awards}

% 	%sri lankan physics olympiad
% 	\textbf{Bronze Medal at Sri Lankan Physics Olympiad} \hfill \textit{Apr 2006}\\
% 	Achieved a bronze medal at SLPHO organized by Institute of Physics, University of Colombo, Sri Lanka.


% \end{rSection}

%----------------------------------------------------------------------------------------
%	PROJECTS SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Projects}

	% FYP
	\textbf{Obstacle avoidance for robotic arm using sonar and force/torque sensor} \hfill \textit{2016}\\
	Developed a real time simulation environment using MATLAB and ROS to simulate obstacle avoidance and sensor modeling.
    Developed algorithm to fuse sonar sensor and force/torque sensor data to implement obstacle avoidance in real time.

	
	\textbf{Autonomous Underwater Vehicle} \hfill \textit{2016}\\
	Developed an autonomous vehicle system for underwater research and applications. System includes an autonomous underwater vehicle, autonomous surface vehicle and a ground control station.
    Developed micro-controller software for underwater and surface vehicle control systems

	\textbf{Human Following Robot } \hfill \textit{2016}\\
	Built a human following robot using Microsoft Kinect sensor and locally developed robot platform.

\end{rSection}

%----------------------------------------------------------------------------------------
%	PROFFESSIONAL AFFILIATIONS SECTION
%----------------------------------------------------------------------------------------
\begin{rSection}{Professional Affiliations}
	% IESL
	\textbf{Institute of Engineers Sri Lanka (IESL)} \hfill \textit{Since 2016}\\
	Status : Associate Member
	
\end{rSection}

%----------------------------------------------------------------------------------------
%	LEADERSHIP AND TEAMWORK SECTION
%----------------------------------------------------------------------------------------

% \begin{rSection}{Leadership and Teamwork}

% % DVCON
% \textbf{Sri Lanka Liason Chair} \hfill \textit{2022 - 2023} \\
% Design and Verification Conference (DVCon-India)


% % IEEE vTools
% \textbf{Member} \hfill \textit{2018} \\
% IEEE MGA vTools Committee


% % IEEE Region 10
% \textbf{Chairman} \hfill \textit{2015} \\
% IEEE Region 10 (Asia/Pacific) Congress - Colombo, Sri Lanka


% % IEEE R10 PAC
% \textbf{Member} \hfill \textit{2023} \\
% IEEE Region 10 (Asia/Pacific) Professional Activities Committee

% % IEEE sri lanka section
% \textbf{Assistant Treasurer} \hfill \textit{2015 - 2019}\\
% IEEE Sri Lanka section

% % Toastmasters
% \textbf{President} \hfill \textit{2015 - 2016} \\
% University of Moratuwa Toastmasters club

% % ICIAfS 
% \textbf{Publicity Chair} \hfill \textit{2014} \\
% 7\textsuperscript{th} IEEE International Conference on Information and Automation for Sustainability (ICIAfS)

% \end{rSection}

\end{document}