

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
a8572d3c9c47c70bb5f498772fc68b81  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_5bXaLr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iStZ8m"
Running: cat _ptx_iStZ8m | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7bdQwi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7bdQwi --output-file  /dev/null 2> _ptx_iStZ8minfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iStZ8m _ptx2_7bdQwi _ptx_iStZ8minfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 465481
gpu_sim_insn = 103760320
gpu_ipc =     222.9099
gpu_tot_sim_cycle = 687631
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     150.8954
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 37185
gpu_stall_icnt2sh    = 228594
partiton_reqs_in_parallel = 10203397
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9201
partiton_level_parallism_total  =      14.8385
partiton_reqs_in_parallel_util = 10203397
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 464867
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9491
partiton_level_parallism_util_total  =      21.9491
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      23.0578 GB/Sec
L2_BW_total  =      15.6086 GB/Sec
gpu_total_sim_rate=82088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8693
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2685, 3466, 3466, 3460, 3468, 3462, 3467, 2772, 2516, 3148, 3155, 3147, 3153, 3144, 3150, 2518, 2264, 2835, 2840, 2836, 2840, 2836, 2838, 2268, 2516, 3145, 3154, 3139, 3153, 3141, 3152, 2520, 2264, 2830, 2838, 2832, 2837, 2829, 2838, 2267, 2012, 2511, 2521, 2509, 2519, 2512, 2520, 2015, 2012, 2516, 2519, 2511, 2517, 2510, 2517, 2017, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 113173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32803
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150863	W0_Idle:8095830	W0_Scoreboard:14590158	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 569 
maxdqlatency = 0 
maxmflatency = 123848 
averagemflatency = 7466 
max_icnt2mem_latency = 123524 
max_icnt2sh_latency = 687630 
mrq_lat_table:18643 	1548 	1665 	3161 	4131 	4898 	3624 	3679 	4631 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40715 	42453 	1024 	2 	1170 	2051 	1589 	17283 	6459 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28654 	4813 	1054 	645 	45754 	3331 	305 	0 	8 	1164 	2290 	1476 	17344 	6272 	126 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19382 	40853 	24224 	1203 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	43 	2 	2 	6 	3 	11 	18 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        59        58        68        70        59        58        60        60        68        70        41        42 
dram[1]:        68        70        68        70        59        60        68        70        59        61        60        62        68        70        43        43 
dram[2]:        68        70        68        70        60        57        68        70        60        56        58        62        68        70        43        43 
dram[3]:        68        70        68        70        59        61        68        70        59        62        60        60        68        70        41        40 
dram[4]:        68        70        68        70        64        64        68        70        64        65        60        62        68        70        43        41 
dram[5]:        68        70        68        70        64        62        68        70        64        62        63        66        68        70        42        41 
dram[6]:        68        70        68        70        63        65        68        70        63        66        64        65        68        70        42        44 
dram[7]:        68        70        68        70        64        61        68        70        64        61        64        66        68        70        43        43 
dram[8]:        68        70        68        70        59        58        68        70        59        58        64        65        68        70        41        41 
dram[9]:        68        70        68        70        59        60        68        70        59        61        64        66        68        70        38        42 
dram[10]:        68        70        68        70        60        57        68        70        60        57        63        66        68        70        39        44 
maximum service time to same row:
dram[0]:    122840    122819    127149    127080    104723    104781    165969    166067    168607    168607    198613    199946    198016    197977    202133    202168 
dram[1]:    122777    122665    127109    127136    104717    104834    165967    166049    168557    168551    198667    200072    197955    198192    202156    202211 
dram[2]:    122654    122574    126970    127014    104608    104850    165952    165947    168510    168526    198686    198691    197631    197729    202175    202195 
dram[3]:    122574    122651    126965    126992    104723    104776    165905    166064    168527    168517    198701    200063    197893    197943    202173    202227 
dram[4]:    122655    122667    126956    127013    104718    104858    166295    166015    168532    168495    198791    200093    197993    197919    202313    202246 
dram[5]:    122650    122609    126954    126993    104597    104849    166007    166273    198204    199590    198691    198785    197670    197778    202247    202194 
dram[6]:    122567    122649    126919    126991    104720    104776    166154    166153    198206    198177    198804    200113    197892    197800    202366    202272 
dram[7]:    122702    122662    127152    127051    104732    104861    165995    166013    198314    199629    198755    198835    197891    197728    202214    202167 
dram[8]:    122665    122790    127150    127082    104619    104861    165993    165993    168494    168481    198618    198659    197836    197722    202149    202167 
dram[9]:    122776    122670    127111    127138    104718    104834    165963    166070    168482    168482    198670    200068    197910    198055    202153    202201 
dram[10]:    122681    122835    127151    127051    104732    104862    165930    165935    168673    168606    198670    198622    197952    197879    202176    202169 
average row accesses per activate:
dram[0]: 24.272728 24.363636 20.214285 16.823530 11.086957 10.560000 23.181818 23.454546 15.857142 18.666666 18.214285 13.888889 25.727272 25.272728  8.387096 10.720000 
dram[1]: 23.727272 24.545454 21.461538 22.000000 12.380953 11.521739 22.727272 23.454546 18.416666 18.750000 15.058824 16.933332 21.615385 25.636364  8.516129 11.739130 
dram[2]: 20.846153 24.454546 25.090910 22.076923 11.391304 11.347826 23.090910 23.454546 13.812500 16.071428 15.750000 15.176471 25.454546 25.363636 10.480000 11.826087 
dram[3]: 23.818182 24.090910 23.666666 21.923077 10.320000 10.560000 22.545454 23.181818 16.000000 18.916666 16.000000 15.500000 25.181818 25.181818  7.705883 11.375000 
dram[4]: 24.000000 24.454546 21.538462 22.230770 12.523809 11.434783 22.909090 23.181818 15.714286 16.214285 15.812500 16.866667 25.181818 25.727272  8.800000 12.363636 
dram[5]: 24.545454 24.545454 25.181818 19.000000 11.260870 10.520000 23.090910 23.363636 15.785714 19.000000 18.071428 15.117647 25.272728 25.272728  9.250000  9.100000 
dram[6]: 23.727272 24.272728 20.142857 19.000000 11.304348 11.521739 22.545454 23.090910 18.333334 19.000000 14.388889 14.823529 24.909090 25.272728  8.218750 10.960000 
dram[7]: 24.000000 24.363636 21.153847 21.769230 11.521739 11.521739 22.818182 23.454546 15.785714 16.071428 14.333333 15.235294 25.000000 21.538462  8.700000 11.291667 
dram[8]: 24.636364 24.727272 18.666666 18.799999 12.285714 10.640000 23.000000 23.454546 15.785714 18.750000 16.125000 16.125000 25.545454 25.545454  8.700000 11.333333 
dram[9]: 24.000000 24.545454 21.615385 18.933332 13.631579 11.521739 22.818182 23.181818 17.916666 18.583334 13.000000 16.000000 21.230770 25.545454  8.666667 11.826087 
dram[10]: 24.545454 24.727272 21.000000 22.076923 12.571428 11.391304 23.000000 23.545454 15.714286 14.000000 14.222222 14.444445 25.272728 23.500000  9.321428  9.962963 
average row locality = 45984/2792 = 16.469913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       122       124       139       142       111       120       116       119        94        96       125       120       139       134       116       124 
dram[1]:       117       126       135       142       116       121       111       119        93        97       125       123       137       138       120       126 
dram[2]:       127       125       132       143       118       117       116       120        93        97       121       127       136       135       118       128 
dram[3]:       118       121       140       141       114       120       110       117        96        99       125       117       133       133       118       129 
dram[4]:       120       125       136       145       119       119       114       117        92        99       122       122       133       139       119       127 
dram[5]:       126       126       133       141       115       119       116       119        93       100       122       126       134       134       114       128 
dram[6]:       117       123       138       141       116       121       110       116        92       100       128       121       130       134       118       129 
dram[7]:       120       124       131       139       121       121       113       120        93        97       127       128       131       136       116       126 
dram[8]:       127       128       136       138       114       122       115       120        93        97       127       127       137       137       116       127 
dram[9]:       120       126       137       140       115       121       113       117        87        95       129       125       132       137       115       127 
dram[10]:       126       128       129       143       120       118       115       121        92        96       125       129       134       138       116       125 
total reads: 21394
bank skew: 145/87 = 1.67
chip skew: 1961/1931 = 1.02
average mf latency per bank:
dram[0]:      30363     30272     29583     29894     26405     25045     10083      9715     12009     12041     12544     12958     10152     10666     12143     12228
dram[1]:      31801     31996     29640     29199     26368     26515     10102      9195     12430     12695     12402     12371     10395     10611     12117     11684
dram[2]:      30256     30894     30251     29743     26651     25241      9868     10451     12652     12283     12513     12785     10228     10410     12203     12034
dram[3]:      31235     31253     29546     29953     25369     25225     10089      9333     12273     12900     11978     12583     10422     10737     12268     12236
dram[4]:      31065     30885     29731     29530     26491     26204      9427      8595     13330     13140     12097     11964     10618     10608     12736     12252
dram[5]:      30645     31325     30434     30197     26173     24560      9339      9853     13264     12858     12032     12449     10217     10474     12892     12589
dram[6]:      32874     33265     29119     29320     25590     25828      9182      8330     12989     13266     12138     12650     10479     10593     12834     12495
dram[7]:      32659     32318     30259     30178     25473     24392      9307      9312     13259     12855     12526     12863     10544     10352     12688     12126
dram[8]:      31611     31608     30053     30309     24661     23407      9740      9934     12667     12593     12470     12972      9916     10273     12413     12155
dram[9]:      32527     33041     29641     30079     24726     24918      9933      9154     13134     13269     12757     12928     10203     10241     12674     12138
dram[10]:      30710     30449     30416     29540     25115     24256      9862     10267     13141     12787     13093     13449     10084     10074     12490     12090
maximum mf latency per bank:
dram[0]:     123744    123781     64013     64167     64142     64193     63509     63363     32392     32636     32125     32059     21707     21733     33480     33502
dram[1]:     123748    123778     64076     64114     64240     64133     63419     63319     32434     32411     31987     31993     21716     21724     33484     33549
dram[2]:     123759    123809     64095     64186     64230     64268     63437     63308     32439     32432     32071     32165     21753     21717     33482     33516
dram[3]:     123775    123772     64060     64129     64233     64124     63406     63299     32408     32607     32024     31787     21725     21742     33482     33491
dram[4]:     123755    123788     64082     64043     64136     64126     63338     63277     32436     32377     32050     32017     21755     21757     33469     33497
dram[5]:     123836    123827     64026     64068     64278     64238     63389     63433     32390     32426     32068     32002     21741     21763     33471     33498
dram[6]:     123794    123848     64044     64167     64253     64149     63344     63274     32434     32612     31890     31754     21706     21814     33476     33502
dram[7]:     123756    123812     64090     64043     64153     64126     63335     63289     32449     32453     32125     32040     21742     21750     33486     33481
dram[8]:     123772    123799     64012     64166     64236     64233     63386     63407     32587     32632     32115     32121     21721     21762     33506     33495
dram[9]:     123775    123801     64101     64149     64256     64148     63425     63316     32445     32442     32026     32019     21729     21782     33488     33506
dram[10]:     123748    123786     64094     64164     64084     64109     63435     63349     32405     32443     32163     31991     21763     21707     33490     33511
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850912 n_act=260 n_pre=244 n_req=4176 n_rd=8940 n_write=3973 bw_util=0.02988
n_activity=41624 dram_eff=0.6205
bk0: 580a 860326i bk1: 576a 859644i bk2: 576a 858913i bk3: 576a 858448i bk4: 576a 859241i bk5: 576a 859087i bk6: 556a 859844i bk7: 556a 859886i bk8: 512a 860375i bk9: 512a 860042i bk10: 520a 859788i bk11: 520a 859344i bk12: 576a 859817i bk13: 576a 859349i bk14: 576a 859596i bk15: 576a 859574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850924 n_act=248 n_pre=232 n_req=4182 n_rd=8944 n_write=3981 bw_util=0.02991
n_activity=42146 dram_eff=0.6133
bk0: 576a 860469i bk1: 576a 859971i bk2: 576a 859066i bk3: 576a 858995i bk4: 576a 859385i bk5: 576a 859065i bk6: 556a 860299i bk7: 556a 860003i bk8: 512a 860394i bk9: 512a 860015i bk10: 524a 859887i bk11: 524a 859517i bk12: 576a 859648i bk13: 576a 858986i bk14: 576a 859623i bk15: 576a 859415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850909 n_act=249 n_pre=233 n_req=4187 n_rd=8936 n_write=4002 bw_util=0.02994
n_activity=41531 dram_eff=0.6231
bk0: 576a 860264i bk1: 576a 859899i bk2: 576a 859060i bk3: 576a 858745i bk4: 576a 859250i bk5: 576a 859291i bk6: 552a 860156i bk7: 552a 860015i bk8: 512a 860166i bk9: 512a 859957i bk10: 524a 859600i bk11: 524a 859245i bk12: 576a 859650i bk13: 576a 859331i bk14: 576a 859776i bk15: 576a 859385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850948 n_act=257 n_pre=241 n_req=4165 n_rd=8936 n_write=3947 bw_util=0.02981
n_activity=41052 dram_eff=0.6276
bk0: 576a 860379i bk1: 576a 859630i bk2: 576a 858959i bk3: 576a 858624i bk4: 576a 859272i bk5: 576a 858977i bk6: 552a 860122i bk7: 552a 859993i bk8: 512a 860209i bk9: 512a 860098i bk10: 524a 859628i bk11: 524a 859606i bk12: 576a 859586i bk13: 576a 859276i bk14: 576a 859210i bk15: 576a 859441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850928 n_act=247 n_pre=231 n_req=4184 n_rd=8944 n_write=3979 bw_util=0.0299
n_activity=41769 dram_eff=0.6188
bk0: 576a 860394i bk1: 576a 859732i bk2: 576a 859112i bk3: 576a 858865i bk4: 576a 859332i bk5: 576a 859258i bk6: 552a 860356i bk7: 552a 860087i bk8: 512a 860310i bk9: 512a 859930i bk10: 524a 859817i bk11: 524a 859663i bk12: 576a 859692i bk13: 576a 859232i bk14: 580a 859533i bk15: 580a 859561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850916 n_act=255 n_pre=239 n_req=4182 n_rd=8944 n_write=3975 bw_util=0.02989
n_activity=41524 dram_eff=0.6222
bk0: 576a 860260i bk1: 576a 859858i bk2: 576a 859215i bk3: 576a 858766i bk4: 576a 859395i bk5: 576a 859189i bk6: 552a 860314i bk7: 552a 859776i bk8: 512a 860144i bk9: 512a 859780i bk10: 524a 859783i bk11: 524a 859293i bk12: 576a 859856i bk13: 576a 859509i bk14: 580a 859700i bk15: 580a 859418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850927 n_act=257 n_pre=241 n_req=4170 n_rd=8944 n_write=3960 bw_util=0.02986
n_activity=41742 dram_eff=0.6183
bk0: 576a 860271i bk1: 576a 859656i bk2: 576a 859098i bk3: 576a 858928i bk4: 576a 859322i bk5: 576a 859386i bk6: 552a 860256i bk7: 552a 860141i bk8: 512a 860407i bk9: 512a 859943i bk10: 524a 859551i bk11: 524a 859829i bk12: 576a 859840i bk13: 576a 859143i bk14: 580a 859493i bk15: 580a 859307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.581601
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850921 n_act=257 n_pre=241 n_req=4179 n_rd=8944 n_write=3966 bw_util=0.02987
n_activity=41713 dram_eff=0.619
bk0: 576a 860205i bk1: 576a 859773i bk2: 576a 859206i bk3: 576a 858815i bk4: 576a 859199i bk5: 576a 859090i bk6: 552a 860522i bk7: 552a 859875i bk8: 512a 860106i bk9: 512a 859881i bk10: 524a 859740i bk11: 524a 859314i bk12: 576a 859636i bk13: 576a 859219i bk14: 580a 859618i bk15: 580a 859210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850884 n_act=254 n_pre=238 n_req=4197 n_rd=8944 n_write=4009 bw_util=0.02997
n_activity=42211 dram_eff=0.6137
bk0: 576a 860216i bk1: 576a 859708i bk2: 576a 858955i bk3: 576a 858486i bk4: 576a 859323i bk5: 576a 858925i bk6: 552a 859917i bk7: 552a 859991i bk8: 512a 860213i bk9: 512a 860003i bk10: 524a 859697i bk11: 524a 859124i bk12: 576a 859653i bk13: 576a 859239i bk14: 580a 859715i bk15: 580a 859469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573131
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850922 n_act=251 n_pre=235 n_req=4172 n_rd=8944 n_write=3977 bw_util=0.0299
n_activity=42142 dram_eff=0.6132
bk0: 576a 860190i bk1: 576a 859683i bk2: 576a 859042i bk3: 576a 858876i bk4: 576a 859320i bk5: 576a 858986i bk6: 552a 860263i bk7: 552a 860151i bk8: 512a 860429i bk9: 512a 860094i bk10: 524a 859564i bk11: 524a 859539i bk12: 576a 859569i bk13: 576a 859260i bk14: 580a 859565i bk15: 580a 859524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578691
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864329 n_nop=850872 n_act=258 n_pre=242 n_req=4190 n_rd=8940 n_write=4017 bw_util=0.02998
n_activity=42150 dram_eff=0.6148
bk0: 576a 859987i bk1: 576a 859632i bk2: 576a 859139i bk3: 576a 858733i bk4: 576a 859276i bk5: 576a 859212i bk6: 552a 860177i bk7: 552a 860028i bk8: 512a 860344i bk9: 512a 859762i bk10: 524a 859606i bk11: 524a 859277i bk12: 576a 859927i bk13: 576a 859359i bk14: 580a 859815i bk15: 576a 859566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2292, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2456, Reservation_fails = 1
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2294, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2456, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2336, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2455, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2307, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2444, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2340, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2470, Reservation_fails = 1
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2311, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2467, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2325, Reservation_fails = 1
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2467, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2296, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2465, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2298, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2498, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2314, Reservation_fails = 1
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2468, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2321, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2473, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 52553
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5797
	minimum = 6
	maximum = 515
Network latency average = 14.3543
	minimum = 6
	maximum = 504
Slowest packet = 75865
Flit latency average = 13.5485
	minimum = 6
	maximum = 503
Slowest flit = 164492
Fragmentation average = 0.000132467
	minimum = 0
	maximum = 30
Injected packet rate average = 0.00486534
	minimum = 0.0041237 (at node 27)
	maximum = 0.00563397 (at node 41)
Accepted packet rate average = 0.00486534
	minimum = 0.0041237 (at node 27)
	maximum = 0.00563397 (at node 41)
Injected flit rate average = 0.0104001
	minimum = 0.00618609 (at node 23)
	maximum = 0.01573 (at node 41)
Accepted flit rate average= 0.0104001
	minimum = 0.00811206 (at node 32)
	maximum = 0.0125279 (at node 3)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5797 (1 samples)
	minimum = 6 (1 samples)
	maximum = 515 (1 samples)
Network latency average = 14.3543 (1 samples)
	minimum = 6 (1 samples)
	maximum = 504 (1 samples)
Flit latency average = 13.5485 (1 samples)
	minimum = 6 (1 samples)
	maximum = 503 (1 samples)
Fragmentation average = 0.000132467 (1 samples)
	minimum = 0 (1 samples)
	maximum = 30 (1 samples)
Injected packet rate average = 0.00486534 (1 samples)
	minimum = 0.0041237 (1 samples)
	maximum = 0.00563397 (1 samples)
Accepted packet rate average = 0.00486534 (1 samples)
	minimum = 0.0041237 (1 samples)
	maximum = 0.00563397 (1 samples)
Injected flit rate average = 0.0104001 (1 samples)
	minimum = 0.00618609 (1 samples)
	maximum = 0.01573 (1 samples)
Accepted flit rate average = 0.0104001 (1 samples)
	minimum = 0.00811206 (1 samples)
	maximum = 0.0125279 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 4 sec (1264 sec)
gpgpu_simulation_rate = 82088 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4048 Tlb_hit: 1322 Tlb_miss: 2726 Tlb_hit_rate: 0.326581
Shader1: Tlb_access: 3836 Tlb_hit: 1184 Tlb_miss: 2652 Tlb_hit_rate: 0.308655
Shader2: Tlb_access: 4064 Tlb_hit: 1346 Tlb_miss: 2718 Tlb_hit_rate: 0.331201
Shader3: Tlb_access: 4088 Tlb_hit: 1266 Tlb_miss: 2822 Tlb_hit_rate: 0.309687
Shader4: Tlb_access: 4120 Tlb_hit: 1424 Tlb_miss: 2696 Tlb_hit_rate: 0.345631
Shader5: Tlb_access: 4056 Tlb_hit: 1244 Tlb_miss: 2812 Tlb_hit_rate: 0.306706
Shader6: Tlb_access: 4076 Tlb_hit: 1342 Tlb_miss: 2734 Tlb_hit_rate: 0.329244
Shader7: Tlb_access: 4268 Tlb_hit: 1428 Tlb_miss: 2840 Tlb_hit_rate: 0.334583
Shader8: Tlb_access: 3908 Tlb_hit: 1162 Tlb_miss: 2746 Tlb_hit_rate: 0.297339
Shader9: Tlb_access: 3976 Tlb_hit: 1406 Tlb_miss: 2570 Tlb_hit_rate: 0.353622
Shader10: Tlb_access: 4200 Tlb_hit: 1436 Tlb_miss: 2764 Tlb_hit_rate: 0.341905
Shader11: Tlb_access: 3928 Tlb_hit: 1168 Tlb_miss: 2760 Tlb_hit_rate: 0.297352
Shader12: Tlb_access: 4012 Tlb_hit: 1104 Tlb_miss: 2908 Tlb_hit_rate: 0.275174
Shader13: Tlb_access: 3844 Tlb_hit: 1180 Tlb_miss: 2664 Tlb_hit_rate: 0.306972
Shader14: Tlb_access: 4160 Tlb_hit: 1280 Tlb_miss: 2880 Tlb_hit_rate: 0.307692
Shader15: Tlb_access: 4072 Tlb_hit: 1234 Tlb_miss: 2838 Tlb_hit_rate: 0.303045
Shader16: Tlb_access: 3932 Tlb_hit: 1412 Tlb_miss: 2520 Tlb_hit_rate: 0.359105
Shader17: Tlb_access: 3908 Tlb_hit: 1276 Tlb_miss: 2632 Tlb_hit_rate: 0.326510
Shader18: Tlb_access: 4344 Tlb_hit: 1462 Tlb_miss: 2882 Tlb_hit_rate: 0.336556
Shader19: Tlb_access: 3988 Tlb_hit: 1096 Tlb_miss: 2892 Tlb_hit_rate: 0.274824
Shader20: Tlb_access: 3984 Tlb_hit: 1296 Tlb_miss: 2688 Tlb_hit_rate: 0.325301
Shader21: Tlb_access: 3940 Tlb_hit: 1196 Tlb_miss: 2744 Tlb_hit_rate: 0.303553
Shader22: Tlb_access: 3984 Tlb_hit: 1188 Tlb_miss: 2796 Tlb_hit_rate: 0.298193
Shader23: Tlb_access: 3908 Tlb_hit: 1150 Tlb_miss: 2758 Tlb_hit_rate: 0.294268
Shader24: Tlb_access: 4116 Tlb_hit: 1258 Tlb_miss: 2858 Tlb_hit_rate: 0.305637
Shader25: Tlb_access: 4328 Tlb_hit: 1286 Tlb_miss: 3042 Tlb_hit_rate: 0.297135
Shader26: Tlb_access: 3904 Tlb_hit: 1412 Tlb_miss: 2492 Tlb_hit_rate: 0.361680
Shader27: Tlb_access: 3824 Tlb_hit: 1194 Tlb_miss: 2630 Tlb_hit_rate: 0.312238
Tlb_tot_access: 112816 Tlb_tot_hit: 35752, Tlb_tot_miss: 77064, Tlb_tot_hit_rate: 0.316905
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 716 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader1: Tlb_validate: 694 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader2: Tlb_validate: 730 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader3: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader4: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader5: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader6: Tlb_validate: 702 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader7: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader8: Tlb_validate: 730 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader9: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader10: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader11: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader12: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader13: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader14: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader15: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader16: Tlb_validate: 610 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader17: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader18: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader19: Tlb_validate: 708 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader20: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader21: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader22: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader23: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader24: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader25: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader26: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader27: Tlb_validate: 730 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Tlb_tot_valiate: 19742 Tlb_invalidate: 6428, Tlb_tot_evict: 0, Tlb_tot_evict page: 6428
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2726 Page_hit: 1778 Page_miss: 948 Page_hit_rate: 0.652238
Shader1: Page_table_access:2652 Page_hit: 1672 Page_miss: 980 Page_hit_rate: 0.630468
Shader2: Page_table_access:2718 Page_hit: 1730 Page_miss: 988 Page_hit_rate: 0.636497
Shader3: Page_table_access:2822 Page_hit: 1866 Page_miss: 956 Page_hit_rate: 0.661233
Shader4: Page_table_access:2696 Page_hit: 1704 Page_miss: 992 Page_hit_rate: 0.632047
Shader5: Page_table_access:2812 Page_hit: 1828 Page_miss: 984 Page_hit_rate: 0.650071
Shader6: Page_table_access:2734 Page_hit: 1710 Page_miss: 1024 Page_hit_rate: 0.625457
Shader7: Page_table_access:2840 Page_hit: 1768 Page_miss: 1072 Page_hit_rate: 0.622535
Shader8: Page_table_access:2746 Page_hit: 1794 Page_miss: 952 Page_hit_rate: 0.653314
Shader9: Page_table_access:2570 Page_hit: 1526 Page_miss: 1044 Page_hit_rate: 0.593774
Shader10: Page_table_access:2764 Page_hit: 1748 Page_miss: 1016 Page_hit_rate: 0.632417
Shader11: Page_table_access:2760 Page_hit: 1676 Page_miss: 1084 Page_hit_rate: 0.607246
Shader12: Page_table_access:2908 Page_hit: 1608 Page_miss: 1300 Page_hit_rate: 0.552957
Shader13: Page_table_access:2664 Page_hit: 1688 Page_miss: 976 Page_hit_rate: 0.633634
Shader14: Page_table_access:2880 Page_hit: 1736 Page_miss: 1144 Page_hit_rate: 0.602778
Shader15: Page_table_access:2838 Page_hit: 1802 Page_miss: 1036 Page_hit_rate: 0.634954
Shader16: Page_table_access:2520 Page_hit: 1488 Page_miss: 1032 Page_hit_rate: 0.590476
Shader17: Page_table_access:2632 Page_hit: 1548 Page_miss: 1084 Page_hit_rate: 0.588146
Shader18: Page_table_access:2882 Page_hit: 1878 Page_miss: 1004 Page_hit_rate: 0.651631
Shader19: Page_table_access:2892 Page_hit: 1848 Page_miss: 1044 Page_hit_rate: 0.639004
Shader20: Page_table_access:2688 Page_hit: 1752 Page_miss: 936 Page_hit_rate: 0.651786
Shader21: Page_table_access:2744 Page_hit: 1716 Page_miss: 1028 Page_hit_rate: 0.625364
Shader22: Page_table_access:2796 Page_hit: 1788 Page_miss: 1008 Page_hit_rate: 0.639485
Shader23: Page_table_access:2758 Page_hit: 1742 Page_miss: 1016 Page_hit_rate: 0.631617
Shader24: Page_table_access:2858 Page_hit: 1842 Page_miss: 1016 Page_hit_rate: 0.644507
Shader25: Page_table_access:3042 Page_hit: 1970 Page_miss: 1072 Page_hit_rate: 0.647600
Shader26: Page_table_access:2492 Page_hit: 1548 Page_miss: 944 Page_hit_rate: 0.621188
Shader27: Page_table_access:2630 Page_hit: 1630 Page_miss: 1000 Page_hit_rate: 0.619772
Page_table_tot_access: 77064 Page_tot_hit: 48384, Page_tot_miss 28680, Page_tot_hit_rate: 0.627842 Page_tot_fault: 15 Page_tot_pending: 28665
Total_memory_access_page_fault: 15, Average_latency: 346945.031250
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.993649
[0-25]: 0.051066, [26-50]: 0.041167, [51-75]: 0.008405, [76-100]: 0.899362
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   687631 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(314.301819)
F:   223850----T:   230715 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   280060 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280060----T:   287840 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   288237----T:   291037 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291037----T:   306263 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306263----T:   308868 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308868----T:   324563 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329994----T:   332599 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332599----T:   348294 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349048----T:   351848 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351848----T:   382101 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382101----T:   384706 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384706----T:   415429 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   420427----T:   423227 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423227----T:   453480 	 St: c0142000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462090----T:   464890 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464890----T:   525255 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525255----T:   527860 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527860----T:   588696 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   594291----T:   596896 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596896----T:   657732 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   687631----T:   690236 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   687631----T:   695871 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   698476----T:   701081 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   698476----T:   706716 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   709321----T:   711926 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   709321----T:   725016 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   727621----T:   730226 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   727621----T:   758344 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   760949----T:   763554 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   760949----T:   821785 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 465481(cycle), 314.301819(us)
Tot_kernel_exec_time_and_fault_time: 1465156(cycle), 989.301819(us)
Tot_memcpy_h2d_time: 408097(cycle), 275.555023(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 408097(cycle), 275.555023(us)
Tot_devicesync_time: 136759(cycle), 92.342339(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 136759(cycle), 92.342339(us)
GPGPU-Sim: *** exit detected ***
