Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ecc7509f9ed44b069e17edd181dafb3c --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_9 -L xil_defaultlib -L ahblite_axi_bridge_v3_0_15 -L blk_mem_gen_v8_4_4 -L axi_bram_ctrl_v4_1_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot wujian100_open_tb_behav xil_defaultlib.wujian100_open_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/VivadoProject/wujiankws_opensource/wujiankws_opensource/tb/busmnt.v" Line 11. Module busmnt doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0_15.ahblite_axi_bridge_pkg
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_2.axi_bram_ctrl_funcs
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.pmu_dummy_top
Compiling module xil_defaultlib.gpio_apbif
Compiling module xil_defaultlib.gpio_ctrl
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.gpio0
Compiling module xil_defaultlib.gpio0_sec_top
Compiling module xil_defaultlib.Standard_Cell_CLK_GATE
Compiling module xil_defaultlib.gated_clk_cell
Compiling module xil_defaultlib.rtc_pdu_apbif
Compiling module xil_defaultlib.rtc_cdr_sync
Compiling module xil_defaultlib.rtc_clr_sync
Compiling module xil_defaultlib.rtc_pdu_top
Compiling module xil_defaultlib.rtc_cnt
Compiling module xil_defaultlib.rtc_ig
Compiling module xil_defaultlib.rtc_clk_div
Compiling module xil_defaultlib.rtc_aou_apbif
Compiling module xil_defaultlib.rtc_aou_top
Compiling module xil_defaultlib.rtc0_sec_top
Compiling module xil_defaultlib.aou_top
Compiling module xil_defaultlib.ahb_matrix_7_12_dec
Compiling module xil_defaultlib.ahb_matrix_7_12_arb
Compiling module xil_defaultlib.ahb_matrix_7_12_main
Compiling module xil_defaultlib.ahbm_dummy_top
Compiling module xil_defaultlib.ahb_dummy_top
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.ahb_if [ahb_if_default]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0_15.counter_f [\counter_f(c_num_bits=5,c_family...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.axi_wchannel [\axi_wchannel(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.axi_rchannel [axi_rchannel_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.time_out [\time_out(c_family="zynquplus")(...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0_15.ahblite_axi_bridge [\ahblite_axi_bridge(c_family="zy...]
Compiling architecture ahblite_axi_bridge_0_arch of entity xil_defaultlib.ahblite_axi_bridge_0 [ahblite_axi_bridge_0_default]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_lite [\axi_lite(c_s_axi_addr_width=18,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=65...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ahb_main_dmem_top
Compiling module xil_defaultlib.kws_weights_ru_0_ram
Compiling module xil_defaultlib.kws_weights_ru_0(DataWidth=32,Ad...
Compiling module xil_defaultlib.kws_dw_weight1_ram
Compiling module xil_defaultlib.kws_dw_weight1(DataWidth=32,Addr...
Compiling module xil_defaultlib.fc_64u_12u_1u_s_y_4_ram
Compiling module xil_defaultlib.fc_64u_12u_1u_s_y_4(DataWidth=32...
Compiling module xil_defaultlib.kws_bn_bias1_ram
Compiling module xil_defaultlib.kws_bn_bias1(DataWidth=32,Addres...
Compiling module xil_defaultlib.kws_dw_weight2_0_ram
Compiling module xil_defaultlib.kws_dw_weight2_0(DataWidth=32,Ad...
Compiling module xil_defaultlib.kws_pw_weight2_0_ram
Compiling module xil_defaultlib.kws_pw_weight2_0(DataWidth=32,Ad...
Compiling module xil_defaultlib.kws_weights_rw_ram
Compiling module xil_defaultlib.kws_weights_rw(DataWidth=32,Addr...
Compiling module xil_defaultlib.fc_relu6_x_ram
Compiling module xil_defaultlib.fc_relu6_x(DataWidth=32,AddressR...
Compiling module xil_defaultlib.kws_weights_hw_ram
Compiling module xil_defaultlib.kws_weights_hw(DataWidth=32,Addr...
Compiling module xil_defaultlib.kws_fc_weights1_ram
Compiling module xil_defaultlib.kws_fc_weights1(DataWidth=32,Add...
Compiling module xil_defaultlib.fc_relu6_y_ram
Compiling module xil_defaultlib.fc_relu6_y(DataWidth=32,AddressR...
Compiling module xil_defaultlib.kws_fc_weights2_ram
Compiling module xil_defaultlib.kws_fc_weights2(DataWidth=32,Add...
Compiling module xil_defaultlib.grucell_state_ram
Compiling module xil_defaultlib.grucell_state(DataWidth=32,Addre...
Compiling module xil_defaultlib.pw_layer2_x_0_ram
Compiling module xil_defaultlib.pw_layer2_x_0(DataWidth=32,Addre...
Compiling module xil_defaultlib.grucell_state_1_0_ram
Compiling module xil_defaultlib.grucell_state_1_0(DataWidth=32,A...
Compiling module xil_defaultlib.grucell_zz_ram
Compiling module xil_defaultlib.grucell_zz(DataWidth=32,AddressR...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture kws_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.kws_ap_fadd_2_full_dsp_32 [kws_ap_fadd_2_full_dsp_32_defaul...]
Compiling module xil_defaultlib.kws_fadd_32ns_32nbkb(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture kws_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.kws_ap_fmul_2_max_dsp_32 [kws_ap_fmul_2_max_dsp_32_default]
Compiling module xil_defaultlib.kws_fmul_32ns_32ncud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture kws_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.kws_ap_fcmp_0_no_dsp_32 [kws_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.kws_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.mysigmoid
Compiling module xil_defaultlib.mytanh
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture kws_ap_faddfsub_2_full_dsp_32_arch of entity xil_defaultlib.kws_ap_faddfsub_2_full_dsp_32 [kws_ap_faddfsub_2_full_dsp_32_de...]
Compiling module xil_defaultlib.kws_faddfsub_32nsfYi(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_9.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_9.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_9.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture kws_ap_fadd_2_no_dsp_32_arch of entity xil_defaultlib.kws_ap_fadd_2_no_dsp_32 [kws_ap_fadd_2_no_dsp_32_default]
Compiling module xil_defaultlib.kws_fadd_32ns_32ndEe(ID=1)
Compiling module xil_defaultlib.kws_mux_432_32_1_1(ID=1)
Compiling module xil_defaultlib.grucell
Compiling module xil_defaultlib.pw_layer2
Compiling module xil_defaultlib.dw_layer2_y_6_0_ram
Compiling module xil_defaultlib.dw_layer2_y_6_0(DataWidth=32,Add...
Compiling module xil_defaultlib.pw_layer1_y_9_0_ram
Compiling module xil_defaultlib.pw_layer1_y_9_0(DataWidth=32,Add...
Compiling module xil_defaultlib.dw_layer2
Compiling module xil_defaultlib.pw_layer1_x_11_0_ram
Compiling module xil_defaultlib.pw_layer1_x_11_0(DataWidth=32,Ad...
Compiling module xil_defaultlib.pw_layer1
Compiling module xil_defaultlib.weight_loader
Compiling module xil_defaultlib.fc_relu6
Compiling module xil_defaultlib.fc_64u_12u_1u_s
Compiling module xil_defaultlib.dw_layer1_x_5_ram
Compiling module xil_defaultlib.dw_layer1_x_5(DataWidth=32,Addre...
Compiling module xil_defaultlib.dw_layer1_y_5_ram
Compiling module xil_defaultlib.dw_layer1_y_5(DataWidth=32,Addre...
Compiling module xil_defaultlib.dw_layer1
Compiling module xil_defaultlib.data_broadcaster
Compiling module xil_defaultlib.datastream_out_12u_s
Compiling module xil_defaultlib.fifo_w32_d500_A
Compiling module xil_defaultlib.fifo_w32_d414_A
Compiling module xil_defaultlib.fifo_w32_d19872_A
Compiling module xil_defaultlib.fifo_w32_d16512_A
Compiling module xil_defaultlib.fifo_w32_d40_A
Compiling module xil_defaultlib.fifo_w32_d64_A
Compiling module xil_defaultlib.fifo_w32_d12_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d12_A
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both_w1(DataWidth=1)
Compiling module xil_defaultlib.kws(ap_ST_fsm_state1=20'b01,ap_S...
Compiling architecture kws_0_arch of entity xil_defaultlib.kws_0 [kws_0_default]
Compiling module xil_defaultlib.ahb_axi_kws
Compiling module xil_defaultlib.bmux_ctrl
Compiling module xil_defaultlib.gbregc_default
Compiling module xil_defaultlib.chregc0_default
Compiling module xil_defaultlib.chregc1_default
Compiling module xil_defaultlib.chregc2_default
Compiling module xil_defaultlib.chregc3_default
Compiling module xil_defaultlib.chregc4_default
Compiling module xil_defaultlib.chregc5_default
Compiling module xil_defaultlib.chregc6_default
Compiling module xil_defaultlib.chregc7_default
Compiling module xil_defaultlib.chregc8_default
Compiling module xil_defaultlib.chregc9_default
Compiling module xil_defaultlib.chregc10_default
Compiling module xil_defaultlib.chregc11_default
Compiling module xil_defaultlib.chregc12_default
Compiling module xil_defaultlib.chregc13_default
Compiling module xil_defaultlib.chregc14_default
Compiling module xil_defaultlib.chregc15_default
Compiling module xil_defaultlib.reg_ctrl
Compiling module xil_defaultlib.chntrg_latch
Compiling module xil_defaultlib.hpchn_decd
Compiling module xil_defaultlib.arb_ctrl
Compiling module xil_defaultlib.fsmc
Compiling module xil_defaultlib.ch_ctrl
Compiling module xil_defaultlib.dmac_top
Compiling module xil_defaultlib.ahb_matrix_top
Compiling module xil_defaultlib.ahb_matrix_1_6_sub_dec
Compiling module xil_defaultlib.afifo_77x2_default
Compiling module xil_defaultlib.afifo_35x2_default
Compiling module xil_defaultlib.ahb_matrix_1_6_sub
Compiling module xil_defaultlib.ls_sub_top
Compiling module xil_defaultlib.apb0_state_ctrl
Compiling module xil_defaultlib.apb0_leaf_mux
Compiling module xil_defaultlib.csky_apb0_top
Compiling module xil_defaultlib.timers_apbif
Compiling module xil_defaultlib.timers_frc(TIMER_WIDTH=6'b100000...
Compiling module xil_defaultlib.timers_top
Compiling module xil_defaultlib.tim_top
Compiling module xil_defaultlib.tim0_sec_top
Compiling module xil_defaultlib.tim2_tim_top
Compiling module xil_defaultlib.tim2_sec_top
Compiling module xil_defaultlib.tim4_tim_top
Compiling module xil_defaultlib.tim4_sec_top
Compiling module xil_defaultlib.tim6_tim_top
Compiling module xil_defaultlib.tim6_sec_top
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.i2cm
Compiling module xil_defaultlib.i2cs
Compiling module xil_defaultlib.i2c_top
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.sdata_if
Compiling module xil_defaultlib.apb_if
Compiling module xil_defaultlib.sync_fifo_16x16
Compiling module xil_defaultlib.usi_top
Compiling module xil_defaultlib.usi0_sec_top
Compiling module xil_defaultlib.usi2_sec_top
Compiling module xil_defaultlib.apb_dummy_top
Compiling module xil_defaultlib.wdt_biu(WDT_ADDR_LHS=5'b0111)
Compiling module xil_defaultlib.wdt_regfile
Compiling module xil_defaultlib.wdt_cnt
Compiling module xil_defaultlib.wdt_isrg
Compiling module xil_defaultlib.wdt_isrc
Compiling module xil_defaultlib.wdt
Compiling module xil_defaultlib.wdt_sec_top
Compiling module xil_defaultlib.Standard_Cell_CLK_MUX2
Compiling module xil_defaultlib.clk_mux2
Compiling module xil_defaultlib.pwm_gen
Compiling module xil_defaultlib.pwm_ctrl
Compiling module xil_defaultlib.pwm_apbif
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.pwm_sec_top
Compiling module xil_defaultlib.apb0_sub_top
Compiling module xil_defaultlib.apb1_state_ctrl
Compiling module xil_defaultlib.apb1_leaf_mux
Compiling module xil_defaultlib.csky_apb1_top
Compiling module xil_defaultlib.tim1_tim_top
Compiling module xil_defaultlib.tim1_sec_top
Compiling module xil_defaultlib.tim3_tim_top
Compiling module xil_defaultlib.tim3_sec_top
Compiling module xil_defaultlib.tim5_tim_top
Compiling module xil_defaultlib.tim5_sec_top
Compiling module xil_defaultlib.tim7_tim_top
Compiling module xil_defaultlib.tim7_sec_top
Compiling module xil_defaultlib.usi1_sec_top
Compiling module xil_defaultlib.apb1_sub_top
Compiling module xil_defaultlib.pdu_top
Compiling module xil_defaultlib.cr_ifu_ibusif
Compiling module xil_defaultlib.cr_ifu_ibuf_entry
Compiling module xil_defaultlib.cr_ifu_ibuf
Compiling module xil_defaultlib.cr_ifu_ifdp
Compiling module xil_defaultlib.cr_ifu_ifctrl
Compiling module xil_defaultlib.cr_ifu_randclk
Compiling module xil_defaultlib.cr_ifu_top
Compiling module xil_defaultlib.cr_iu_decd
Compiling module xil_defaultlib.cr_iu_gated_clk_reg
Compiling module xil_defaultlib.cr_iu_gated_clk_reg_timing
Compiling module xil_defaultlib.cr_iu_oper_gpr
Compiling module xil_defaultlib.cr_iu_oper
Compiling module xil_defaultlib.cr_iu_alu
Compiling module xil_defaultlib.cr_iu_mad
Compiling module xil_defaultlib.cr_iu_branch
Compiling module xil_defaultlib.cr_iu_special
Compiling module xil_defaultlib.cr_iu_rbus
Compiling module xil_defaultlib.cr_iu_retire
Compiling module xil_defaultlib.cr_iu_wb
Compiling module xil_defaultlib.cr_iu_pcgen
Compiling module xil_defaultlib.cr_iu_vector
Compiling module xil_defaultlib.cr_iu_ctrl
Compiling module xil_defaultlib.cr_iu_randclk
Compiling module xil_defaultlib.cr_iu_hs_split
Compiling module xil_defaultlib.cr_iu_top
Compiling module xil_defaultlib.cr_lsu_dp
Compiling module xil_defaultlib.cr_lsu_ctrl
Compiling module xil_defaultlib.cr_lsu_randclk
Compiling module xil_defaultlib.cr_lsu_unalign
Compiling module xil_defaultlib.cr_lsu_top
Compiling module xil_defaultlib.cr_cp0_iui
Compiling module xil_defaultlib.cr_cp0_oreg
Compiling module xil_defaultlib.cr_cp0_status
Compiling module xil_defaultlib.cr_cp0_lpmd
Compiling module xil_defaultlib.cr_cp0_randclk
Compiling module xil_defaultlib.cr_cp0_top
Compiling module xil_defaultlib.cr_core
Compiling module xil_defaultlib.cr_bmu_dbus_if
Compiling module xil_defaultlib.cr_bmu_ibus_if
Compiling module xil_defaultlib.cr_bmu_top
Compiling module xil_defaultlib.cr_ahbl_req_arb
Compiling module xil_defaultlib.cr_ahbl_if
Compiling module xil_defaultlib.cr_sahbl_top
Compiling module xil_defaultlib.cr_iahbl_top
Compiling module xil_defaultlib.cr_sys_io
Compiling module xil_defaultlib.cr_core_top
Compiling module xil_defaultlib.A186a0
Compiling module xil_defaultlib.A15
Compiling module xil_defaultlib.A1867b
Compiling module xil_defaultlib.A45
Compiling module xil_defaultlib.A1862c
Compiling module xil_defaultlib.A7f
Compiling module xil_defaultlib.A10a
Compiling module xil_defaultlib.A1864d
Compiling module xil_defaultlib.A15e
Compiling module xil_defaultlib.cr_had_top
Compiling module xil_defaultlib.cr_clk_top
Compiling module xil_defaultlib.cr_rst_top
Compiling module xil_defaultlib.cr_clkrst_top
Compiling module xil_defaultlib.cr_tcipif_behavior_bus
Compiling module xil_defaultlib.cr_tcipif_dummy_bus
Compiling module xil_defaultlib.cr_clic_reg_if_default
Compiling module xil_defaultlib.cr_clic_arb
Compiling module xil_defaultlib.cr_clic_kid
Compiling module xil_defaultlib.cr_clic_top_default
Compiling module xil_defaultlib.cr_pwrm_top_dummy
Compiling module xil_defaultlib.cr_coretim_top
Compiling module xil_defaultlib.cr_tcipif_top
Compiling module xil_defaultlib.E902_20191018
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sms_sms_ahbs_bk2
Compiling module xil_defaultlib.fpga_byte_spram(ADDRWIDTH=14,MEM...
Compiling module xil_defaultlib.fpga_spram(ADDRWIDTH=14,MEMDEPTH...
Compiling module xil_defaultlib.sms_sram_bk2_default
Compiling module xil_defaultlib.sms_bank_64k_top
Compiling module xil_defaultlib.sms_top
Compiling module xil_defaultlib.smu_top
Compiling module xil_defaultlib.retu_top
Compiling module xil_defaultlib.PAD_OSC_IO
Compiling module xil_defaultlib.PAD_DIG_IO
Compiling module xil_defaultlib.wujian100_open_top
Compiling module xil_defaultlib.busmnt
Compiling module xil_defaultlib.virtual_counter
Compiling module xil_defaultlib.wujian100_open_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wujian100_open_tb_behav
