// Seed: 1043407943
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_6 id_3 (
      .id_0 (1),
      .id_1 (id_2[1 : 1]),
      .id_2 (1),
      .id_3 (1'b0),
      .id_4 (1'h0),
      .id_5 (id_1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_1),
      .id_9 (id_2),
      .id_10(id_2),
      .id_11(),
      .id_12(1),
      .id_13((1))
  );
  assign id_3 = (id_3);
  wire  id_4;
  logic id_5;
  assign id_2 = id_4;
endmodule
