# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Proyecto_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales {C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/Decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:01 on Nov 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales" C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/Decode.sv 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 09:42:01 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales {C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:01 on Nov 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales" C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv 
# -- Compiling module TestDecode
# 
# Top level modules:
# 	TestDecode
# End time: 09:42:01 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TestDecode
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TestDecode 
# Start time: 09:42:02 on Nov 08,2022
# Loading sv_std.std
# Loading work.TestDecode
# Loading work.Decode
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(24): Variable '/TestDecode/inm', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(23): Variable '/TestDecode/funct', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(22): Variable '/TestDecode/rm', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(21): Variable '/TestDecode/rn', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(20): Variable '/TestDecode/rd', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(19): Variable '/TestDecode/memWrite', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# ** Warning: (vsim-3839) C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(18): Variable '/TestDecode/memToReg', driven via a port connection, is multiply driven. See C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /TestDecode File: C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module TestDecode at C:/Users/User/Documents/GitHub/Proyecto_TallerDigitales/TestDecode.sv line 36
# End time: 10:48:55 on Nov 08,2022, Elapsed time: 1:06:53
# Errors: 0, Warnings: 7
