///Register `INT_RAW` reader
pub type R = crate::R<INT_RAW_SPEC>;
///Register `INT_RAW` writer
pub type W = crate::W<INT_RAW_SPEC>;
///Field `_0P1A_CNT_TARGET0_REACH_0_HP` reader - reg_0p1a_0_counter after xpd reach target0
pub type _0P1A_CNT_TARGET0_REACH_0_HP_R = crate::BitReader;
///Field `_0P1A_CNT_TARGET0_REACH_0_HP` writer - reg_0p1a_0_counter after xpd reach target0
pub type _0P1A_CNT_TARGET0_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P1A_CNT_TARGET1_REACH_0_HP` reader - reg_0p1a_1_counter after xpd reach target1
pub type _0P1A_CNT_TARGET1_REACH_0_HP_R = crate::BitReader;
///Field `_0P1A_CNT_TARGET1_REACH_0_HP` writer - reg_0p1a_1_counter after xpd reach target1
pub type _0P1A_CNT_TARGET1_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P1A_CNT_TARGET0_REACH_1_HP` reader - reg_0p1a_0 counter after xpd reach target0
pub type _0P1A_CNT_TARGET0_REACH_1_HP_R = crate::BitReader;
///Field `_0P1A_CNT_TARGET0_REACH_1_HP` writer - reg_0p1a_0 counter after xpd reach target0
pub type _0P1A_CNT_TARGET0_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P1A_CNT_TARGET1_REACH_1_HP` reader - reg_0p1a_1_counter after xpd reach target1
pub type _0P1A_CNT_TARGET1_REACH_1_HP_R = crate::BitReader;
///Field `_0P1A_CNT_TARGET1_REACH_1_HP` writer - reg_0p1a_1_counter after xpd reach target1
pub type _0P1A_CNT_TARGET1_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P2A_CNT_TARGET0_REACH_0_HP` reader - reg_0p2a_0 counter after xpd reach target0
pub type _0P2A_CNT_TARGET0_REACH_0_HP_R = crate::BitReader;
///Field `_0P2A_CNT_TARGET0_REACH_0_HP` writer - reg_0p2a_0 counter after xpd reach target0
pub type _0P2A_CNT_TARGET0_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P2A_CNT_TARGET1_REACH_0_HP` reader - reg_0p2a_1_counter after xpd reach target1
pub type _0P2A_CNT_TARGET1_REACH_0_HP_R = crate::BitReader;
///Field `_0P2A_CNT_TARGET1_REACH_0_HP` writer - reg_0p2a_1_counter after xpd reach target1
pub type _0P2A_CNT_TARGET1_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P2A_CNT_TARGET0_REACH_1_HP` reader - reg_0p2a_0 counter after xpd reach target0
pub type _0P2A_CNT_TARGET0_REACH_1_HP_R = crate::BitReader;
///Field `_0P2A_CNT_TARGET0_REACH_1_HP` writer - reg_0p2a_0 counter after xpd reach target0
pub type _0P2A_CNT_TARGET0_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P2A_CNT_TARGET1_REACH_1_HP` reader - reg_0p2a_1_counter after xpd reach target1
pub type _0P2A_CNT_TARGET1_REACH_1_HP_R = crate::BitReader;
///Field `_0P2A_CNT_TARGET1_REACH_1_HP` writer - reg_0p2a_1_counter after xpd reach target1
pub type _0P2A_CNT_TARGET1_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P3A_CNT_TARGET0_REACH_0_HP` reader - reg_0p3a_0 counter after xpd reach target0
pub type _0P3A_CNT_TARGET0_REACH_0_HP_R = crate::BitReader;
///Field `_0P3A_CNT_TARGET0_REACH_0_HP` writer - reg_0p3a_0 counter after xpd reach target0
pub type _0P3A_CNT_TARGET0_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P3A_CNT_TARGET1_REACH_0_HP` reader - reg_0p3a_1_counter after xpd reach target1
pub type _0P3A_CNT_TARGET1_REACH_0_HP_R = crate::BitReader;
///Field `_0P3A_CNT_TARGET1_REACH_0_HP` writer - reg_0p3a_1_counter after xpd reach target1
pub type _0P3A_CNT_TARGET1_REACH_0_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P3A_CNT_TARGET0_REACH_1_HP` reader - reg_0p3a_0_counter after xpd reach target0
pub type _0P3A_CNT_TARGET0_REACH_1_HP_R = crate::BitReader;
///Field `_0P3A_CNT_TARGET0_REACH_1_HP` writer - reg_0p3a_0_counter after xpd reach target0
pub type _0P3A_CNT_TARGET0_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `_0P3A_CNT_TARGET1_REACH_1_HP` reader - reg_0p3a_1_counter after xpd reach target1
pub type _0P3A_CNT_TARGET1_REACH_1_HP_R = crate::BitReader;
///Field `_0P3A_CNT_TARGET1_REACH_1_HP` writer - reg_0p3a_1_counter after xpd reach target1
pub type _0P3A_CNT_TARGET1_REACH_1_HP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LP_CPU_EXC` reader - need_des
pub type LP_CPU_EXC_R = crate::BitReader;
///Field `LP_CPU_EXC` writer - need_des
pub type LP_CPU_EXC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDIO_IDLE` reader - need_des
pub type SDIO_IDLE_R = crate::BitReader;
///Field `SDIO_IDLE` writer - need_des
pub type SDIO_IDLE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SW` reader - need_des
pub type SW_R = crate::BitReader;
///Field `SW` writer - need_des
pub type SW_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SOC_SLEEP_REJECT` reader - need_des
pub type SOC_SLEEP_REJECT_R = crate::BitReader;
///Field `SOC_SLEEP_REJECT` writer - need_des
pub type SOC_SLEEP_REJECT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SOC_WAKEUP` reader - need_des
pub type SOC_WAKEUP_R = crate::BitReader;
///Field `SOC_WAKEUP` writer - need_des
pub type SOC_WAKEUP_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 14 - reg_0p1a_0_counter after xpd reach target0
    #[inline(always)]
    pub fn _0p1a_cnt_target0_reach_0_hp(&self) -> _0P1A_CNT_TARGET0_REACH_0_HP_R {
        _0P1A_CNT_TARGET0_REACH_0_HP_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - reg_0p1a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p1a_cnt_target1_reach_0_hp(&self) -> _0P1A_CNT_TARGET1_REACH_0_HP_R {
        _0P1A_CNT_TARGET1_REACH_0_HP_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - reg_0p1a_0 counter after xpd reach target0
    #[inline(always)]
    pub fn _0p1a_cnt_target0_reach_1_hp(&self) -> _0P1A_CNT_TARGET0_REACH_1_HP_R {
        _0P1A_CNT_TARGET0_REACH_1_HP_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - reg_0p1a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p1a_cnt_target1_reach_1_hp(&self) -> _0P1A_CNT_TARGET1_REACH_1_HP_R {
        _0P1A_CNT_TARGET1_REACH_1_HP_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - reg_0p2a_0 counter after xpd reach target0
    #[inline(always)]
    pub fn _0p2a_cnt_target0_reach_0_hp(&self) -> _0P2A_CNT_TARGET0_REACH_0_HP_R {
        _0P2A_CNT_TARGET0_REACH_0_HP_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - reg_0p2a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p2a_cnt_target1_reach_0_hp(&self) -> _0P2A_CNT_TARGET1_REACH_0_HP_R {
        _0P2A_CNT_TARGET1_REACH_0_HP_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - reg_0p2a_0 counter after xpd reach target0
    #[inline(always)]
    pub fn _0p2a_cnt_target0_reach_1_hp(&self) -> _0P2A_CNT_TARGET0_REACH_1_HP_R {
        _0P2A_CNT_TARGET0_REACH_1_HP_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - reg_0p2a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p2a_cnt_target1_reach_1_hp(&self) -> _0P2A_CNT_TARGET1_REACH_1_HP_R {
        _0P2A_CNT_TARGET1_REACH_1_HP_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - reg_0p3a_0 counter after xpd reach target0
    #[inline(always)]
    pub fn _0p3a_cnt_target0_reach_0_hp(&self) -> _0P3A_CNT_TARGET0_REACH_0_HP_R {
        _0P3A_CNT_TARGET0_REACH_0_HP_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - reg_0p3a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p3a_cnt_target1_reach_0_hp(&self) -> _0P3A_CNT_TARGET1_REACH_0_HP_R {
        _0P3A_CNT_TARGET1_REACH_0_HP_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - reg_0p3a_0_counter after xpd reach target0
    #[inline(always)]
    pub fn _0p3a_cnt_target0_reach_1_hp(&self) -> _0P3A_CNT_TARGET0_REACH_1_HP_R {
        _0P3A_CNT_TARGET0_REACH_1_HP_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - reg_0p3a_1_counter after xpd reach target1
    #[inline(always)]
    pub fn _0p3a_cnt_target1_reach_1_hp(&self) -> _0P3A_CNT_TARGET1_REACH_1_HP_R {
        _0P3A_CNT_TARGET1_REACH_1_HP_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 27 - need_des
    #[inline(always)]
    pub fn lp_cpu_exc(&self) -> LP_CPU_EXC_R {
        LP_CPU_EXC_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - need_des
    #[inline(always)]
    pub fn sdio_idle(&self) -> SDIO_IDLE_R {
        SDIO_IDLE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - need_des
    #[inline(always)]
    pub fn sw(&self) -> SW_R {
        SW_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - need_des
    #[inline(always)]
    pub fn soc_sleep_reject(&self) -> SOC_SLEEP_REJECT_R {
        SOC_SLEEP_REJECT_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - need_des
    #[inline(always)]
    pub fn soc_wakeup(&self) -> SOC_WAKEUP_R {
        SOC_WAKEUP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_RAW")
            .field(
                "_0p1a_cnt_target0_reach_0_hp",
                &self._0p1a_cnt_target0_reach_0_hp(),
            )
            .field(
                "_0p1a_cnt_target1_reach_0_hp",
                &self._0p1a_cnt_target1_reach_0_hp(),
            )
            .field(
                "_0p1a_cnt_target0_reach_1_hp",
                &self._0p1a_cnt_target0_reach_1_hp(),
            )
            .field(
                "_0p1a_cnt_target1_reach_1_hp",
                &self._0p1a_cnt_target1_reach_1_hp(),
            )
            .field(
                "_0p2a_cnt_target0_reach_0_hp",
                &self._0p2a_cnt_target0_reach_0_hp(),
            )
            .field(
                "_0p2a_cnt_target1_reach_0_hp",
                &self._0p2a_cnt_target1_reach_0_hp(),
            )
            .field(
                "_0p2a_cnt_target0_reach_1_hp",
                &self._0p2a_cnt_target0_reach_1_hp(),
            )
            .field(
                "_0p2a_cnt_target1_reach_1_hp",
                &self._0p2a_cnt_target1_reach_1_hp(),
            )
            .field(
                "_0p3a_cnt_target0_reach_0_hp",
                &self._0p3a_cnt_target0_reach_0_hp(),
            )
            .field(
                "_0p3a_cnt_target1_reach_0_hp",
                &self._0p3a_cnt_target1_reach_0_hp(),
            )
            .field(
                "_0p3a_cnt_target0_reach_1_hp",
                &self._0p3a_cnt_target0_reach_1_hp(),
            )
            .field(
                "_0p3a_cnt_target1_reach_1_hp",
                &self._0p3a_cnt_target1_reach_1_hp(),
            )
            .field("lp_cpu_exc", &self.lp_cpu_exc())
            .field("sdio_idle", &self.sdio_idle())
            .field("sw", &self.sw())
            .field("soc_sleep_reject", &self.soc_sleep_reject())
            .field("soc_wakeup", &self.soc_wakeup())
            .finish()
    }
}
impl W {
    ///Bit 14 - reg_0p1a_0_counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target0_reach_0_hp(&mut self) -> _0P1A_CNT_TARGET0_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P1A_CNT_TARGET0_REACH_0_HP_W::new(self, 14)
    }
    ///Bit 15 - reg_0p1a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target1_reach_0_hp(&mut self) -> _0P1A_CNT_TARGET1_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P1A_CNT_TARGET1_REACH_0_HP_W::new(self, 15)
    }
    ///Bit 16 - reg_0p1a_0 counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target0_reach_1_hp(&mut self) -> _0P1A_CNT_TARGET0_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P1A_CNT_TARGET0_REACH_1_HP_W::new(self, 16)
    }
    ///Bit 17 - reg_0p1a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target1_reach_1_hp(&mut self) -> _0P1A_CNT_TARGET1_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P1A_CNT_TARGET1_REACH_1_HP_W::new(self, 17)
    }
    ///Bit 18 - reg_0p2a_0 counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target0_reach_0_hp(&mut self) -> _0P2A_CNT_TARGET0_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P2A_CNT_TARGET0_REACH_0_HP_W::new(self, 18)
    }
    ///Bit 19 - reg_0p2a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target1_reach_0_hp(&mut self) -> _0P2A_CNT_TARGET1_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P2A_CNT_TARGET1_REACH_0_HP_W::new(self, 19)
    }
    ///Bit 20 - reg_0p2a_0 counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target0_reach_1_hp(&mut self) -> _0P2A_CNT_TARGET0_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P2A_CNT_TARGET0_REACH_1_HP_W::new(self, 20)
    }
    ///Bit 21 - reg_0p2a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target1_reach_1_hp(&mut self) -> _0P2A_CNT_TARGET1_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P2A_CNT_TARGET1_REACH_1_HP_W::new(self, 21)
    }
    ///Bit 22 - reg_0p3a_0 counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target0_reach_0_hp(&mut self) -> _0P3A_CNT_TARGET0_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P3A_CNT_TARGET0_REACH_0_HP_W::new(self, 22)
    }
    ///Bit 23 - reg_0p3a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target1_reach_0_hp(&mut self) -> _0P3A_CNT_TARGET1_REACH_0_HP_W<INT_RAW_SPEC> {
        _0P3A_CNT_TARGET1_REACH_0_HP_W::new(self, 23)
    }
    ///Bit 24 - reg_0p3a_0_counter after xpd reach target0
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target0_reach_1_hp(&mut self) -> _0P3A_CNT_TARGET0_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P3A_CNT_TARGET0_REACH_1_HP_W::new(self, 24)
    }
    ///Bit 25 - reg_0p3a_1_counter after xpd reach target1
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target1_reach_1_hp(&mut self) -> _0P3A_CNT_TARGET1_REACH_1_HP_W<INT_RAW_SPEC> {
        _0P3A_CNT_TARGET1_REACH_1_HP_W::new(self, 25)
    }
    ///Bit 27 - need_des
    #[inline(always)]
    #[must_use]
    pub fn lp_cpu_exc(&mut self) -> LP_CPU_EXC_W<INT_RAW_SPEC> {
        LP_CPU_EXC_W::new(self, 27)
    }
    ///Bit 28 - need_des
    #[inline(always)]
    #[must_use]
    pub fn sdio_idle(&mut self) -> SDIO_IDLE_W<INT_RAW_SPEC> {
        SDIO_IDLE_W::new(self, 28)
    }
    ///Bit 29 - need_des
    #[inline(always)]
    #[must_use]
    pub fn sw(&mut self) -> SW_W<INT_RAW_SPEC> {
        SW_W::new(self, 29)
    }
    ///Bit 30 - need_des
    #[inline(always)]
    #[must_use]
    pub fn soc_sleep_reject(&mut self) -> SOC_SLEEP_REJECT_W<INT_RAW_SPEC> {
        SOC_SLEEP_REJECT_W::new(self, 30)
    }
    ///Bit 31 - need_des
    #[inline(always)]
    #[must_use]
    pub fn soc_wakeup(&mut self) -> SOC_WAKEUP_W<INT_RAW_SPEC> {
        SOC_WAKEUP_W::new(self, 31)
    }
}
/**need_des

You can [`read`](crate::generic::Reg::read) this register and get [`int_raw::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`int_raw::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct INT_RAW_SPEC;
impl crate::RegisterSpec for INT_RAW_SPEC {
    type Ux = u32;
}
///`read()` method returns [`int_raw::R`](R) reader structure
impl crate::Readable for INT_RAW_SPEC {}
///`write(|w| ..)` method takes [`int_raw::W`](W) writer structure
impl crate::Writable for INT_RAW_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets INT_RAW to value 0
impl crate::Resettable for INT_RAW_SPEC {
    const RESET_VALUE: u32 = 0;
}
