
---------- Begin Simulation Statistics ----------
final_tick                               786307945500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    98872                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10334.62                       # Real time elapsed on the host
host_tick_rate                               76084829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018519655                       # Number of instructions simulated
sim_ops                                    1021801241                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.786308                       # Number of seconds simulated
sim_ticks                                786307945500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.856798                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              115286631                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134277814                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6604059                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185069395                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18037072                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18099159                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           62087                       # Number of indirect misses.
system.cpu0.branchPred.lookups              238425204                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1659912                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819872                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4785250                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016318                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26980879                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63300419                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415460                       # Number of instructions committed
system.cpu0.commit.committedOps             893237534                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1420467512                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.628833                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.413774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    994880685     70.04%     70.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    257127921     18.10%     88.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     54128562      3.81%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57570221      4.05%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18151065      1.28%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6652093      0.47%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1402533      0.10%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3573553      0.25%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26980879      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1420467512                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340961                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525432                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412565                       # Number of loads committed
system.cpu0.commit.membars                    1641830                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641836      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126372     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232429     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761872     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237534                       # Class of committed instruction
system.cpu0.commit.refs                     390994329                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415460                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237534                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.730764                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.730764                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            201998809                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1821824                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           113534109                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964821339                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               548148110                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                673103760                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4791150                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9425923                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3224398                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  238425204                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                161230217                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    886516754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3302352                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     983355514                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           73                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13219936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154364                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         538139319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         133323703                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.636657                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1431266227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.687628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               738298000     51.58%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               514608122     35.95%     87.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                92176160      6.44%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68616962      4.79%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13613721      0.95%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2146462      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136955      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     529      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669316      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1431266227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      113294049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4868294                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               230057247                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.617978                       # Inst execution rate
system.cpu0.iew.exec_refs                   429905074                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119626969                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              178468147                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            308589354                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            824700                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1608504                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120346453                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          956530812                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            310278105                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2766330                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            954504391                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                764367                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1481819                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4791150                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3095797                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        31084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14817935                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16726                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5962                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5562510                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28176789                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9764689                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5962                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       661422                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4206872                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                421739570                       # num instructions consuming a value
system.cpu0.iew.wb_count                    947220868                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843642                       # average fanout of values written-back
system.cpu0.iew.wb_producers                355797075                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.613262                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     947381726                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1161907949                       # number of integer regfile reads
system.cpu0.int_regfile_writes              606296036                       # number of integer regfile writes
system.cpu0.ipc                              0.577780                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.577780                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643317      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            515036787     53.80%     53.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902077      0.83%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639172      0.17%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           312044985     32.60%     87.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          119004331     12.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             957270721                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     847728                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000886                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  91479     10.79%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                676523     79.80%     90.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                79708      9.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             956475076                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3346698324                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    947220816                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1019829124                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 954063679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                957270721                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2467133                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63293275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            43035                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1021                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9414563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1431266227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.668828                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          762715979     53.29%     53.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          448940969     31.37%     84.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          159922430     11.17%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51424765      3.59%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7603131      0.53%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             306491      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             244342      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              65394      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42726      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1431266227                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.619769                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10222442                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1271143                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           308589354                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120346453                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1544560276                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28055616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              187990306                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168587                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5534024                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               552452987                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3806265                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11525                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1172536672                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             962039965                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          617155113                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                671633476                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4810362                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4791150                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14274243                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47986522                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1172536628                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124065                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4543                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11086423                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4531                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2350005619                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1923877674                       # The number of ROB writes
system.cpu0.timesIdled                       18675194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.419535                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8356315                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9140623                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1526934                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12355238                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            230988                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         290372                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           59384                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14496215                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21049                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1343827                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298031                       # Number of branches committed
system.cpu1.commit.bw_lim_events               517029                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9023237                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41838999                       # Number of instructions committed
system.cpu1.commit.committedOps              42658852                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229913288                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185543                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.772511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210463993     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9321548      4.05%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3773020      1.64%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3696337      1.61%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1093185      0.48%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       185186      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       773579      0.34%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        89411      0.04%     99.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       517029      0.22%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229913288                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317224                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40174061                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551149                       # Number of loads committed
system.cpu1.commit.membars                    1639379                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639379      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24983608     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370812     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664912      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42658852                       # Class of committed instruction
system.cpu1.commit.refs                      16035736                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41838999                       # Number of Instructions Simulated
system.cpu1.committedOps                     42658852                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.596567                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.596567                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            191255821                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               185817                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7915173                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56902274                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9688287                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27438782                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1344860                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               357808                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2068922                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14496215                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7106674                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    221413451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               261815                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      58876786                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3055934                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061909                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8855243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8587303                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.251444                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         231796672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.257545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.689605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193530407     83.49%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24303939     10.49%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9156499      3.95%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3142886      1.36%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  962171      0.42%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  460168      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  210885      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     102      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29615      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           231796672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2358080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1419907                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11479114                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206649                       # Inst execution rate
system.cpu1.iew.exec_refs                    18054349                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5165016                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              172761779                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13575797                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820702                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1470215                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5701391                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           51674983                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12889333                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1424897                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48387878                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                810777                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               922376                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1344860                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2664236                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          218058                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13290                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1900                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1765                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2024648                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1216804                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1900                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       549993                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        869914                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23858192                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47543080                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809149                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19304842                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203041                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47564758                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                61682122                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30290478                       # number of integer regfile writes
system.cpu1.ipc                              0.178681                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178681                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639590      3.29%      3.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29633132     59.49%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14024929     28.16%     90.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4514968      9.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              49812775                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     806679                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016194                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  80835     10.02%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                657825     81.55%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                68015      8.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              48979848                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         332272916                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47543068                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         60692104                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49214492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 49812775                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2460491                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9016130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44043                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           830                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4680514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    231796672                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214899                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199656153     86.13%     86.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20480510      8.84%     94.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7830047      3.38%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2296241      0.99%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1178358      0.51%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             154166      0.07%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             134789      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40812      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25596      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      231796672                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212734                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6427354                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1159726                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13575797                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5701391                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       234154752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1338446240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              181510306                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27211142                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5265279                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11306564                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                953861                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11667                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71299287                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55178532                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           34837975                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27488987                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3798726                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1344860                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10121319                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7626833                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        71299275                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24636                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               869                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10565198                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           868                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   281077347                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105250918                       # The number of ROB writes
system.cpu1.timesIdled                          56985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.298472                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9398786                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10644336                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1993839                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14299795                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            244982                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         348249                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          103267                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16665248                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21582                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1571454                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10227858                       # Number of branches committed
system.cpu2.commit.bw_lim_events               493119                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       16669121                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41647500                       # Number of instructions committed
system.cpu2.commit.committedOps              42467348                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    228901725                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.185527                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.769444                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    209457279     91.51%     91.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9320325      4.07%     95.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3806797      1.66%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3702590      1.62%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076534      0.47%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       183861      0.08%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773274      0.34%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        87946      0.04%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       493119      0.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    228901725                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318068                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39991272                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488253                       # Number of loads committed
system.cpu2.commit.membars                    1639368                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639368      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24867339     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12307901     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652599      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42467348                       # Class of committed instruction
system.cpu2.commit.refs                      15960512                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41647500                       # Number of Instructions Simulated
system.cpu2.committedOps                     42467348                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.624332                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.624332                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184495799                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               424888                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8635786                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65968047                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11668788                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31949830                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1572447                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               617865                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2226734                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16665248                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9124334                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218757663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               285469                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      71935079                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3989664                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071146                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11161102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9643768                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.307101                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         231913598                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317347                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.774410                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               185925617     80.17%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28754394     12.40%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10988751      4.74%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3783441      1.63%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1341023      0.58%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  628884      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  462716      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      72      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28700      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           231913598                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2325770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1645042                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12196408                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211772                       # Inst execution rate
system.cpu2.iew.exec_refs                    17970537                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5141584                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              166397695                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15922193                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268684                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1687353                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6563008                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59128526                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12828953                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1471833                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49605287                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                943198                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               937489                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1572447                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2764433                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18705                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          216079                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        13676                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1909                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1423                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4433940                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2090749                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1909                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       541322                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1103720                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24453777                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48776635                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.801625                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19602771                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208234                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48797507                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63514733                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30831690                       # number of integer regfile writes
system.cpu2.ipc                              0.177799                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177799                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639576      3.21%      3.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30987803     60.67%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13959016     27.33%     91.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4490575      8.79%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51077120                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     801514                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015692                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  78018      9.73%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      9.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                655174     81.74%     91.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                68318      8.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50239042                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         334911863                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48776623                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         75790632                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55324052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51077120                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804474                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       16661177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42539                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344845                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10764268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    231913598                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220242                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.635930                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          198579103     85.63%     85.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21648378      9.33%     94.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7783375      3.36%     98.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2380528      1.03%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1173351      0.51%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             154555      0.07%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             130313      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39609      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              24386      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      231913598                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218055                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8792542                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1587131                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15922193                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6563008                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       234239368                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1338361625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              174961726                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27102658                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4989496                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13631027                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                832298                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10822                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81140085                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63403125                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40365937                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31432325                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3959994                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1572447                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10285693                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13263279                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81140073                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30380                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               854                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10621126                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   287544022                       # The number of ROB reads
system.cpu2.rob.rob_writes                  121288719                       # The number of ROB writes
system.cpu2.timesIdled                          54821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.795697                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11195149                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11809765                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3036458                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17332782                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212902                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         508234                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          295332                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20374521                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19612                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2182757                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10580151                       # Number of branches committed
system.cpu3.commit.bw_lim_events               538230                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459573                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27643907                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42617696                       # Number of instructions committed
system.cpu3.commit.committedOps              43437507                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    230747680                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.188247                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.767555                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    210537139     91.24%     91.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9798724      4.25%     95.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3979305      1.72%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3858924      1.67%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1165260      0.50%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       176051      0.08%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       602063      0.26%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        91984      0.04%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       538230      0.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    230747680                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292211                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40895956                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11837946                       # Number of loads committed
system.cpu3.commit.membars                    1639322                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639322      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25401720     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12657578     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3738746      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43437507                       # Class of committed instruction
system.cpu3.commit.refs                      16396336                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42617696                       # Number of Instructions Simulated
system.cpu3.committedOps                     43437507                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.571322                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.571322                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            174372352                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               856470                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10089998                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              80535386                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15246558                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41820956                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2183732                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               696704                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1992375                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20374521                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11338147                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    218831061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               314841                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      91042401                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6074866                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085810                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13747476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11408051                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.383438                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235615973                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.398439                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.882402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               177961537     75.53%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                36259223     15.39%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13944966      5.92%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3790014      1.61%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1203153      0.51%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1249861      0.53%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1180136      0.50%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      64      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27019      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235615973                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1820940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2267043                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13524878                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221258                       # Inst execution rate
system.cpu3.iew.exec_refs                    18553982                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5251729                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159992951                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19394190                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1915360                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1860270                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7954848                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71071992                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13302253                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1664310                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52534730                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                752020                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1287923                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2183732                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2812367                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          230954                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16313                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1870                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1307                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7556244                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3396458                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1870                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       795380                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1471663                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25399253                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51649230                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.792600                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20131440                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217528                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51675336                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67572492                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32249608                       # number of integer regfile writes
system.cpu3.ipc                              0.179491                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179491                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639534      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33483472     61.78%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14459704     26.68%     91.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4616186      8.52%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54199040                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     807264                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.014894                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80748     10.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                658449     81.57%     91.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                68063      8.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53366754                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         344867380                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51649218                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         98707400                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65300599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54199040                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5771393                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27634484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            46091                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3311820                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19723882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235615973                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230031                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.643253                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          199879657     84.83%     84.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23477801      9.96%     94.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8233213      3.49%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2485580      1.05%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1184274      0.50%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             159736      0.07%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             131047      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41305      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23360      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235615973                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228267                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11867471                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2300837                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19394190                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7954848                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       237436913                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1335164093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              166407696                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27622037                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3414983                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17655249                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1016267                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9672                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97818759                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77419706                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49285962                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40652198                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3847479                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2183732                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8688240                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21663925                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        97818747                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28858                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               880                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8292727                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           880                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   301289629                       # The number of ROB reads
system.cpu3.rob.rob_writes                  147034212                       # The number of ROB writes
system.cpu3.timesIdled                          43536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5794200                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2037026                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8318051                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             205545                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                417090                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8349349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16599691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       712327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       165804                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41853361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3917732                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84140179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4083536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5738322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2998829                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5251382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              957                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            590                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2608087                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2608039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5738322                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1518                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24946046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24946046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    726092160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               726092160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1430                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8349474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8349474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8349474                       # Request fanout histogram
system.membus.respLayer1.occupancy        43286292853                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30749146093                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5266802251.968504                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   29707651762.600315                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.57%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 237306580000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117424059500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 668883886000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9048508                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9048508                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9048508                       # number of overall hits
system.cpu2.icache.overall_hits::total        9048508                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        75826                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         75826                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        75826                       # number of overall misses
system.cpu2.icache.overall_misses::total        75826                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2526284500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2526284500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2526284500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2526284500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9124334                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9124334                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9124334                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9124334                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008310                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008310                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008310                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008310                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33316.863609                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33316.863609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33316.863609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33316.863609                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          363                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        65731                       # number of writebacks
system.cpu2.icache.writebacks::total            65731                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10063                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10063                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10063                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10063                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        65763                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        65763                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        65763                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        65763                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2139690000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2139690000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2139690000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2139690000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007207                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007207                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007207                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007207                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 32536.380640                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32536.380640                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 32536.380640                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32536.380640                       # average overall mshr miss latency
system.cpu2.icache.replacements                 65731                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9048508                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9048508                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        75826                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        75826                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2526284500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2526284500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9124334                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9124334                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008310                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008310                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33316.863609                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33316.863609                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10063                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10063                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        65763                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        65763                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2139690000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2139690000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007207                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007207                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 32536.380640                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32536.380640                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987382                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9046534                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            65731                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           137.629642                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        304453000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987382                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18314431                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18314431                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     14093423                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14093423                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     14093423                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14093423                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2092561                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2092561                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2092561                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2092561                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 192684031723                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 192684031723                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 192684031723                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 192684031723                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16185984                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16185984                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16185984                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16185984                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129282                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129282                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129282                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129282                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92080.484977                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92080.484977                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92080.484977                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92080.484977                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1264136                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        78094                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21010                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            639                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.168301                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   122.212833                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       988244                       # number of writebacks
system.cpu2.dcache.writebacks::total           988244                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1511598                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1511598                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1511598                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1511598                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       580963                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       580963                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       580963                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       580963                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  56978186405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56978186405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  56978186405                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56978186405                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035893                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98075.413417                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98075.413417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98075.413417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98075.413417                       # average overall mshr miss latency
system.cpu2.dcache.replacements                988244                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11388621                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11388621                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1145157                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1145157                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  97397981000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  97397981000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12533778                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12533778                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.091366                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.091366                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 85052.076702                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 85052.076702                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       863591                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       863591                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  22587158000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  22587158000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022465                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022465                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80219.763750                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80219.763750                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2704802                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2704802                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       947404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       947404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  95286050723                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95286050723                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652206                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652206                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.259406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.259406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100575.943022                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100575.943022                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       648007                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       648007                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299397                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  34391028405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34391028405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081977                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081977                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 114867.645317                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114867.645317                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5174000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5174000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.393321                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.393321                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24405.660377                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24405.660377                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137291                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6912.162162                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6912.162162                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          181                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1140000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1140000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.487871                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.487871                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6298.342541                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6298.342541                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          178                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       993000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       993000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.479784                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.479784                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5578.651685                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5578.651685                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       502000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       502000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       471000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       471000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400231                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400231                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419417                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419417                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  47077299000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  47077299000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511704                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511704                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112244.613356                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112244.613356                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419417                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419417                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46657882000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46657882000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511704                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511704                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111244.613356                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111244.613356                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.316702                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15493797                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1000207                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.490590                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        304464500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.316702                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.916147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35013320                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35013320                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5703247568.376068                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30927540194.163235                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 237306514000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119027980000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 667279965500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11276546                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11276546                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11276546                       # number of overall hits
system.cpu3.icache.overall_hits::total       11276546                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        61601                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         61601                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        61601                       # number of overall misses
system.cpu3.icache.overall_misses::total        61601                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1999930999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1999930999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1999930999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1999930999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11338147                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11338147                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11338147                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11338147                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005433                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005433                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005433                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005433                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 32465.885278                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32465.885278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 32465.885278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32465.885278                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        53209                       # number of writebacks
system.cpu3.icache.writebacks::total            53209                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8360                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8360                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8360                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8360                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        53241                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        53241                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        53241                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        53241                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1702029999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1702029999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1702029999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1702029999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004696                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004696                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004696                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004696                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 31968.407787                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31968.407787                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 31968.407787                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31968.407787                       # average overall mshr miss latency
system.cpu3.icache.replacements                 53209                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11276546                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11276546                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        61601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        61601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1999930999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1999930999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11338147                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11338147                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005433                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005433                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 32465.885278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32465.885278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8360                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8360                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        53241                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        53241                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1702029999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1702029999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004696                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004696                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 31968.407787                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31968.407787                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987353                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11256260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            53209                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.548046                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        309596000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987353                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999605                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999605                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22729535                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22729535                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14570566                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14570566                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14570566                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14570566                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2154197                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2154197                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2154197                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2154197                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 191775268826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 191775268826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 191775268826                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 191775268826                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16724763                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16724763                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16724763                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16724763                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.128803                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.128803                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.128803                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.128803                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89024.016293                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89024.016293                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89024.016293                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89024.016293                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1276535                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77541                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            21920                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            720                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.236086                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   107.695833                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998598                       # number of writebacks
system.cpu3.dcache.writebacks::total           998598                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1566239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1566239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1566239                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1566239                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587958                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587958                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587958                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587958                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56843952914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56843952914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56843952914                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56843952914                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035155                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035155                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035155                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035155                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96680.295045                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96680.295045                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96680.295045                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96680.295045                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998598                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11793851                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11793851                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1192561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1192561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  98510930000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  98510930000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12986412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12986412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.091831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.091831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82604.520859                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82604.520859                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       908107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       908107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284454                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284454                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  22426895500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22426895500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021904                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021904                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 78841.905897                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78841.905897                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2776715                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2776715                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       961636                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       961636                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93264338826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93264338826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3738351                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3738351                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.257235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.257235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 96985.074213                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96985.074213                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       658132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       658132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303504                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303504                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34417057414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34417057414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081187                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081187                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 113399.024112                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 113399.024112                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5987500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5987500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404059                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404059                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27340.182648                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27340.182648                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138376                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138376                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8253.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8253.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1082000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1082000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.445355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.445355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6638.036810                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6638.036810                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.445355                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.445355                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5730.061350                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5730.061350                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       213000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       213000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396869                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396869                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422763                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422763                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  47180228500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  47180228500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515796                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515796                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 111599.710713                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 111599.710713                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422763                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422763                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  46757465500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  46757465500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515796                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515796                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 110599.710713                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 110599.710713                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.374856                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15978307                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010523                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.811918                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        309607500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.374856                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.886714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.886714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36101158                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36101158                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1079062653.846154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2894204921.858257                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10559082000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   772280131000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14027814500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    139004315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       139004315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    139004315                       # number of overall hits
system.cpu0.icache.overall_hits::total      139004315                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     22225902                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      22225902                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     22225902                       # number of overall misses
system.cpu0.icache.overall_misses::total     22225902                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 288185429995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 288185429995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 288185429995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 288185429995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    161230217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    161230217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    161230217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    161230217                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137852                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137852                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137852                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137852                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12966.197277                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12966.197277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12966.197277                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12966.197277                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2014                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.016393                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20591435                       # number of writebacks
system.cpu0.icache.writebacks::total         20591435                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1634434                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1634434                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1634434                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1634434                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20591468                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20591468                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20591468                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20591468                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 252624918996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 252624918996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 252624918996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 252624918996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127715                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127715                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127715                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127715                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12268.426855                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12268.426855                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12268.426855                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12268.426855                       # average overall mshr miss latency
system.cpu0.icache.replacements              20591435                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    139004315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      139004315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     22225902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     22225902                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 288185429995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 288185429995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    161230217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    161230217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137852                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137852                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12966.197277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12966.197277                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1634434                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1634434                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20591468                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20591468                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 252624918996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 252624918996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127715                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127715                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12268.426855                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12268.426855                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          159594289                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20591435                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.750518                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        343051901                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       343051901                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    377269992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       377269992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    377269992                       # number of overall hits
system.cpu0.dcache.overall_hits::total      377269992                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22266931                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22266931                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22266931                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22266931                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 517646294617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 517646294617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 517646294617                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 517646294617                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    399536923                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    399536923                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    399536923                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    399536923                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.055732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055732                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.055732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055732                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23247.312107                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23247.312107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23247.312107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23247.312107                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1811867                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79546                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            35236                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            736                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.420905                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   108.078804                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18272986                       # number of writebacks
system.cpu0.dcache.writebacks::total         18272986                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4401507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4401507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4401507                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4401507                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17865424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17865424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17865424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17865424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 308062232139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 308062232139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 308062232139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 308062232139                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044715                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044715                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044715                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044715                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17243.488435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17243.488435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17243.488435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17243.488435                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18272986                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    272631279                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      272631279                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17146687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17146687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 353157289500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 353157289500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    289777966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    289777966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20596.240516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20596.240516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2293799                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2293799                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14852888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14852888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 235983926500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 235983926500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15888.083617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15888.083617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104638713                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104638713                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5120244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5120244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164489005117                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164489005117                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046650                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046650                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32125.227844                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32125.227844                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2107708                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2107708                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3012536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3012536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72078305639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72078305639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23926.122589                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23926.122589                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.265455                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.265455                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10610.211706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10610.211706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010579                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010579                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33921.875000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33921.875000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2232000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2232000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2932                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2932                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8057.761733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8057.761733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1959000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1959000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093111                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093111                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7175.824176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7175.824176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402638                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402638                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417234                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417234                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  47360724500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  47360724500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508901                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508901                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113511.181975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113511.181975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417234                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417234                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46943490500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46943490500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112511.181975                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112511.181975                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.941332                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          395960501                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18282370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.658051                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.941332                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998167                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998167                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        819007906                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       819007906                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20552511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17299601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               54630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              181704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               53257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              177449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               43565                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              182717                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38545434                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20552511                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17299601                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              54630                       # number of overall hits
system.l2.overall_hits::.cpu1.data             181704                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              53257                       # number of overall hits
system.l2.overall_hits::.cpu2.data             177449                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              43565                       # number of overall hits
system.l2.overall_hits::.cpu3.data             182717                       # number of overall hits
system.l2.overall_hits::total                38545434                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             38957                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            972006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            811726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            810432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            815191                       # number of demand (read+write) misses
system.l2.demand_misses::total                3482671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            38957                       # number of overall misses
system.l2.overall_misses::.cpu0.data           972006                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12177                       # number of overall misses
system.l2.overall_misses::.cpu1.data           811726                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12506                       # number of overall misses
system.l2.overall_misses::.cpu2.data           810432                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9676                       # number of overall misses
system.l2.overall_misses::.cpu3.data           815191                       # number of overall misses
system.l2.overall_misses::total               3482671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3724042788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 112974260893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1375512728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99556787673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1381766237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99523998215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1089213296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99466012776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     419091594606                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3724042788                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 112974260893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1375512728                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99556787673                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1381766237                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99523998215                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1089213296                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99466012776                       # number of overall miss cycles
system.l2.overall_miss_latency::total    419091594606                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20591468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18271607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           65763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           53241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997908                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42028105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20591468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18271607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          65763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          53241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997908                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42028105                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.182271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.817094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.190168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.820374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.181740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.816900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082865                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.182271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.817094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.190168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.820374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.181740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.816900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082865                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95593.674770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116227.946014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 112959.902111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122648.267609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 110488.264593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122803.638325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 112568.550641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122015.592390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120336.257604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95593.674770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116227.946014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 112959.902111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122648.267609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 110488.264593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122803.638325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 112568.550641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122015.592390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120336.257604                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1806405                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     54531                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.126203                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4317854                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2998830                       # number of writebacks
system.l2.writebacks::total                   2998830                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          50440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31995                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              155881                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         50440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31995                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             155881                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       921566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       779731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       778751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       782405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3326790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       921566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       779731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       778751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       782405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5121878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8448668                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3179032873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  99683333479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1026350850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  88856485263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1038183349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  88793623798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    822353376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  88675305322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372074668310                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3179032873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  99683333479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1026350850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  88856485263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1038183349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  88793623798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    822353376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  88675305322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 519154946857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 891229615167                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.142725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.151286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.788304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.144888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.784045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.142725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.151286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.788304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.144888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.784045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85598.235628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108167.329827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 107640.361825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113957.871706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 104350.522565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114020.558302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 106605.311900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113336.833637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111841.946233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85598.235628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108167.329827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 107640.361825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113957.871706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 104350.522565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114020.558302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 106605.311900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113336.833637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101360.271927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105487.588714                       # average overall mshr miss latency
system.l2.replacements                       12221204                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5822748                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5822748                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5822748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5822748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     35898866                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         35898866                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     35898866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     35898866                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5121878                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5121878                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 519154946857                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 519154946857                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101360.271927                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101360.271927                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                118                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              243                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.946809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.155556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.188679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.485597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19280.898876                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14542.372881                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1788500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       146500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       250000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       200000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2385000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.946809                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.155556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.188679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.485597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20095.505618                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20211.864407                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        32500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        32500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.295775                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.206897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.323529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.290323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.284848                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   691.489362                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       436500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       222000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       960000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.295775                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.206897                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.323529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.290323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.284848                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20425.531915                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2713487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            57692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            56874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2888278                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         714316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         649950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         653809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2668448                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84398154669                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  78997895572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  78995766581                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79103282648                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  321495099470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3427803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       706824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5556726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.208389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.918522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.919536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.480219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118152.406875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121465.521435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121541.297917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120988.366095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120480.181540                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22823                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12855                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        12564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            61491                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       691493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       637518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       637386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       640560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2606957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75450449846                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  71336554250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  71302609761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71379737304                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 289469351161                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.201731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.900366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.901761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.897100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.469153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109112.384140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111897.317801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111867.235492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111433.335369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111037.255759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20552511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         54630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         53257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         43565                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20703963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        38957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3724042788                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1375512728                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1381766237                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1089213296                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7570535049                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20591468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        65763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        53241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20777279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.182271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.190168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.181740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95593.674770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 112959.902111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 110488.264593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 112568.550641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103258.975517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1818                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2642                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2557                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1962                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8979                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3179032873                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1026350850                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1038183349                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    822353376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6065920448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.142725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.151286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.144888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85598.235628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 107640.361825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 104350.522565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 106605.311900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94283.545207                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14586114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       120575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       122492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14953193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       257690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       161353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       160482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       161382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          740907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28576106224                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20558892101                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  20528231634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20362730128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90025960087                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14843804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       281057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15694100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.565427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.570994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.568499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110893.345586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127415.617317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 127916.100460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126177.207669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121507.773698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        19117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       230073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       141365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       141845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       655496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24232883633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17519931013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  17491014037                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  17295568018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  76539396701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.015500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.498355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.502976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.499676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105326.933769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123195.003361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123729.452389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 121932.870514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116765.619776                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          305                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          278                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          296                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          354                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1233                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          501                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          490                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          506                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          482                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1979                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7841439                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9278931                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     10584421                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8945926                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36650717                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          806                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          768                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          802                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          836                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3212                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.621588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.638021                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.630923                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.576555                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.616127                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15651.574850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18936.593878                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 20917.828063                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 18560.012448                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18519.816574                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          113                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          464                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          392                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          380                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          366                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1515                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8035429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7762935                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      7822429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      7572947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31193740                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.486352                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.490885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.473815                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.437799                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.471669                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20498.543367                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20591.339523                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20585.339474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20691.112022                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20589.927393                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999883                       # Cycle average of tags in use
system.l2.tags.total_refs                    88614879                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12222898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.249907                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.708358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.313533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.789098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.638467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.046435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.637746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.036847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.763185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.023380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.009965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.312865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 682249706                       # Number of tag accesses
system.l2.tags.data_accesses                682249706                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2376832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      59012032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        610240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49926592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        636736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      49860288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        493696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      50096704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    321153984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534167104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2376832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       610240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       636736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       493696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4117504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191925056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191925056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         922063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         780103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         779067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         782761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5018031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8346361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2998829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2998829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3022775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         75049518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           776083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63494961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           809779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63410637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           627866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         63711303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    408432836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679335758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3022775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       776083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       809779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       627866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5236503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      244083831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            244083831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      244083831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3022775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        75049518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          776083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63494961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          809779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63410637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          627866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        63711303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    408432836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            923419589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2990306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    909067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    775579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    774439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    776761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5007015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002901247250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184833                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184833                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13392296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2821661                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8346361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2998829                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8346361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2998829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8523                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            455599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            463978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            503287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            615426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            519557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            553639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            580847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            544841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            493016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           594864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           483458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           583317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           486025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           443159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           461456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            173079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            189343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            209510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           183320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           184249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           159061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 437004094488                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41535985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            592764038238                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52605.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71355.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5764503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1606621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8346361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2998829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  651564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  879843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1026858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1026267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  870848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  688032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  503762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  379471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  283928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  279766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 345172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 547913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 348224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 154970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 115734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  83547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  62164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 139912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 187559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 197445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 207766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 211490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 205547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 201513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 195081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 191484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3926348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.149790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.634566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.477485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1445567     36.82%     36.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1716058     43.71%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       265381      6.76%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       211214      5.38%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        92863      2.37%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38374      0.98%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21469      0.55%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16817      0.43%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118605      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3926348                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.944306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.119311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184832    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184833                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172300     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              554      0.30%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7329      3.97%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2664      1.44%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1086      0.59%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              446      0.24%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              225      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              124      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               46      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184833                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              531660608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2506496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191378304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534167104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191925056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       676.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       243.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    679.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    244.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  786307857500                       # Total gap between requests
system.mem_ctrls.avgGap                      69307.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2376832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58180288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       610240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49637056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       636736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     49564096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       493696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     49712704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    320448960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191378304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3022775.000052444171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 73991733.560576111078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 776082.708425334073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63126738.428716532886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 809779.430112600792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 63033950.354505218565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 627865.968829892692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 63222945.010925106704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 407536209.997511684895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 243388490.597415685654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       922063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       780103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       779067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       782761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5018031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2998829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1632248895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61201954874                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    620581045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56183548450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    614896282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56170426479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    494416351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  55920044707                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 359925921155                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19068323438437                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43950.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66375.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     65084.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72020.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     61804.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72099.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     64093.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71439.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71726.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6358589.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14270732280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7585055115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29203571040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7775785080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62070035040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112518081510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     207190182720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       440613442785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.357358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 537475732498                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26256360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 222575853002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13763470980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7315435545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30109815540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7833507840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62070035040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     185747844270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     145523014080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       452363123295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.300206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 376361578941                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26256360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 383690006559                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4992028996.268657                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28938761509.300667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.49%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 237306280500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117376060000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 668931885500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7031100                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7031100                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7031100                       # number of overall hits
system.cpu1.icache.overall_hits::total        7031100                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75574                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75574                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75574                       # number of overall misses
system.cpu1.icache.overall_misses::total        75574                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2495600500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2495600500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2495600500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2495600500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7106674                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7106674                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7106674                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7106674                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010634                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010634                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010634                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010634                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33021.945378                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33021.945378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33021.945378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33021.945378                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66775                       # number of writebacks
system.cpu1.icache.writebacks::total            66775                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8767                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8767                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8767                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8767                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66807                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66807                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2150188500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2150188500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2150188500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2150188500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009401                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009401                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009401                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009401                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32185.077911                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32185.077911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32185.077911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32185.077911                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66775                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7031100                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7031100                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2495600500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2495600500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7106674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7106674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010634                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010634                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33021.945378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33021.945378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8767                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8767                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2150188500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2150188500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32185.077911                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32185.077911                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987749                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7052779                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66775                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           105.620052                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        298765000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987749                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14280155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14280155                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     14147909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14147909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     14147909                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14147909                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2102620                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2102620                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2102620                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2102620                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 190817657245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 190817657245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 190817657245                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 190817657245                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16250529                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16250529                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16250529                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16250529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.129388                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.129388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.129388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.129388                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90752.326738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90752.326738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90752.326738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90752.326738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1288598                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        69297                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            582                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.611571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   119.067010                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993918                       # number of writebacks
system.cpu1.dcache.writebacks::total           993918                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1515628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1515628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1515628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1515628                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586992                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  56953147471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  56953147471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  56953147471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  56953147471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036121                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97025.423636                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97025.423636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97025.423636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97025.423636                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993918                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11437835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11437835                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1148178                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1148178                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  97287446000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  97287446000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12586013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12586013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.091227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.091227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84732.024129                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84732.024129                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       862277                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       862277                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       285901                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       285901                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22664999500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22664999500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022716                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022716                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79275.691586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79275.691586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2710074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2710074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       954442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       954442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93530211245                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93530211245                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.260455                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.260455                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97994.651582                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97994.651582                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       653351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       653351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       301091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       301091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34288147971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34288147971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113879.684119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113879.684119                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5227500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5227500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362799                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362799                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26535.532995                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26535.532995                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132597                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132597                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5798.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5798.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          170                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5747.058824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5747.058824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.447439                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.447439                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5042.168675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5042.168675                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       433500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       433500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       407500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       407500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47193549000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47193549000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 112861.106860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 112861.106860                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46775393000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46775393000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 111861.106860                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 111861.106860                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.665976                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15554802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1004959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.478046                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        298776500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.665976                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927062                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927062                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35147200                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35147200                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 786307945500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36473764                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8821578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36208139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9222374                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8091786                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1082                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1790                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5598407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5598406                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20777279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15696488                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3212                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3212                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61774370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54828532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2993579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       197257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2977656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       159691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3008398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126139872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2635705728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2338854272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8549248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127190080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8415616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126472000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6812800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127776512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5379776256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20358527                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194751040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         62408660                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086245                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344209                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57804080     92.62%     92.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4199399      6.73%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120038      0.19%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 197639      0.32%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  87502      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62408660                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84116246784                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1502074684                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100110525                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1517275164                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          80971859                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27427612763                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       30948329573                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1509286035                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101719964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               829596803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 851443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747956                       # Number of bytes of host memory used
host_op_rate                                   854205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1290.04                       # Real time elapsed on the host
host_tick_rate                               33556138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098397744                       # Number of instructions simulated
sim_ops                                    1101960666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043289                       # Number of seconds simulated
sim_ticks                                 43288857500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.621367                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4078542                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4265304                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           514614                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7922177                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32303                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49531                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17228                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8319930                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10885                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3558                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           439357                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4509174                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1498454                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9393816                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20839688                       # Number of instructions committed
system.cpu0.commit.committedOps              20904749                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66994954                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.312035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.323225                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     60604281     90.46%     90.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3266819      4.88%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       735204      1.10%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       246811      0.37%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       272616      0.41%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84861      0.13%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        76668      0.11%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209240      0.31%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1498454      2.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66994954                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67304                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20659399                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4808701                       # Number of loads committed
system.cpu0.commit.membars                      97854                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98517      0.47%      0.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15218692     72.80%     73.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7081      0.03%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4811699     23.02%     96.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        763729      3.65%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20904749                       # Class of committed instruction
system.cpu0.commit.refs                       5576290                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20839688                       # Number of Instructions Simulated
system.cpu0.committedOps                     20904749                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.713651                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.713651                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             47528593                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76894                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3399855                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32628829                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4787660                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14946426                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                441963                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               207029                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               843149                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8319930                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2077786                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63066189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45576                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          572                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37781651                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1034442                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107505                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4963596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4110845                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.488190                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          68547791                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.556939                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881196                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43638527     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14427879     21.05%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8721149     12.72%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1348222      1.97%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  108257      0.16%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102363      0.15%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136010      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   21904      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   43480      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68547791                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2741                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                        8843546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              461834                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5626080                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.369180                       # Inst execution rate
system.cpu0.iew.exec_refs                     9727452                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    926441                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19791186                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7187771                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             71620                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           247879                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1016021                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30235891                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8801011                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           341184                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28571368                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                201274                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8950777                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                441963                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9288269                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       507524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10808                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2379070                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       248432                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           199                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       274841                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        186993                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19932965                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25512803                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.804678                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16039619                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.329660                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25594757                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36727347                       # number of integer regfile reads
system.cpu0.int_regfile_writes               19025579                       # number of integer regfile writes
system.cpu0.ipc                              0.269277                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.269277                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100950      0.35%      0.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18891322     65.34%     65.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8032      0.03%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1910      0.01%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1344      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8957624     30.98%     96.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             949501      3.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            569      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           318      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28912552                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3235                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6452                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3204                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3293                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     572469                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.019800                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 189356     33.08%     33.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    68      0.01%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     13      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                372756     65.11%     98.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10254      1.79%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29380836                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         127092811                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25509599                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39563915                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30023136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28912552                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             212755                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9331144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           153899                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         73377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5812638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     68547791                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.421787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.028383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           53775994     78.45%     78.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7890004     11.51%     89.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3331532      4.86%     94.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1528075      2.23%     97.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1118921      1.63%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             390415      0.57%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             282142      0.41%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             191016      0.28%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39692      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68547791                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.373589                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           107314                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5023                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7187771                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1016021                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        77391337                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9186378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               34025214                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15603084                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1093672                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5523895                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6846223                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               228212                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41274875                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31430003                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23612556                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14788072                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                294644                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                441963                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8429708                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8009476                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2777                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41272098                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       5338939                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             69666                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4106284                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         69669                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    95766829                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62151634                       # The number of ROB writes
system.cpu0.timesIdled                         111516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2432                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.075994                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4179585                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4261578                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           541184                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8006396                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11141                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15360                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4219                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8330634                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1772                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3209                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           460202                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4305257                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1455234                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         150856                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9716704                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19740340                       # Number of instructions committed
system.cpu1.commit.committedOps              19812938                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     65079327                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.304443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.314850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59084053     90.79%     90.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3060653      4.70%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       697761      1.07%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       212991      0.33%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       233036      0.36%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68520      0.11%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        68379      0.11%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       198700      0.31%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1455234      2.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65079327                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18624                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19563645                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4624297                       # Number of loads committed
system.cpu1.commit.membars                     108978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       108978      0.55%      0.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14562090     73.50%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            216      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4627506     23.36%     97.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        513744      2.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19812938                       # Class of committed instruction
system.cpu1.commit.refs                       5141250                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19740340                       # Number of Instructions Simulated
system.cpu1.committedOps                     19812938                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.479688                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.479688                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             47732525                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                81623                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3449964                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              31994801                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2947953                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14701562                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                461769                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               239999                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               840347                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8330634                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1969837                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     63296087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25873                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37293015                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1085502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.121278                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2845182                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4190726                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.542916                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          66684156                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.566265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                42036185     63.04%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14234567     21.35%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8698295     13.04%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1341496      2.01%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   73271      0.11%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   90906      0.14%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  148199      0.22%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21465      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   39772      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            66684156                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2006075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              484588                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5479111                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.402089                       # Inst execution rate
system.cpu1.iew.exec_refs                     9283253                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    669319                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19392149                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7098480                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             71565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           273567                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              769486                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29464140                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8613934                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           347807                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27619618                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                196019                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9052991                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                461769                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9380482                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       490608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1081                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2474183                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       252533                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            79                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       276303                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        208285                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19616186                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24610524                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.805971                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15810081                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.358283                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24704357                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35479577                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18505688                       # number of integer regfile writes
system.cpu1.ipc                              0.287382                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.287382                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           110447      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18388248     65.75%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 279      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8772245     31.37%     97.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             695802      2.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27967425                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     537515                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019219                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 184226     34.27%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                352356     65.55%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  933      0.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28394493                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         123314703                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24610524                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39115411                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29237763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27967425                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             226377                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9651202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           158182                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         75521                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6002419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     66684156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.419401                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.024747                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           52423954     78.62%     78.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7530009     11.29%     89.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3294362      4.94%     94.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1509056      2.26%     97.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1067023      1.60%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             366368      0.55%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270090      0.41%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             185300      0.28%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37994      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       66684156                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.407153                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           116568                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4952                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7098480                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             769486                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1469                       # number of misc regfile reads
system.cpu1.numCycles                        68690231                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17812725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               33585901                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14932194                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1074237                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3717426                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7187993                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               230842                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40380735                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30729475                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23208010                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14507577                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                137218                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                461769                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8589218                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8275816                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40380735                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5822265                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70675                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4061712                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70675                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    93144076                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60665641                       # The number of ROB writes
system.cpu1.timesIdled                          24057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.747750                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4345215                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4400318                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           557362                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8123750                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11104                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15762                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4658                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8441452                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1849                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3363                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           479523                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4349698                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1439469                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         153982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9976498                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19877322                       # Number of instructions committed
system.cpu2.commit.committedOps              19951378                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     67214411                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.296832                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.289984                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     61016820     90.78%     90.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3219774      4.79%     95.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       741220      1.10%     96.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246644      0.37%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       218750      0.33%     97.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        66557      0.10%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        70544      0.10%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       194633      0.29%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1439469      2.14%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     67214411                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18812                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19702087                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4740939                       # Number of loads committed
system.cpu2.commit.membars                     111083                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       111083      0.56%      0.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14624462     73.30%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            210      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4744302     23.78%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        470917      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19951378                       # Class of committed instruction
system.cpu2.commit.refs                       5215219                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19877322                       # Number of Instructions Simulated
system.cpu2.committedOps                     19951378                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.561736                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.561736                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             49465873                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                79305                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3622519                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32474862                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3028710                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15015324                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                481265                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               229823                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               866730                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8441452                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2180397                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     65240076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                30270                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37942613                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1118208                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.119233                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3058650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4356319                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.535930                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          68857902                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.556089                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.863707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43567069     63.27%     63.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14785466     21.47%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8816428     12.80%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1379542      2.00%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   63454      0.09%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93831      0.14%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   91186      0.13%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23297      0.03%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   37629      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68857902                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1939865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              506055                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5564989                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.396966                       # Inst execution rate
system.cpu2.iew.exec_refs                     9576022                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    611254                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19121890                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7281520                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             72416                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           288789                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              737292                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           29859247                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8964768                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           357454                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28104272                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                191701                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10558051                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                481265                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10878332                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       516614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            1068                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2540581                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       263012                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           108                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       286936                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        219119                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19795327                       # num instructions consuming a value
system.cpu2.iew.wb_count                     24898353                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.807959                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15993820                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.351683                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25005124                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36036295                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18777099                       # number of integer regfile writes
system.cpu2.ipc                              0.280762                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.280762                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           112686      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18588058     65.31%     65.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 266      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9121633     32.05%     97.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             638679      2.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28461726                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     558616                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019627                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 177597     31.79%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                379754     67.98%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1265      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              28907656                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         126504099                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     24898353                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         39767202                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29630979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28461726                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             228268                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9907869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           164129                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         74286                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6171772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     68857902                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.413340                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.014017                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           54304055     78.86%     78.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7672851     11.14%     90.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3384110      4.91%     94.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1545160      2.24%     97.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1098023      1.59%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             378381      0.55%     99.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             261474      0.38%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             178450      0.26%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              35398      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68857902                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.402014                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           112887                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4958                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7281520                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             737292                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1603                       # number of misc regfile reads
system.cpu2.numCycles                        70797767                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15705499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               34806252                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15067764                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1076272                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3822594                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7906362                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               230954                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             40986692                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31168277                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23546431                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 14823961                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                115330                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                481265                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9265844                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8478667                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        40986692                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5657986                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             72024                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4239199                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         72021                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    95692093                       # The number of ROB reads
system.cpu2.rob.rob_writes                   61500744                       # The number of ROB writes
system.cpu2.timesIdled                          24386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.188486                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4567508                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4699639                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           602088                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8124501                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11520                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15778                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4258                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8442698                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1741                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3201                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           520199                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4260420                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1359248                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         144915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10241909                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19420739                       # Number of instructions committed
system.cpu3.commit.committedOps              19490360                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     65210464                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.298884                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.281052                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     58929841     90.37%     90.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3341452      5.12%     95.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       792901      1.22%     96.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       274025      0.42%     97.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       165038      0.25%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77348      0.12%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        74122      0.11%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       196489      0.30%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1359248      2.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     65210464                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18654                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19247354                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4579442                       # Number of loads committed
system.cpu3.commit.membars                     104520                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       104520      0.54%      0.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14387592     73.82%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            216      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4582643     23.51%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        414985      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19490360                       # Class of committed instruction
system.cpu3.commit.refs                       4997628                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19420739                       # Number of Instructions Simulated
system.cpu3.committedOps                     19490360                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.550998                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.550998                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46999207                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                82864                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3790209                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32386543                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3186986                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15377983                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                521766                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               244211                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               824046                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8442698                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2226182                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63203942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                30600                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37984462                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1207310                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.122424                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3102313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4579028                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.550795                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66909988                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.573483                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.873409                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                41545199     62.09%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14930842     22.31%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8705682     13.01%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1404990      2.10%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   61956      0.09%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   95944      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  107473      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21050      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   36852      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66909988                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2053022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              551064                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5486219                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.399481                       # Inst execution rate
system.cpu3.iew.exec_refs                     9137503                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    539303                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19049208                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7148442                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             71144                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           314645                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              688788                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29663351                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8598200                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           394428                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27549388                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                189985                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9267319                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                521766                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9584984                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       480468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             974                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2569000                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       270602                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       296941                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        254123                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19395965                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24563343                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.805438                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15622255                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.356181                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24688340                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35306516                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18615721                       # number of integer regfile writes
system.cpu3.ipc                              0.281611                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.281611                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           105996      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18519648     66.27%     66.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 234      0.00%     66.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8761966     31.36%     98.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             555568      1.99%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27943816                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     511856                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.018317                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 169985     33.21%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                340802     66.58%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1069      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28349676                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         123470238                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24563343                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         39836417                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29438970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27943816                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             224381                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10172991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           160762                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         79466                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6322089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66909988                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.417633                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.010852                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52504046     78.47%     78.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7608213     11.37%     89.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3398403      5.08%     94.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1535832      2.30%     97.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1069326      1.60%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             347200      0.52%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             243560      0.36%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             170627      0.26%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              32781      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66909988                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.405200                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            99992                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            3941                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7148442                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             688788                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1476                       # number of misc regfile reads
system.cpu3.numCycles                        68963010                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17540912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               33375261                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14756182                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1027475                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4001628                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7221926                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               228822                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             40772609                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31029200                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23507746                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15125316                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 75757                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                521766                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8485287                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8751564                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        40772609                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5400730                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             69924                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3905036                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         69929                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    93573761                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61165590                       # The number of ROB writes
system.cpu3.timesIdled                          23705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3608475                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               643347                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4523305                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              50391                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                149178                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4855872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8834664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2622313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1078342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3539972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2533260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8863860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3611602                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4771298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       316453                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3664265                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7647                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21769                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53089                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52597                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4771300                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13658559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13658559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    328982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               328982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25724                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4853946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4853946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4853946                       # Request fanout histogram
system.membus.respLayer1.occupancy        24726316431                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11512943384                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1696                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          849                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9293755.005889                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19196019.364254                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          849    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    242119500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            849                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35398459500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7890398000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2153824                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2153824                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2153824                       # number of overall hits
system.cpu2.icache.overall_hits::total        2153824                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26573                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26573                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26573                       # number of overall misses
system.cpu2.icache.overall_misses::total        26573                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1619294500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1619294500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1619294500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1619294500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2180397                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2180397                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2180397                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2180397                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012187                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012187                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012187                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012187                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60937.587024                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60937.587024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60937.587024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60937.587024                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1387                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.675000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25135                       # number of writebacks
system.cpu2.icache.writebacks::total            25135                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1438                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1438                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1438                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1438                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25135                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25135                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25135                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25135                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1497588500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1497588500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1497588500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1497588500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011528                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011528                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011528                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011528                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59581.798289                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59581.798289                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59581.798289                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59581.798289                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25135                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2153824                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2153824                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26573                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26573                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1619294500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1619294500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2180397                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2180397                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60937.587024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60937.587024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1438                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1438                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25135                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25135                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1497588500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1497588500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011528                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011528                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59581.798289                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59581.798289                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2246696                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            89.271506                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4385929                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4385929                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4472644                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4472644                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4472644                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4472644                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2257997                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2257997                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2257997                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2257997                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177518287819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177518287819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177518287819                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177518287819                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6730641                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6730641                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6730641                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6730641                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.335480                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.335480                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.335480                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.335480                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 78617.592414                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78617.592414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 78617.592414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78617.592414                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     25475768                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         7552                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           544356                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            108                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.799830                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.925926                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1038045                       # number of writebacks
system.cpu2.dcache.writebacks::total          1038045                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1209515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1209515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1209515                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1209515                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1048482                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1048482                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1048482                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1048482                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  87636730161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  87636730161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  87636730161                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  87636730161                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.155777                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.155777                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.155777                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.155777                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83584.391683                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83584.391683                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83584.391683                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83584.391683                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1038044                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4148238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4148238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2149419                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2149419                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 169771606000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 169771606000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6297657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6297657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78984.881961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78984.881961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1125410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1125410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1024009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1024009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  86143341500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  86143341500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.162602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.162602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84123.617566                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84123.617566                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       324406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        324406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       108578                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       108578                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   7746681819                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7746681819                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       432984                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       432984                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250767                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.250767                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71346.698401                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71346.698401                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        84105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        84105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1493388661                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1493388661                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056522                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056522                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 61021.887836                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61021.887836                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        37479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1469                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1469                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37783500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37783500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        38948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037717                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037717                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25720.558203                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25720.558203                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          610                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          610                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          859                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          859                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.022055                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022055                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15260.768335                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15260.768335                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        31935                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31935                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5683                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5683                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     47668500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     47668500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        37618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        37618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.151071                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.151071                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8387.911314                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8387.911314                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5657                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5657                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     42127500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     42127500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.150380                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.150380                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7446.968358                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7446.968358                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1643000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1643000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1527000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1527000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2301                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2301                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     25778500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     25778500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3363                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3363                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.684211                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.684211                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 11203.172534                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 11203.172534                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2301                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2301                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     23477500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     23477500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.684211                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.684211                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 10203.172534                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 10203.172534                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.072254                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5602560                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1049785                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.336864                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.072254                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.971008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14670896                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14670896                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1534                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          768                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11468406.250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25190068.771279                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          768    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    240739500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            768                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34481121500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8807736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2200297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2200297                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2200297                       # number of overall hits
system.cpu3.icache.overall_hits::total        2200297                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25885                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25885                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25885                       # number of overall misses
system.cpu3.icache.overall_misses::total        25885                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1646399999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1646399999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1646399999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1646399999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2226182                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2226182                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2226182                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2226182                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011628                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011628                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011628                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011628                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63604.404056                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63604.404056                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63604.404056                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63604.404056                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2780                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.434783                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24406                       # number of writebacks
system.cpu3.icache.writebacks::total            24406                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1479                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1479                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1479                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1479                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24406                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24406                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24406                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24406                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1517939499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1517939499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1517939499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1517939499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010963                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010963                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010963                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010963                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62195.341269                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62195.341269                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62195.341269                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62195.341269                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24406                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2200297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2200297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25885                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25885                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1646399999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1646399999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2226182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2226182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63604.404056                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63604.404056                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1479                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24406                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24406                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1517939499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1517939499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010963                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010963                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62195.341269                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62195.341269                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2298230                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24438                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            94.043293                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4476770                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4476770                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4366761                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4366761                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4366761                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4366761                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2178934                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2178934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2178934                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2178934                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171743024561                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171743024561                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171743024561                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171743024561                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6545695                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6545695                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6545695                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6545695                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.332880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.332880                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.332880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.332880                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78819.746060                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78819.746060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78819.746060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78819.746060                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     23693298                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        10250                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           507315                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            107                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.703326                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    95.794393                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       992204                       # number of writebacks
system.cpu3.dcache.writebacks::total           992204                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1175929                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1175929                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1175929                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1175929                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1003005                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1003005                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1003005                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1003005                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  83577337198                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  83577337198                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  83577337198                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  83577337198                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.153231                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.153231                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.153231                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.153231                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83326.939744                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83326.939744                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83326.939744                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83326.939744                       # average overall mshr miss latency
system.cpu3.dcache.replacements                992204                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4086892                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4086892                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2079536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2079536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 164588438000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 164588438000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6166428                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6166428                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.337235                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.337235                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79146.712536                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79146.712536                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1100304                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1100304                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       979232                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       979232                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  82121436000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  82121436000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.158801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.158801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83863.104964                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83863.104964                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       279869                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        279869                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        99398                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99398                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7154586561                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7154586561                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       379267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       379267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.262079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.262079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 71979.180275                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71979.180275                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        75625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        75625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23773                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23773                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1455901198                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1455901198                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062681                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062681                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 61241.795230                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61241.795230                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        35327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        35327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1398                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1398                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     41516500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     41516500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        36725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.038067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.038067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29697.067239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29697.067239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          499                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          499                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          899                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15620000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.024479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.024479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17374.860957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17374.860957                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        29767                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        29767                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5734                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5734                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     47894500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     47894500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.161517                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.161517                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8352.720614                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8352.720614                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5706                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5706                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     42305500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     42305500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.160728                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.160728                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7414.213109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7414.213109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1610000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1610000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1085                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1085                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     25022999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     25022999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.661043                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.661043                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11825.613894                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11825.613894                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     22906999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     22906999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.660731                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.660731                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10830.732388                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10830.732388                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.943578                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5446462                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1003925                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.425168                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.943578                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966987                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966987                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14246140                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14246140                       # Number of data accesses
system.cpu0.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15839082.758621                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   49445920.087342                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    413809000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    38695523500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4593334000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1961356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1961356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1961356                       # number of overall hits
system.cpu0.icache.overall_hits::total        1961356                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116428                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116428                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116428                       # number of overall misses
system.cpu0.icache.overall_misses::total       116428                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7073766492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7073766492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7073766492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7073766492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2077784                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2077784                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2077784                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2077784                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.056035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.056035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.056035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.056035                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 60756.574810                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60756.574810                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 60756.574810                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60756.574810                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15683                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              359                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.685237                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109511                       # number of writebacks
system.cpu0.icache.writebacks::total           109511                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6916                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6916                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6916                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6916                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109512                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109512                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109512                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109512                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6616742992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6616742992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6616742992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6616742992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.052706                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.052706                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.052706                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.052706                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60420.255241                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60420.255241                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60420.255241                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60420.255241                       # average overall mshr miss latency
system.cpu0.icache.replacements                109511                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1961356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1961356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116428                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116428                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7073766492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7073766492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2077784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2077784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.056035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.056035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 60756.574810                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60756.574810                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6916                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6916                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109512                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109512                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6616742992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6616742992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.052706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.052706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60420.255241                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60420.255241                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2072360                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109543                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.918233                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4265079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4265079                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4588505                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4588505                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4588505                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4588505                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2349012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2349012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2349012                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2349012                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 180236038222                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 180236038222                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 180236038222                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 180236038222                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6937517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6937517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6937517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6937517                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.338595                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.338595                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.338595                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.338595                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76728.445075                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76728.445075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76728.445075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76728.445075                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24485352                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8507                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           536746                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            117                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.618136                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.709402                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1055860                       # number of writebacks
system.cpu0.dcache.writebacks::total          1055860                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1284424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1284424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1284424                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1284424                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1064588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1064588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1064588                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1064588                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  87026991708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  87026991708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  87026991708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  87026991708                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.153454                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.153454                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.153454                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.153454                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81747.109406                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81747.109406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81747.109406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81747.109406                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1055859                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4055530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4055530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2152826                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2152826                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167654912500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167654912500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6208356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6208356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77876.666530                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77876.666530                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1132732                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1132732                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1020094                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1020094                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  84243824500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  84243824500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.164310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.164310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82584.374087                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82584.374087                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       532975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        532975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       196186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       196186                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  12581125722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12581125722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       729161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       729161                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.269057                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.269057                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64128.560254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64128.560254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       151692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       151692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44494                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44494                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2783167208                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2783167208                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62551.517238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62551.517238                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65373500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65373500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066939                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066939                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27284.432387                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27284.432387                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          410                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          410                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12580.487805                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12580.487805                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6737                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6737                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63872500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63872500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34727                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34727                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.193999                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.193999                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9480.852011                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9480.852011                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6714                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6714                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     57191500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57191500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.193337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.193337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8518.245457                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8518.245457                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       479500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       479500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1466                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1466                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     22814000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     22814000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3558                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3558                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.412029                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.412029                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15562.073670                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15562.073670                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1466                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1466                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21348000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21348000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.412029                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.412029                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14562.073670                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14562.073670                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.275968                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5726082                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1064441                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.379426                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.275968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.977374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15087601                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15087601                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               43291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              349448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              337664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              335806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              331480                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1431375                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              43291                       # number of overall hits
system.l2.overall_hits::.cpu0.data             349448                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11103                       # number of overall hits
system.l2.overall_hits::.cpu1.data             337664                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11740                       # number of overall hits
system.l2.overall_hits::.cpu2.data             335806                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10843                       # number of overall hits
system.l2.overall_hits::.cpu3.data             331480                       # number of overall hits
system.l2.overall_hits::total                 1431375                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            704617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            670076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            702516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            661205                       # number of demand (read+write) misses
system.l2.demand_misses::total                2844913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66220                       # number of overall misses
system.l2.overall_misses::.cpu0.data           704617                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13321                       # number of overall misses
system.l2.overall_misses::.cpu1.data           670076                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13395                       # number of overall misses
system.l2.overall_misses::.cpu2.data           702516                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13563                       # number of overall misses
system.l2.overall_misses::.cpu3.data           661205                       # number of overall misses
system.l2.overall_misses::total               2844913                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5969113859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  80132566854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1322084436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77574177512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1311846954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  80927183741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1343529940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  76975771690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     325556274986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5969113859                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  80132566854                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1322084436                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77574177512                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1311846954                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  80927183741                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1343529940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  76975771690                       # number of overall miss cycles
system.l2.overall_miss_latency::total    325556274986                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1054065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1007740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1038322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          992685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4276288                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1054065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1007740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1038322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         992685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4276288                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.604688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.668476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.545406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.664929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.532922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.676588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.555724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.666077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.665276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.604688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.668476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.545406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.664929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.532922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.676588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.555724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.666077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.665276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90140.650242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113724.997912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99248.137227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115769.222464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97935.569541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115196.214379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99058.463467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116417.407143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114434.527518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90140.650242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113724.997912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99248.137227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115769.222464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97935.569541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115196.214379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99058.463467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116417.407143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114434.527518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4812894                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    380395                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.652359                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1917062                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              316452                       # number of writebacks
system.l2.writebacks::total                    316452                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          80889                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          75926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          73148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              320257                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         80889                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         75926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         73148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             320257                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       623728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       594710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       626590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       588057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2524656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       623728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       594710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       626590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       588057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2804614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5329270                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5215184366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68433666953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    834424946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  66468468534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    820305461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  69443121919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    850778954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  66051495310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 278117446443                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5215184366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68433666953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    834424946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  66468468534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    820305461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  69443121919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    850778954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  66051495310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 230164761177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 508282207620                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.590717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.591736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.366074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.590142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.352178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.603464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.372367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.592390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.590385                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.590717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.591736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.366074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.590142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.352178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.603464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.372367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.592390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.246237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80618.091915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109717.163496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93325.684599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111766.186097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92668.940465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110827.051053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93615.641945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112321.586700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110160.531353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80618.091915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109717.163496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93325.684599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111766.186097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92668.940465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110827.051053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93615.641945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112321.586700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82066.466607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95375.578197                       # average overall mshr miss latency
system.l2.replacements                        7036739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2248692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2248692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2248692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2248692                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2804614                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2804614                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 230164761177                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 230164761177                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82066.466607                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82066.466607                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  759                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           420                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                940                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9222000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       388498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       964000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11054498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1699                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.384196                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.394541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.464135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.553267                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21957.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2755.304965                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3018.867925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4381.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11760.104255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          418                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           934                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8449000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2852499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3214000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4596000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19111499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.384196                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.394541                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.455696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549735                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20212.918660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20230.489362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20213.836478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21277.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20461.990364                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           566                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           402                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1840                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1049                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          743                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          714                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          703                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3209                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     20112978                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16346990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14491483                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     15824484                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     66775935                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5049                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.649536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.619167                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.639785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.628801                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.635571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19173.477598                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22001.332436                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 20296.194678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22509.934566                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20808.954503                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1047                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          743                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          711                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          701                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     21258996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14820000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14442497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     14058495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     64579988                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.648297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.619167                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.637097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.627013                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.634185                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20304.676218                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19946.164199                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20312.935302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20054.914408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20168.640849                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            10331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            10197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44543                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               66601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2524893783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1311772786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1326143787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1288358753                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6451169109                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.670403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.561228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.557729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.545649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88326.236025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102956.815478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101791.816626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105206.496244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96862.946637                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2895                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1761                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14207                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        21544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        10519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        10485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1897513819                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1019051313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1049289810                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1056068780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5021923722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.505253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.433706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.450319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.467184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.471406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88076.207714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103499.016149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99751.859492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 100721.867430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95849.214070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         43291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5969113859                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1322084436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1311846954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1343529940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9946575189                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.604688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.545406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.532922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.555724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.580452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90140.650242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99248.137227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97935.569541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99058.463467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93395.949154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1530                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4543                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4475                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14928                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5215184366                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    834424946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    820305461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    850778954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7720693727                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.590717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.366074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.352178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.372367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.499090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80618.091915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93325.684599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92668.940465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93615.641945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84313.742637                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       335394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       327703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       325475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       321283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1309855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       676031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       657335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       689488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       648959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2671813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  77607673071                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76262404726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  79601039954                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  75687412937                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 309158530688                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1011425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       985038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1014963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       970242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3981668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.668395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.667319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.679323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.668863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.671029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114798.985655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116017.562926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115449.492890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116628.959514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115711.140970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        73847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        72471                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        71387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       602184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       584864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       616071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       577572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2380691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66536153134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65449417221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  68393832109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  64995426530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 265374828994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.595382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.606989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.595287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110491.399861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111905.361282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111016.152536                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112532.163142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111469.665317                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           62                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               124                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           84                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             202                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2697499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       373998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       769997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       387998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4229492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           69                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           326                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.575342                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.725490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.579710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.683333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.619632                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32113.083333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10108.054054                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 19249.925000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9463.365854                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20938.079208                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          139                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       788997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       633496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       654998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       715997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2793488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.260274                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.627451                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.478261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.426380                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20763.078947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19796.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19848.424242                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19888.805556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20097.035971                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999863                       # Cycle average of tags in use
system.l2.tags.total_refs                     8886813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7036988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.262872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.729273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.892139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.596346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.171783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.805521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.165181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.167963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.177032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.668621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.626004                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.323895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.087443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.075086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.080749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.072947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.322281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62318308                       # Number of tag accesses
system.l2.tags.data_accesses                 62318308                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4140224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      39963520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        572416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38093568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        566592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      40137856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        581696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      37666176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147007232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          308729280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4140224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       572416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       566592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       581696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5860928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20252992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20252992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         624430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         595212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         627154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         588534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2296988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4823895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       316453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             316453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         95641794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        923182600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13223172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        879985525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13088634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        927209872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13437546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        870112500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3395960080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7131841722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     95641794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13223172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13088634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13437546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135391145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      467856931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467856931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      467856931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        95641794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       923182600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13223172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       879985525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13088634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       927209872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13437546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       870112500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3395960080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7599698652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    609694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    584259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    615405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    577980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2283458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000959857250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6051191                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271738                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4823897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     316453                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4823897                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   316453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29494                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            166076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            202352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            261757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            622458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1253611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            305981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            243708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           256325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           148686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           271377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           151465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           165865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           170362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13917                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 239854217048                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23811865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            329148710798                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50364.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69114.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3962176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4823897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               316453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  179675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  189984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  213115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  228698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  238020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  241056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  240679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  243517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  280483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 503229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 891062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 613113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 206409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 148289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 104352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  63270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       832100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.363860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.420783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.840088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       190684     22.92%     22.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       233157     28.02%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86673     10.42%     61.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65754      7.90%     69.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45913      5.52%     74.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24446      2.94%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18040      2.17%     79.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14811      1.78%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152622     18.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       832100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     271.419925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.205499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    550.053844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         14587     83.14%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1952     11.13%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          672      3.83%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          154      0.88%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           60      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           26      0.15%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           20      0.11%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           15      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           15      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.373075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15890     90.56%     90.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              184      1.05%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              508      2.90%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              309      1.76%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              204      1.16%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              120      0.68%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.62%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               81      0.46%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.27%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.19%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               16      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              304791872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3937536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18365440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               308729408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20252992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7040.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7131.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43288899000                       # Total gap between requests
system.mem_ctrls.avgGap                       8421.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4140224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39020416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       572416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37392576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       566592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     39385920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       581696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     36990720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    146141312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18365440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 95641794.196116179228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 901396300.422112107277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13223171.805816311389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 863792166.379073381424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13088633.720582716167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 909839674.100893020630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13437545.677891822532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 854509038.497955322266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3375956780.564144134521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424253285.039920508862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       624430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       595212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       627154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       588534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2296989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       316453                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2529738692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42184537281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    458611599                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41393772125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    447919342                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  43044913601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    468841129                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  41254777717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 157365599312                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1174227240544                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39104.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67556.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51275.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69544.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50595.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68635.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51583.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70097.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68509.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3710589.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2494951620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1326098235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11194399020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          638118900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3417398400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19491637350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208910880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38771514405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        895.646516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    379831011                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1445600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41463426489                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3446242380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1831721265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22808944200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          859812300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3417398400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19594462500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122321280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52080902325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1203.101799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    148463233                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1445600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41694794267                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1544                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11570671.410091                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28458792.713135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          773    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    384721000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34344728500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8944129000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1944191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1944191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1944191                       # number of overall hits
system.cpu1.icache.overall_hits::total        1944191                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25645                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25645                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25645                       # number of overall misses
system.cpu1.icache.overall_misses::total        25645                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1604522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1604522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1604522500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1604522500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1969836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1969836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1969836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1969836                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013019                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013019                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013019                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013019                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62566.679665                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62566.679665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62566.679665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62566.679665                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3150                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24424                       # number of writebacks
system.cpu1.icache.writebacks::total            24424                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1221                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1221                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1221                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1221                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24424                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24424                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1499206500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1499206500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1499206500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1499206500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012399                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012399                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012399                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012399                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61382.513102                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61382.513102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61382.513102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61382.513102                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24424                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1944191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1944191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25645                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25645                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1604522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1604522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1969836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1969836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62566.679665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62566.679665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1221                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1499206500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1499206500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012399                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012399                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61382.513102                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61382.513102                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2013743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24456                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.341470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3964096                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3964096                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4358921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4358921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4358921                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4358921                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2234272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2234272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2234272                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2234272                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 174129871008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 174129871008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 174129871008                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 174129871008                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6593193                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6593193                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6593193                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6593193                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.338876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.338876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.338876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.338876                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77935.842640                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77935.842640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77935.842640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77935.842640                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23959420                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           517903                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            118                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.262370                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.330508                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1007114                       # number of writebacks
system.cpu1.dcache.writebacks::total          1007114                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1216479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1216479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1216479                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1216479                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1017793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1017793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1017793                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1017793                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84242486178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84242486178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84242486178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84242486178                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154370                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154370                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154370                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154370                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82769.763771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82769.763771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82769.763771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82769.763771                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1007114                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3999229                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3999229                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2117420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2117420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 165848521500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 165848521500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6116649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6116649                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.346173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.346173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78325.755637                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78325.755637                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1123352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1123352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       994068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       994068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82772607500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82772607500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162518                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162518                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83266.544643                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83266.544643                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       359692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        359692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       116852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       116852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8281349508                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8281349508                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       476544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70870.413070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70870.413070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        93127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        93127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1469878678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1469878678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049786                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61954.844173                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61954.844173                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1369                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1369                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37867000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        38198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        38198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.035840                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035840                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27660.336012                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27660.336012                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          485                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          485                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          884                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.023143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.023143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13721.719457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13721.719457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        31002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5949                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5949                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     49418000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     49418000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.160997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.160997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8306.942343                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8306.942343                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5913                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5913                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43618000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43618000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.160023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.160023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7376.627769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7376.627769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1494500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1494500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1381500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1086                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1086                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2123                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2123                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     24747999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     24747999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3209                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3209                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.661577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.661577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11657.088554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11657.088554                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22624999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22624999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.661265                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.661265                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10662.110745                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10662.110745                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.887887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5456267                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1019004                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.354510                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.887887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14362077                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14362077                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43288857500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4203748                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       693887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3899247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6720287                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3948350                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23611                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31980                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           116046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          116047                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4020286                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          326                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3185326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3043212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3135289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2998304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12912559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14017408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    135035392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3126272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    128950592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3217280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    132887680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127032896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              547391488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11054241                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23063808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15478081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.544391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.891136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10078932     65.12%     65.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3394166     21.93%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1160275      7.50%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 667425      4.31%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 177283      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15478081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8821088589                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1605693057                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39991717                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1536757821                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38853402                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1627959846                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164791585                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1559427470                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38839966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31520                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
