#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c6810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1795320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x179cc80 .functor NOT 1, L_0x17f1db0, C4<0>, C4<0>, C4<0>;
L_0x17f1b90 .functor XOR 2, L_0x17f1a30, L_0x17f1af0, C4<00>, C4<00>;
L_0x17f1ca0 .functor XOR 2, L_0x17f1b90, L_0x17f1c00, C4<00>, C4<00>;
v0x17ee770_0 .net *"_ivl_10", 1 0, L_0x17f1c00;  1 drivers
v0x17ee870_0 .net *"_ivl_12", 1 0, L_0x17f1ca0;  1 drivers
v0x17ee950_0 .net *"_ivl_2", 1 0, L_0x17f1970;  1 drivers
v0x17eea10_0 .net *"_ivl_4", 1 0, L_0x17f1a30;  1 drivers
v0x17eeaf0_0 .net *"_ivl_6", 1 0, L_0x17f1af0;  1 drivers
v0x17eec20_0 .net *"_ivl_8", 1 0, L_0x17f1b90;  1 drivers
v0x17eed00_0 .net "a", 0 0, v0x17ec950_0;  1 drivers
v0x17eeda0_0 .net "b", 0 0, v0x17ec9f0_0;  1 drivers
v0x17eee40_0 .net "c", 0 0, v0x17eca90_0;  1 drivers
v0x17eeee0_0 .var "clk", 0 0;
v0x17eef80_0 .net "d", 0 0, v0x17ecbd0_0;  1 drivers
v0x17ef020_0 .net "out_pos_dut", 0 0, L_0x17f17e0;  1 drivers
v0x17ef0c0_0 .net "out_pos_ref", 0 0, L_0x17f0700;  1 drivers
v0x17ef160_0 .net "out_sop_dut", 0 0, L_0x17f0f70;  1 drivers
v0x17ef200_0 .net "out_sop_ref", 0 0, L_0x17c7d20;  1 drivers
v0x17ef2a0_0 .var/2u "stats1", 223 0;
v0x17ef340_0 .var/2u "strobe", 0 0;
v0x17ef4f0_0 .net "tb_match", 0 0, L_0x17f1db0;  1 drivers
v0x17ef5c0_0 .net "tb_mismatch", 0 0, L_0x179cc80;  1 drivers
v0x17ef660_0 .net "wavedrom_enable", 0 0, v0x17ecea0_0;  1 drivers
v0x17ef730_0 .net "wavedrom_title", 511 0, v0x17ecf40_0;  1 drivers
L_0x17f1970 .concat [ 1 1 0 0], L_0x17f0700, L_0x17c7d20;
L_0x17f1a30 .concat [ 1 1 0 0], L_0x17f0700, L_0x17c7d20;
L_0x17f1af0 .concat [ 1 1 0 0], L_0x17f17e0, L_0x17f0f70;
L_0x17f1c00 .concat [ 1 1 0 0], L_0x17f0700, L_0x17c7d20;
L_0x17f1db0 .cmp/eeq 2, L_0x17f1970, L_0x17f1ca0;
S_0x17999b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1795320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x179d060 .functor AND 1, v0x17eca90_0, v0x17ecbd0_0, C4<1>, C4<1>;
L_0x179d440 .functor NOT 1, v0x17ec950_0, C4<0>, C4<0>, C4<0>;
L_0x179d820 .functor NOT 1, v0x17ec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x179daa0 .functor AND 1, L_0x179d440, L_0x179d820, C4<1>, C4<1>;
L_0x17b4c40 .functor AND 1, L_0x179daa0, v0x17eca90_0, C4<1>, C4<1>;
L_0x17c7d20 .functor OR 1, L_0x179d060, L_0x17b4c40, C4<0>, C4<0>;
L_0x17efb80 .functor NOT 1, v0x17ec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x17efbf0 .functor OR 1, L_0x17efb80, v0x17ecbd0_0, C4<0>, C4<0>;
L_0x17efd00 .functor AND 1, v0x17eca90_0, L_0x17efbf0, C4<1>, C4<1>;
L_0x17efdc0 .functor NOT 1, v0x17ec950_0, C4<0>, C4<0>, C4<0>;
L_0x17efe90 .functor OR 1, L_0x17efdc0, v0x17ec9f0_0, C4<0>, C4<0>;
L_0x17eff00 .functor AND 1, L_0x17efd00, L_0x17efe90, C4<1>, C4<1>;
L_0x17f0080 .functor NOT 1, v0x17ec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f00f0 .functor OR 1, L_0x17f0080, v0x17ecbd0_0, C4<0>, C4<0>;
L_0x17f0010 .functor AND 1, v0x17eca90_0, L_0x17f00f0, C4<1>, C4<1>;
L_0x17f0280 .functor NOT 1, v0x17ec950_0, C4<0>, C4<0>, C4<0>;
L_0x17f0380 .functor OR 1, L_0x17f0280, v0x17ecbd0_0, C4<0>, C4<0>;
L_0x17f0440 .functor AND 1, L_0x17f0010, L_0x17f0380, C4<1>, C4<1>;
L_0x17f05f0 .functor XNOR 1, L_0x17eff00, L_0x17f0440, C4<0>, C4<0>;
v0x179c5b0_0 .net *"_ivl_0", 0 0, L_0x179d060;  1 drivers
v0x179c9b0_0 .net *"_ivl_12", 0 0, L_0x17efb80;  1 drivers
v0x179cd90_0 .net *"_ivl_14", 0 0, L_0x17efbf0;  1 drivers
v0x179d170_0 .net *"_ivl_16", 0 0, L_0x17efd00;  1 drivers
v0x179d550_0 .net *"_ivl_18", 0 0, L_0x17efdc0;  1 drivers
v0x179d930_0 .net *"_ivl_2", 0 0, L_0x179d440;  1 drivers
v0x179dbb0_0 .net *"_ivl_20", 0 0, L_0x17efe90;  1 drivers
v0x17eaec0_0 .net *"_ivl_24", 0 0, L_0x17f0080;  1 drivers
v0x17eafa0_0 .net *"_ivl_26", 0 0, L_0x17f00f0;  1 drivers
v0x17eb080_0 .net *"_ivl_28", 0 0, L_0x17f0010;  1 drivers
v0x17eb160_0 .net *"_ivl_30", 0 0, L_0x17f0280;  1 drivers
v0x17eb240_0 .net *"_ivl_32", 0 0, L_0x17f0380;  1 drivers
v0x17eb320_0 .net *"_ivl_36", 0 0, L_0x17f05f0;  1 drivers
L_0x7fb15c340018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17eb3e0_0 .net *"_ivl_38", 0 0, L_0x7fb15c340018;  1 drivers
v0x17eb4c0_0 .net *"_ivl_4", 0 0, L_0x179d820;  1 drivers
v0x17eb5a0_0 .net *"_ivl_6", 0 0, L_0x179daa0;  1 drivers
v0x17eb680_0 .net *"_ivl_8", 0 0, L_0x17b4c40;  1 drivers
v0x17eb760_0 .net "a", 0 0, v0x17ec950_0;  alias, 1 drivers
v0x17eb820_0 .net "b", 0 0, v0x17ec9f0_0;  alias, 1 drivers
v0x17eb8e0_0 .net "c", 0 0, v0x17eca90_0;  alias, 1 drivers
v0x17eb9a0_0 .net "d", 0 0, v0x17ecbd0_0;  alias, 1 drivers
v0x17eba60_0 .net "out_pos", 0 0, L_0x17f0700;  alias, 1 drivers
v0x17ebb20_0 .net "out_sop", 0 0, L_0x17c7d20;  alias, 1 drivers
v0x17ebbe0_0 .net "pos0", 0 0, L_0x17eff00;  1 drivers
v0x17ebca0_0 .net "pos1", 0 0, L_0x17f0440;  1 drivers
L_0x17f0700 .functor MUXZ 1, L_0x7fb15c340018, L_0x17eff00, L_0x17f05f0, C4<>;
S_0x17ebe20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1795320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17ec950_0 .var "a", 0 0;
v0x17ec9f0_0 .var "b", 0 0;
v0x17eca90_0 .var "c", 0 0;
v0x17ecb30_0 .net "clk", 0 0, v0x17eeee0_0;  1 drivers
v0x17ecbd0_0 .var "d", 0 0;
v0x17eccc0_0 .var/2u "fail", 0 0;
v0x17ecd60_0 .var/2u "fail1", 0 0;
v0x17ece00_0 .net "tb_match", 0 0, L_0x17f1db0;  alias, 1 drivers
v0x17ecea0_0 .var "wavedrom_enable", 0 0;
v0x17ecf40_0 .var "wavedrom_title", 511 0;
E_0x17a8500/0 .event negedge, v0x17ecb30_0;
E_0x17a8500/1 .event posedge, v0x17ecb30_0;
E_0x17a8500 .event/or E_0x17a8500/0, E_0x17a8500/1;
S_0x17ec150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17ebe20;
 .timescale -12 -12;
v0x17ec390_0 .var/2s "i", 31 0;
E_0x17a83a0 .event posedge, v0x17ecb30_0;
S_0x17ec490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17ebe20;
 .timescale -12 -12;
v0x17ec690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ec770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17ebe20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ed120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1795320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17f08b0 .functor NOT 1, v0x17ec950_0, C4<0>, C4<0>, C4<0>;
L_0x17f0940 .functor NOT 1, v0x17ec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f0ae0 .functor AND 1, L_0x17f08b0, L_0x17f0940, C4<1>, C4<1>;
L_0x17f0bf0 .functor AND 1, L_0x17f0ae0, v0x17eca90_0, C4<1>, C4<1>;
L_0x17f0df0 .functor AND 1, v0x17eca90_0, v0x17ecbd0_0, C4<1>, C4<1>;
L_0x17f0f70 .functor OR 1, L_0x17f0bf0, L_0x17f0df0, C4<0>, C4<0>;
L_0x17f1110 .functor NOT 1, v0x17ec9f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f1180 .functor OR 1, L_0x17f1110, v0x17ecbd0_0, C4<0>, C4<0>;
L_0x17f1290 .functor AND 1, v0x17eca90_0, L_0x17f1180, C4<1>, C4<1>;
L_0x17f1350 .functor NOT 1, v0x17ec950_0, C4<0>, C4<0>, C4<0>;
L_0x17f1530 .functor OR 1, L_0x17f1350, v0x17ec9f0_0, C4<0>, C4<0>;
L_0x17f15a0 .functor AND 1, v0x17eca90_0, L_0x17f1530, C4<1>, C4<1>;
L_0x17f16d0 .functor XNOR 1, L_0x17f15a0, L_0x17f1290, C4<0>, C4<0>;
v0x17ed2e0_0 .net *"_ivl_0", 0 0, L_0x17f08b0;  1 drivers
v0x17ed3c0_0 .net *"_ivl_12", 0 0, L_0x17f1110;  1 drivers
v0x17ed4a0_0 .net *"_ivl_14", 0 0, L_0x17f1180;  1 drivers
v0x17ed590_0 .net *"_ivl_18", 0 0, L_0x17f1350;  1 drivers
v0x17ed670_0 .net *"_ivl_2", 0 0, L_0x17f0940;  1 drivers
v0x17ed7a0_0 .net *"_ivl_20", 0 0, L_0x17f1530;  1 drivers
L_0x7fb15c340060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17ed880_0 .net *"_ivl_26", 0 0, L_0x7fb15c340060;  1 drivers
v0x17ed960_0 .net *"_ivl_4", 0 0, L_0x17f0ae0;  1 drivers
v0x17eda40_0 .net "a", 0 0, v0x17ec950_0;  alias, 1 drivers
v0x17edb70_0 .net "b", 0 0, v0x17ec9f0_0;  alias, 1 drivers
v0x17edc60_0 .net "c", 0 0, v0x17eca90_0;  alias, 1 drivers
v0x17edd50_0 .net "d", 0 0, v0x17ecbd0_0;  alias, 1 drivers
v0x17ede40_0 .net "out_pos", 0 0, L_0x17f17e0;  alias, 1 drivers
v0x17edf00_0 .net "out_sop", 0 0, L_0x17f0f70;  alias, 1 drivers
v0x17edfc0_0 .net "pos0", 0 0, L_0x17f1290;  1 drivers
v0x17ee080_0 .net "pos1", 0 0, L_0x17f15a0;  1 drivers
v0x17ee140_0 .net "pos1_eq_pos0", 0 0, L_0x17f16d0;  1 drivers
v0x17ee310_0 .net "sop1", 0 0, L_0x17f0bf0;  1 drivers
v0x17ee3d0_0 .net "sop2", 0 0, L_0x17f0df0;  1 drivers
L_0x17f17e0 .functor MUXZ 1, L_0x7fb15c340060, L_0x17f1290, L_0x17f16d0, C4<>;
S_0x17ee550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1795320;
 .timescale -12 -12;
E_0x17919f0 .event anyedge, v0x17ef340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ef340_0;
    %nor/r;
    %assign/vec4 v0x17ef340_0, 0;
    %wait E_0x17919f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ebe20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17eccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ecd60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17ebe20;
T_4 ;
    %wait E_0x17a8500;
    %load/vec4 v0x17ece00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17eccc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17ebe20;
T_5 ;
    %wait E_0x17a83a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %wait E_0x17a83a0;
    %load/vec4 v0x17eccc0_0;
    %store/vec4 v0x17ecd60_0, 0, 1;
    %fork t_1, S_0x17ec150;
    %jmp t_0;
    .scope S_0x17ec150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ec390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17ec390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17a83a0;
    %load/vec4 v0x17ec390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ec390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17ec390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17ebe20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a8500;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ec9f0_0, 0;
    %assign/vec4 v0x17ec950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17eccc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17ecd60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1795320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ef340_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1795320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17eeee0_0;
    %inv;
    %store/vec4 v0x17eeee0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1795320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ecb30_0, v0x17ef5c0_0, v0x17eed00_0, v0x17eeda0_0, v0x17eee40_0, v0x17eef80_0, v0x17ef200_0, v0x17ef160_0, v0x17ef0c0_0, v0x17ef020_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1795320;
T_9 ;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1795320;
T_10 ;
    %wait E_0x17a8500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ef2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
    %load/vec4 v0x17ef4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ef2a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17ef200_0;
    %load/vec4 v0x17ef200_0;
    %load/vec4 v0x17ef160_0;
    %xor;
    %load/vec4 v0x17ef200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17ef0c0_0;
    %load/vec4 v0x17ef0c0_0;
    %load/vec4 v0x17ef020_0;
    %xor;
    %load/vec4 v0x17ef0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17ef2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ef2a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/machine/ece241_2013_q2/iter1/response0/top_module.sv";
