#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri May  9 09:49:31 2025
# Process ID: 31985
# Current directory: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/logs
# Command line: vivado
# Log file: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/logs/vivado.log
# Journal file: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/logs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.xpr
INFO: [Project 1-313] Project file moved from '/home/tomster12/files/EMBS/vivado' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory '/home/userfs/t/tb1262/Files/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store', nor could it be found using path '/home/tomster12/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7441.414 ; gain = 73.070 ; free physical = 1635 ; free virtual = 13130
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78039A
set_property PROGRAM.FILE {/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A78039A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78039A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A78039A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78039A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/zybo_design_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vitis_hls/assessment'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toplevel:1.0 [get_ips  zybo_design_toplevel_0_4] -log ip_upgrade.log
Reading block design file </home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:hls:toplevel:1.0 - toplevel_0
Successfully read diagram <zybo_design> from block design file </home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd>
Upgrading '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1

INFO: [IP_Flow 19-3422] Upgraded zybo_design_toplevel_0_4 (Toplevel 1.0) from revision 2114074901 to revision 2114075598
Wrote  : </home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
Wrote  : </home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/ui/bd_1ee47611.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 10045.562 ; gain = 1440.020 ; free physical = 1036 ; free virtual = 8376
export_ip_user_files -of_objects [get_ips zybo_design_toplevel_0_4] -no_script -sync -force -quiet
generate_target all [get_files  /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
Wrote  : </home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/sim/zybo_design.v
VHDL Output written to : /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/hdl/zybo_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block toplevel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design.hwh
Generated Block Design Tcl file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/hw_handoff/zybo_design_bd.tcl
Generated Hardware Definition File /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.gen/sources_1/bd/zybo_design/synth/zybo_design.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 10285.734 ; gain = 0.000 ; free physical = 668 ; free virtual = 8027
catch { config_ip_cache -export [get_ips -all zybo_design_toplevel_0_4] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_us_0] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all zybo_design_auto_pc_2] }
export_ip_user_files -of_objects [get_files /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd]
launch_runs zybo_design_toplevel_0_4_synth_1 zybo_design_auto_us_0_synth_1 zybo_design_auto_pc_0_synth_1 zybo_design_auto_pc_1_synth_1 zybo_design_auto_pc_2_synth_1 -jobs 6
[Fri May  9 12:19:35 2025] Launched zybo_design_toplevel_0_4_synth_1, zybo_design_auto_us_0_synth_1, zybo_design_auto_pc_0_synth_1, zybo_design_auto_pc_1_synth_1, zybo_design_auto_pc_2_synth_1...
Run output will be captured here:
zybo_design_toplevel_0_4_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/runme.log
zybo_design_auto_us_0_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_us_0_synth_1/runme.log
zybo_design_auto_pc_0_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_0_synth_1/runme.log
zybo_design_auto_pc_1_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_1_synth_1/runme.log
zybo_design_auto_pc_2_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_2_synth_1/runme.log
export_simulation -of_objects [get_files /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.srcs/sources_1/bd/zybo_design/zybo_design.bd] -directory /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.ip_user_files -ipstatic_source_dir /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/questa} {ies=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-7066] Running IP cache check for IP zybo_design_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zybo_design_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zybo_design_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zybo_design_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zybo_design_toplevel_0_4
[Fri May  9 12:20:03 2025] Launched zybo_design_toplevel_0_4_synth_1, zybo_design_auto_us_0_synth_1, zybo_design_auto_pc_0_synth_1, zybo_design_auto_pc_1_synth_1, zybo_design_auto_pc_2_synth_1, synth_1...
Run output will be captured here:
zybo_design_toplevel_0_4_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/runme.log
zybo_design_auto_us_0_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_us_0_synth_1/runme.log
zybo_design_auto_pc_0_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_0_synth_1/runme.log
zybo_design_auto_pc_1_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_1_synth_1/runme.log
zybo_design_auto_pc_2_synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/zybo_design_auto_pc_2_synth_1/runme.log
synth_1: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/synth_1/runme.log
[Fri May  9 12:20:04 2025] Launched impl_1...
Run output will be captured here: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10498.797 ; gain = 0.000 ; free physical = 3608 ; free virtual = 7892
write_hw_platform -fixed -include_bit -force -file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/opt/york/cs/net/xilinx_vivado-2020.2_ise-14.7_x86-64-1/Vivado/2020.2/data/embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/userfs/t/tb1262/Files/EMBS/embs-assessment/vivado/zybo_design_wrapper.xsa
