# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do led_test_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Project/AX530/verilog/led_test {E:/Project/AX530/verilog/led_test/led_test.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module led_test
# 
# Top level modules:
# 	led_test
# 
# vlog -vlog01compat -work work +incdir+E:/Project/AX530/verilog/led_test/simulation/modelsim {E:/Project/AX530/verilog/led_test/simulation/modelsim/led_test.vt}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module led_test_tb
# 
# Top level modules:
# 	led_test_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  led_test_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps led_test_tb 
# Loading work.led_test_tb
# Loading work.led_test
# ** Error: (vsim-3193) Load of "c:\altera\12.1\modelsim_ase\win32aloem\imagehlp.dll" failed: File not found.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
