<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › dec › kn03.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>kn03.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Hardware info about DECstation 5000/2x0 systems (otherwise known as</span>
<span class="cm"> * 3max+) and DECsystem 5900 systems (otherwise known as bigmax) which</span>
<span class="cm"> * differ mechanically but are otherwise identical (both are known as</span>
<span class="cm"> * KN03).</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995,1996 by Paul M. Antoine, some code and definitions</span>
<span class="cm"> * are by courtesy of Chris Fraser.</span>
<span class="cm"> * Copyright (C) 2000, 2002, 2003, 2005  Maciej W. Rozycki</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MIPS_DEC_KN03_H</span>
<span class="cp">#define __ASM_MIPS_DEC_KN03_H</span>

<span class="cp">#include &lt;asm/dec/ecc.h&gt;</span>
<span class="cp">#include &lt;asm/dec/ioasic_addrs.h&gt;</span>

<span class="cp">#define KN03_SLOT_BASE		0x1f800000</span>

<span class="cm">/*</span>
<span class="cm"> * CPU interrupt bits.</span>
<span class="cm"> */</span>
<span class="cp">#define KN03_CPU_INR_HALT	6	</span><span class="cm">/* HALT button */</span><span class="cp"></span>
<span class="cp">#define KN03_CPU_INR_BUS	5	</span><span class="cm">/* memory, I/O bus read/write errors */</span><span class="cp"></span>
<span class="cp">#define KN03_CPU_INR_RES_4	4	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define KN03_CPU_INR_RTC	3	</span><span class="cm">/* DS1287 RTC */</span><span class="cp"></span>
<span class="cp">#define KN03_CPU_INR_CASCADE	2	</span><span class="cm">/* I/O ASIC cascade */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * I/O ASIC interrupt bits.  Star marks denote non-IRQ status bits.</span>
<span class="cm"> */</span>
<span class="cp">#define KN03_IO_INR_3MAXP	15	</span><span class="cm">/* (*) 3max+/bigmax ID */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_NVRAM	14	</span><span class="cm">/* (*) NVRAM clear jumper */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_TC2		13	</span><span class="cm">/* TURBOchannel slot #2 */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_TC1		12	</span><span class="cm">/* TURBOchannel slot #1 */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_TC0		11	</span><span class="cm">/* TURBOchannel slot #0 */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_NRMOD	10	</span><span class="cm">/* (*) NRMOD manufacturing jumper */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_ASC		9	</span><span class="cm">/* ASC (NCR53C94) SCSI */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_LANCE	8	</span><span class="cm">/* LANCE (Am7990) Ethernet */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_SCC1	7	</span><span class="cm">/* SCC (Z85C30) serial #1 */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_SCC0	6	</span><span class="cm">/* SCC (Z85C30) serial #0 */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_RTC		5	</span><span class="cm">/* DS1287 RTC */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_PSU		4	</span><span class="cm">/* power supply unit warning */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_RES_3	3	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_ASC_DATA	2	</span><span class="cm">/* SCSI data ready (for PIO) */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_PBNC	1	</span><span class="cm">/* ~HALT button debouncer */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_INR_PBNO	0	</span><span class="cm">/* HALT button debouncer */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Memory Control Register bits.</span>
<span class="cm"> */</span>
<span class="cp">#define KN03_MCR_RES_16		(0xffff&lt;&lt;16)	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_DIAGCHK	(1&lt;&lt;15)		</span><span class="cm">/* diagn/norml ECC reads */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_DIAGGEN	(1&lt;&lt;14)		</span><span class="cm">/* diagn/norml ECC writes */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_CORRECT	(1&lt;&lt;13)		</span><span class="cm">/* ECC correct/check */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_RES_11		(0x3&lt;&lt;12)	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_BNK32M		(1&lt;&lt;10)		</span><span class="cm">/* 32M/8M stride */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_RES_7		(0x7&lt;&lt;7)	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define KN03_MCR_CHECK		(0x7f&lt;&lt;0)	</span><span class="cm">/* diagnostic check bits */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * I/O ASIC System Support Register bits.</span>
<span class="cm"> */</span>
<span class="cp">#define KN03_IO_SSR_TXDIS1	(1&lt;&lt;14)		</span><span class="cm">/* SCC1 transmit disable */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_SSR_TXDIS0	(1&lt;&lt;13)		</span><span class="cm">/* SCC0 transmit disable */</span><span class="cp"></span>
<span class="cp">#define KN03_IO_SSR_RES_12	(1&lt;&lt;12)		</span><span class="cm">/* unused */</span><span class="cp"></span>

<span class="cp">#define KN03_IO_SSR_LEDS	(0xff&lt;&lt;0)	</span><span class="cm">/* ~diagnostic LEDs */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MIPS_DEC_KN03_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
