============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 18 2025  12:08:10 am
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_square_reg_reg[16].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE2_B_high_reg_reg[0].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_PIPELINE_STAGE1_square_reg_reg[16].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     440            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     540          100     
                                              
             Setup:-       9                  
       Uncertainty:-      50                  
     Required Time:=     481                  
      Launch Clock:-     100                  
         Data Path:-     381                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE2_B_high_reg_reg[0].dffn_sig_q_reg/CK -       -     R     (arrival)     61    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_B_high_reg_reg[0].dffn_sig_q_reg/Q  -       CK->Q R     DFFRHQX1       3  8.5    49    66     166    (-,-) 
  g5864__7098/Y                                                 -       B->Y  R     OR2X2          1  5.9    20    29     195    (-,-) 
  g5850__6161/Y                                                 -       B->Y  F     NAND2X6        2  6.7    20    16     211    (-,-) 
  g5781__6260/Y                                                 -       B->Y  R     NOR2BX4        1  5.0    20    15     226    (-,-) 
  g5722__6131/Y                                                 -       B->Y  F     NOR2X4         2  6.8    17    13     238    (-,-) 
  g5718__2398/Y                                                 -       B->Y  R     NOR2BX4        2  5.3    20    15     254    (-,-) 
  g5704__6161/Y                                                 -       B->Y  R     AND2X2         1  3.8    16    31     285    (-,-) 
  g5676__8428/CO                                                -       B->CO R     ADDHX1         1  3.8    24    30     315    (-,-) 
  g5668__9315/CO                                                -       B->CO R     ADDHX1         1  3.8    24    31     346    (-,-) 
  g5662__1705/CO                                                -       B->CO R     ADDHX1         1  3.8    24    31     377    (-,-) 
  g5655__5526/CO                                                -       B->CO R     ADDHX1         1  3.5    22    30     407    (-,-) 
  g5654__6260/Y                                                 -       B->Y  F     CLKXOR2X1      1  3.2    20    37     444    (-,-) 
  g5649__2398/Y                                                 -       B->Y  F     MX2X1          1  3.3    21    37     481    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_square_reg_reg[16].dffn_sig_q_reg/D <<<     -     F     DFFRHQX1       1    -     -     0     481    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

