{
  "name": "core_arch::x86::avx512fp16::_mm256_castph_si256",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": 10175,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:487:1: 489:2",
  "src": "pub fn _mm256_castph_si256(a: __m256h) -> __m256i {\n    unsafe { transmute(a) }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_castph_si256(_1: core_arch::x86::__m256h) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    debug a => _1;\n    bb0: {\n        _0 = _1 as core_arch::x86::__m256i;\n        return;\n    }\n}\n",
  "doc": " Cast vector of type `__m256h` to type `__m256i`. This intrinsic is only used for compilation and\n does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castph_si256)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}