{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734293088012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734293088012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:04:47 2024 " "Processing started: Sun Dec 15 22:04:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734293088012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734293088012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734293088012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734293088205 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_IR DE2_115_IR.v(22) " "Verilog Module Declaration warning at DE2_115_IR.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_IR\"" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734293088232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVER " "Found entity 1: IR_RECEIVER" {  } { { "IR_RECEIVER.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/IR_RECEIVER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Module " "Found entity 1: TOP_Module" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_module " "Found entity 1: LCD_module" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_Manager " "Found entity 1: STATE_Manager" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file power_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_selection " "Found entity 1: power_selection" {  } { { "power_selection.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/power_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTDOWN_SEG " "Found entity 1: COUNTDOWN_SEG" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEG " "Found entity 1: DISPLAY_SEG" {  } { { "DISPLAY_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DISPLAY_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734293088245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734293088245 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_Module.v(37) " "Verilog HDL Instantiation warning at TOP_Module.v(37): instance has no name" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734293088246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Module " "Elaborating entity \"TOP_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734293088264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_devider clock_devider:clk_div " "Elaborating entity \"clock_devider\" for hierarchy \"clock_devider:clk_div\"" {  } { { "TOP_Module.v" "clk_div" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(15) " "Verilog HDL assignment warning at clock_devider.v(15): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088266 "|TOP_Module|clock_devider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(21) " "Verilog HDL assignment warning at clock_devider.v(21): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088266 "|TOP_Module|clock_devider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE_Manager STATE_Manager:comb_3 " "Elaborating entity \"STATE_Manager\" for hierarchy \"STATE_Manager:comb_3\"" {  } { { "TOP_Module.v" "comb_3" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(72) " "Verilog HDL assignment warning at STATE_Manager.v(72): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088267 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(92) " "Verilog HDL assignment warning at STATE_Manager.v(92): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(104) " "Verilog HDL assignment warning at STATE_Manager.v(104): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(116) " "Verilog HDL assignment warning at STATE_Manager.v(116): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(128) " "Verilog HDL assignment warning at STATE_Manager.v(128): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(140) " "Verilog HDL assignment warning at STATE_Manager.v(140): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(152) " "Verilog HDL assignment warning at STATE_Manager.v(152): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088268 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(164) " "Verilog HDL assignment warning at STATE_Manager.v(164): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088269 "|TOP_Module|STATE_Manager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVER STATE_Manager:comb_3\|IR_RECEIVER:read_ir " "Elaborating entity \"IR_RECEIVER\" for hierarchy \"STATE_Manager:comb_3\|IR_RECEIVER:read_ir\"" {  } { { "STATE_Manager.v" "read_ir" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTDOWN_SEG STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down " "Elaborating entity \"COUNTDOWN_SEG\" for hierarchy \"STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down\"" {  } { { "STATE_Manager.v" "counting_down" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 COUNTDOWN_SEG.v(22) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(22): truncated value with size 32 to match size of target (4)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088284 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 COUNTDOWN_SEG.v(30) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(30): truncated value with size 32 to match size of target (26)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088284 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_module LCD_module:ready_to_play " "Elaborating entity \"LCD_module\" for hierarchy \"LCD_module:ready_to_play\"" {  } { { "TOP_Module.v" "ready_to_play" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_module.v(161) " "Verilog HDL assignment warning at LCD_module.v(161): truncated value with size 32 to match size of target (18)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_module.v(169) " "Verilog HDL assignment warning at LCD_module.v(169): truncated value with size 32 to match size of target (6)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_ready LCD_module.v(180) " "Verilog HDL Always Construct warning at LCD_module.v(180): variable \"state_valid_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(182) " "Verilog HDL Always Construct warning at LCD_module.v(182): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_group LCD_module.v(230) " "Verilog HDL Always Construct warning at LCD_module.v(230): variable \"state_valid_group\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(231) " "Verilog HDL Always Construct warning at LCD_module.v(231): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_coder LCD_module.v(279) " "Verilog HDL Always Construct warning at LCD_module.v(279): variable \"state_valid_coder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(280) " "Verilog HDL Always Construct warning at LCD_module.v(280): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_breaker LCD_module.v(328) " "Verilog HDL Always Construct warning at LCD_module.v(328): variable \"state_valid_breaker\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088287 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(329) " "Verilog HDL Always Construct warning at LCD_module.v(329): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_invisible LCD_module.v(377) " "Verilog HDL Always Construct warning at LCD_module.v(377): variable \"state_valid_invisible\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(378) " "Verilog HDL Always Construct warning at LCD_module.v(378): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_flexible LCD_module.v(425) " "Verilog HDL Always Construct warning at LCD_module.v(425): variable \"state_valid_flexible\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(426) " "Verilog HDL Always Construct warning at LCD_module.v(426): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_camouflage LCD_module.v(473) " "Verilog HDL Always Construct warning at LCD_module.v(473): variable \"state_valid_camouflage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 473 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(474) " "Verilog HDL Always Construct warning at LCD_module.v(474): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_test LCD_module.v(521) " "Verilog HDL Always Construct warning at LCD_module.v(521): variable \"state_valid_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(522) " "Verilog HDL Always Construct warning at LCD_module.v(522): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 522 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_module.v(178) " "Verilog HDL Always Construct warning at LCD_module.v(178): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[0\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[1\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[2\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[3\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[4\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[5\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[6\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[7\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[8\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734293088288 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_module:ready_to_play\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_module:ready_to_play\|LCD_Controller:u0\"" {  } { { "LCD_module.v" "u0" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(87) " "Verilog HDL assignment warning at LCD_Controller.v(87): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_Controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734293088290 "|TOP_Module|LCD_module:u1|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_selection power_selection:select_your_power " "Elaborating entity \"power_selection\" for hierarchy \"power_selection:select_your_power\"" {  } { { "TOP_Module.v" "select_your_power" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_SEG DISPLAY_SEG:display_countdown " "Elaborating entity \"DISPLAY_SEG\" for hierarchy \"DISPLAY_SEG:display_countdown\"" {  } { { "TOP_Module.v" "display_countdown" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734293088292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734293088999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[0\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[1\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[2\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[3\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_flexible " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_flexible" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[4\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[5\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[6\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[7\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[8\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734293089011 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734293089011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734293089273 "|TOP_Module|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734293089273 "|TOP_Module|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734293089273 "|TOP_Module|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734293089273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734293089385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734293090283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734293090362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734293090362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734293090404 "|TOP_Module|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734293090404 "|TOP_Module|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734293090404 "|TOP_Module|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734293090404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "731 " "Implemented 731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734293090404 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734293090404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "686 " "Implemented 686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734293090404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734293090404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734293090416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:04:50 2024 " "Processing ended: Sun Dec 15 22:04:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734293090416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734293090416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734293090416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734293090416 ""}
