<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/Collaterals.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/MiniAlu.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/MiniAlu.v</arg>&quot; Line <arg fmt="%d" index="2">3</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/oscarg/Dropbox/00UU/00_IE0424/Solo/Experimento02/Ej01_Exp02/Defintions.v&apos; in file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/MiniAlu.v&quot; line 3
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/Module_ROM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/Module_ROM.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/oscarg/Dropbox/00UU/00_IE0424/Solo/Experimento02/Ej01_Exp02/Defintions.v&apos; in file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/Module_ROM.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/RAM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/oscarg/Dropbox/00UU/00_IE0424/GIT/Lab_IE0424/Experimento02/Ejercicio01/TestBench.v&quot; into library work</arg>
</msg>

</messages>

