# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top --top-module tpu_top --vpi --public-flat-rw --prefix Vtop -o tpu_top -LDFLAGS -Wl,-rpath,/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -L/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -Wno-UNDRIVEN /Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_top.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_bridge.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv"
S      1385 128472578  1767327884           0  1767327884           0 "05gTGlSzt45yIv3tkSZor2VCBdJsWSzA2TmNLozr" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv"
S      2226 128474647  1767328565           0  1767328565           0 "xojy8QLq882hq2AyryyJLQCnOPZ6CgSAfDmwApmj" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv"
S      4057 128472579  1767329417           0  1767329417           0 "Bw9gqeZDcBmdNG4GiHJ01mBBJcooFiiPfxzBqHer" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv"
S      1255 128122020  1767329417           0  1767329417           0 "MselOPoTWNaWzeuMSsBGoBAARKqHT3qsnldLDIri" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv"
S      5219 128474648  1767329417           0  1767329417           0 "LgrbymFRXOZkKAcuAgyvdBtjCn4QSJCAgoXceADO" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv"
S      2456 128129976  1767329417           0  1767329417           0 "2HoYLo4dC1se1B90CS4CG2ga6fg0hgoDufGABwlE" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv"
S       752 128122068  1767329417           0  1767329417           0 "8GSfdI0YuPK926Er2gAeyxVl6qFebS4BNHAj96e2" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv"
S     13739 128474770  1767329422           0  1767329422           0 "s3sd0VN9PDik6tlpQ8igA0VhvnWyhAdd2dX1uFDv" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv"
S      2518 128286824  1767250428           0  1767250428           0 "MZoPEuUD67orYfagmeXcSORtYzZHDSWoJJkFI6ro" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv"
S      2584 128176358  1767329417           0  1767329417           0 "BV6PSLQdi6co3v1AQUXZuSy0T5UlOc6saxOOARky" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv"
S      1323 128472647  1767327889           0  1767327889           0 "cVE3InYjILNxGC3kx0JZJtWY8VhHyVxAIMFoM3v7" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
S      2603 128474771  1767329417           0  1767329417           0 "sG7gbXEXo6IX8Tf3REBqGd6tGFCateSA2GF0IUsN" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_bridge.sv"
S      7389 128474772  1767328577           0  1767328577           0 "p9toLpNFaZfOYgprjYhL72RxHfg0wEiMTcdgBTNE" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_top.sv"
S     19385 128474773  1767328577           0  1767328577           0 "mHyBI8eXt3M3TqCMAKzUv3cQZqoBhhmwLtUmBbOo" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv"
S      3817 128129470  1767209145           0  1767209145           0 "JRfg4qBnQxVYSC2Z4Qu6Pfy6fuwAJry4p7NhzqYO" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
S      2741 128129472  1767209145           0  1767209145           0 "Bgb8DApz17XkfpAqmAZyARzZPe7Gozg6JQrGR70X" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
S      3016 128205599  1767229939           0  1767229939           0 "G8f3z90SdWFLQP64lMl2jDrtHN5VRpCAFFO4p99k" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv"
S      1152 128129977  1767329417           0  1767329417           0 "rBuY5FqfvIERJdXwwKQqvt2MrIA6rDrfOwDUGQm8" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv"
T      6000 128479186  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.cpp"
T      4227 128479185  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.h"
T      2426 128479196  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.mk"
T       669 128479184  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Dpi.cpp"
T       520 128479183  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Dpi.h"
T    117129 128479181  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Syms.cpp"
T      2834 128479182  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Syms.h"
T       290 128479193  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__TraceDecls__0__Slow.cpp"
T     55156 128479194  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Trace__0.cpp"
T    153452 128479192  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Trace__0__Slow.cpp"
T     45603 128479188  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root.h"
T    242806 128479191  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__0.cpp"
T     89715 128479190  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__0__Slow.cpp"
T      3801 128479189  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__Slow.cpp"
T       773 128479187  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__pch.h"
T      3446 128479197  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__ver.d"
T         0        0  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__verFiles.dat"
T      1753 128479195  1767329509           0  1767329509           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
