Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 23 14:17:42 2022
| Host         : dt25-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    69 |
| Unused register locations in slices containing registers |   196 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            1 |
|      3 |            1 |
|      4 |           10 |
|      5 |            8 |
|      6 |            2 |
|      8 |           12 |
|      9 |            1 |
|     11 |            1 |
|     12 |            2 |
|     13 |            1 |
|     14 |            5 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           47 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |             130 |           44 |
| Yes          | No                    | No                     |             413 |          106 |
| Yes          | No                    | Yes                    |              38 |           13 |
| Yes          | Yes                   | No                     |             252 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/oled_reset_n_reg                                                                 | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                       | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i_reg[0]_0                                                                  |                1 |              1 |
| ~design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state_reg_n_0_[1]                                                     | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         |                                                                                                                                                                |                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_i_1_n_0                                                                   | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_i_1_n_0                                                                   | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_i_1_n_0                                                                    | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              2 |
| ~design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/FSM_onehot_state[3]_i_1_n_0                                                      | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                   | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i_reg[0]_0                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/E[0]                                                                             |                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/nextState_reg[0][0]                                                              | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         | design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_0                                                                                | design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]_0                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         | design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_0                                                                         | design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]_0                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/DG/E[0]                                                                             | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         | design_1_i/system_controller_0/inst/core/controller/counter_spray/count[4]_i_1__1_n_0                                                                          | design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]_0                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PWRITE_i_reg                                                                                            | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i_reg[0]_0                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                4 |              5 |
| ~design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 |                                                                                                                                                                |                                                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i_reg[0]_0                                                                  |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/columnAddr_reg[0][0]                                                             | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_0                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
| ~design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10 | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/shiftReg[7]_i_1_n_0                                                              |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/g0_b0_n_0                                                                           | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i_reg[0]_0                                                                  |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         |                                                                                                                                                                | design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]_0                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/DG/counter[0]_i_1_n_0                                           |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                         | design_1_i/system_controller_0/inst/core/controller/counte_dis/E[0]                                                                                            | design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]_0                                                              |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[1]_0                                                                   | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[1]                                                 |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_reg_0                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg00                                                                                      | design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg0_reg[0][0]                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                            |                7 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                            |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                                |                                                                                                                                            |               44 |            136 |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


