

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 03:03:40 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        gesummv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |             |             |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF     |     LUT     | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+
    |+ gesummv                            |     -|  0.00|     1094|  5.470e+03|         -|     1095|     -|        no|     -|  1024 (11%)|  118678 (4%)|   95470 (7%)|    -|
    | + gesummv_Pipeline_VITIS_LOOP_7_1   |     -|  0.00|      586|  2.930e+03|         -|      586|     -|        no|     -|           -|  15904 (~0%)|  11489 (~0%)|    -|
    |  o VITIS_LOOP_7_1                   |    II|  3.65|      584|  2.920e+03|        18|        9|    64|       yes|     -|           -|            -|            -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_21_1  |     -|  0.63|      394|  1.970e+03|         -|      394|     -|        no|     -|    510 (5%)|   38100 (1%)|   23939 (1%)|    -|
    |  o VITIS_LOOP_21_1                  |     -|  3.65|      392|  1.960e+03|       330|        1|    64|       yes|     -|           -|            -|            -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_34_1  |     -|  0.63|      394|  1.970e+03|         -|      394|     -|        no|     -|    512 (5%)|   38305 (1%)|   24159 (1%)|    -|
    |  o VITIS_LOOP_34_1                  |     -|  3.65|      392|  1.960e+03|       330|        1|    64|       yes|     -|           -|            -|            -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_47_1  |     -|  0.00|       72|    360.000|         -|       72|     -|        no|     -|           -|    183 (~0%)|    106 (~0%)|    -|
    |  o VITIS_LOOP_47_1                  |     -|  3.65|       70|    350.000|         8|        1|    64|       yes|     -|           -|            -|            -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem    | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 5             | 16     | 0        |
| s_axi_control_r | 32         | 10            | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | alpha    | 0x10   | 32    | W      | Data signal of alpha             |                                                                      |
| s_axi_control   | beta     | 0x18   | 32    | W      | Data signal of beta              |                                                                      |
| s_axi_control_r | A_0_1    | 0x10   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control_r | A_0_2    | 0x14   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control_r | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control_r | A_1_2    | 0x20   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control_r | A_2_1    | 0x28   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control_r | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control_r | A_3_1    | 0x34   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control_r | A_3_2    | 0x38   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control_r | A_4_1    | 0x40   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control_r | A_4_2    | 0x44   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control_r | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control_r | A_5_2    | 0x50   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control_r | A_6_1    | 0x58   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control_r | A_6_2    | 0x5c   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control_r | A_7_1    | 0x64   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control_r | A_7_2    | 0x68   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control_r | A_8_1    | 0x70   | 32    | W      | Data signal of A_8               |                                                                      |
| s_axi_control_r | A_8_2    | 0x74   | 32    | W      | Data signal of A_8               |                                                                      |
| s_axi_control_r | A_9_1    | 0x7c   | 32    | W      | Data signal of A_9               |                                                                      |
| s_axi_control_r | A_9_2    | 0x80   | 32    | W      | Data signal of A_9               |                                                                      |
| s_axi_control_r | A_10_1   | 0x88   | 32    | W      | Data signal of A_10              |                                                                      |
| s_axi_control_r | A_10_2   | 0x8c   | 32    | W      | Data signal of A_10              |                                                                      |
| s_axi_control_r | A_11_1   | 0x94   | 32    | W      | Data signal of A_11              |                                                                      |
| s_axi_control_r | A_11_2   | 0x98   | 32    | W      | Data signal of A_11              |                                                                      |
| s_axi_control_r | A_12_1   | 0xa0   | 32    | W      | Data signal of A_12              |                                                                      |
| s_axi_control_r | A_12_2   | 0xa4   | 32    | W      | Data signal of A_12              |                                                                      |
| s_axi_control_r | A_13_1   | 0xac   | 32    | W      | Data signal of A_13              |                                                                      |
| s_axi_control_r | A_13_2   | 0xb0   | 32    | W      | Data signal of A_13              |                                                                      |
| s_axi_control_r | A_14_1   | 0xb8   | 32    | W      | Data signal of A_14              |                                                                      |
| s_axi_control_r | A_14_2   | 0xbc   | 32    | W      | Data signal of A_14              |                                                                      |
| s_axi_control_r | A_15_1   | 0xc4   | 32    | W      | Data signal of A_15              |                                                                      |
| s_axi_control_r | A_15_2   | 0xc8   | 32    | W      | Data signal of A_15              |                                                                      |
| s_axi_control_r | B_0_1    | 0xd0   | 32    | W      | Data signal of B_0               |                                                                      |
| s_axi_control_r | B_0_2    | 0xd4   | 32    | W      | Data signal of B_0               |                                                                      |
| s_axi_control_r | B_1_1    | 0xdc   | 32    | W      | Data signal of B_1               |                                                                      |
| s_axi_control_r | B_1_2    | 0xe0   | 32    | W      | Data signal of B_1               |                                                                      |
| s_axi_control_r | B_2_1    | 0xe8   | 32    | W      | Data signal of B_2               |                                                                      |
| s_axi_control_r | B_2_2    | 0xec   | 32    | W      | Data signal of B_2               |                                                                      |
| s_axi_control_r | B_3_1    | 0xf4   | 32    | W      | Data signal of B_3               |                                                                      |
| s_axi_control_r | B_3_2    | 0xf8   | 32    | W      | Data signal of B_3               |                                                                      |
| s_axi_control_r | B_4_1    | 0x100  | 32    | W      | Data signal of B_4               |                                                                      |
| s_axi_control_r | B_4_2    | 0x104  | 32    | W      | Data signal of B_4               |                                                                      |
| s_axi_control_r | B_5_1    | 0x10c  | 32    | W      | Data signal of B_5               |                                                                      |
| s_axi_control_r | B_5_2    | 0x110  | 32    | W      | Data signal of B_5               |                                                                      |
| s_axi_control_r | B_6_1    | 0x118  | 32    | W      | Data signal of B_6               |                                                                      |
| s_axi_control_r | B_6_2    | 0x11c  | 32    | W      | Data signal of B_6               |                                                                      |
| s_axi_control_r | B_7_1    | 0x124  | 32    | W      | Data signal of B_7               |                                                                      |
| s_axi_control_r | B_7_2    | 0x128  | 32    | W      | Data signal of B_7               |                                                                      |
| s_axi_control_r | B_8_1    | 0x130  | 32    | W      | Data signal of B_8               |                                                                      |
| s_axi_control_r | B_8_2    | 0x134  | 32    | W      | Data signal of B_8               |                                                                      |
| s_axi_control_r | B_9_1    | 0x13c  | 32    | W      | Data signal of B_9               |                                                                      |
| s_axi_control_r | B_9_2    | 0x140  | 32    | W      | Data signal of B_9               |                                                                      |
| s_axi_control_r | B_10_1   | 0x148  | 32    | W      | Data signal of B_10              |                                                                      |
| s_axi_control_r | B_10_2   | 0x14c  | 32    | W      | Data signal of B_10              |                                                                      |
| s_axi_control_r | B_11_1   | 0x154  | 32    | W      | Data signal of B_11              |                                                                      |
| s_axi_control_r | B_11_2   | 0x158  | 32    | W      | Data signal of B_11              |                                                                      |
| s_axi_control_r | B_12_1   | 0x160  | 32    | W      | Data signal of B_12              |                                                                      |
| s_axi_control_r | B_12_2   | 0x164  | 32    | W      | Data signal of B_12              |                                                                      |
| s_axi_control_r | B_13_1   | 0x16c  | 32    | W      | Data signal of B_13              |                                                                      |
| s_axi_control_r | B_13_2   | 0x170  | 32    | W      | Data signal of B_13              |                                                                      |
| s_axi_control_r | B_14_1   | 0x178  | 32    | W      | Data signal of B_14              |                                                                      |
| s_axi_control_r | B_14_2   | 0x17c  | 32    | W      | Data signal of B_14              |                                                                      |
| s_axi_control_r | B_15_1   | 0x184  | 32    | W      | Data signal of B_15              |                                                                      |
| s_axi_control_r | B_15_2   | 0x188  | 32    | W      | Data signal of B_15              |                                                                      |
| s_axi_control_r | x_0_1    | 0x190  | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control_r | x_0_2    | 0x194  | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control_r | x_1_1    | 0x19c  | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control_r | x_1_2    | 0x1a0  | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control_r | x_2_1    | 0x1a8  | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control_r | x_2_2    | 0x1ac  | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control_r | x_3_1    | 0x1b4  | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control_r | x_3_2    | 0x1b8  | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control_r | x_4_1    | 0x1c0  | 32    | W      | Data signal of x_4               |                                                                      |
| s_axi_control_r | x_4_2    | 0x1c4  | 32    | W      | Data signal of x_4               |                                                                      |
| s_axi_control_r | x_5_1    | 0x1cc  | 32    | W      | Data signal of x_5               |                                                                      |
| s_axi_control_r | x_5_2    | 0x1d0  | 32    | W      | Data signal of x_5               |                                                                      |
| s_axi_control_r | x_6_1    | 0x1d8  | 32    | W      | Data signal of x_6               |                                                                      |
| s_axi_control_r | x_6_2    | 0x1dc  | 32    | W      | Data signal of x_6               |                                                                      |
| s_axi_control_r | x_7_1    | 0x1e4  | 32    | W      | Data signal of x_7               |                                                                      |
| s_axi_control_r | x_7_2    | 0x1e8  | 32    | W      | Data signal of x_7               |                                                                      |
| s_axi_control_r | x_8_1    | 0x1f0  | 32    | W      | Data signal of x_8               |                                                                      |
| s_axi_control_r | x_8_2    | 0x1f4  | 32    | W      | Data signal of x_8               |                                                                      |
| s_axi_control_r | x_9_1    | 0x1fc  | 32    | W      | Data signal of x_9               |                                                                      |
| s_axi_control_r | x_9_2    | 0x200  | 32    | W      | Data signal of x_9               |                                                                      |
| s_axi_control_r | x_10_1   | 0x208  | 32    | W      | Data signal of x_10              |                                                                      |
| s_axi_control_r | x_10_2   | 0x20c  | 32    | W      | Data signal of x_10              |                                                                      |
| s_axi_control_r | x_11_1   | 0x214  | 32    | W      | Data signal of x_11              |                                                                      |
| s_axi_control_r | x_11_2   | 0x218  | 32    | W      | Data signal of x_11              |                                                                      |
| s_axi_control_r | x_12_1   | 0x220  | 32    | W      | Data signal of x_12              |                                                                      |
| s_axi_control_r | x_12_2   | 0x224  | 32    | W      | Data signal of x_12              |                                                                      |
| s_axi_control_r | x_13_1   | 0x22c  | 32    | W      | Data signal of x_13              |                                                                      |
| s_axi_control_r | x_13_2   | 0x230  | 32    | W      | Data signal of x_13              |                                                                      |
| s_axi_control_r | x_14_1   | 0x238  | 32    | W      | Data signal of x_14              |                                                                      |
| s_axi_control_r | x_14_2   | 0x23c  | 32    | W      | Data signal of x_14              |                                                                      |
| s_axi_control_r | x_15_1   | 0x244  | 32    | W      | Data signal of x_15              |                                                                      |
| s_axi_control_r | x_15_2   | 0x248  | 32    | W      | Data signal of x_15              |                                                                      |
| s_axi_control_r | y_out_1  | 0x250  | 32    | W      | Data signal of y_out             |                                                                      |
| s_axi_control_r | y_out_2  | 0x254  | 32    | W      | Data signal of y_out             |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                            |
+----------+-----------------+-----------+----------+------------------------------------+
| alpha    | s_axi_control   | register  |          | name=alpha offset=0x10 range=32    |
| beta     | s_axi_control   | register  |          | name=beta offset=0x18 range=32     |
| A        | m_axi_gmem_0    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_1    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_2    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_3    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_4    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_5    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_6    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_7    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_8    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_9    | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_10   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_11   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_12   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_13   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_14   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| A        | m_axi_gmem_15   | interface |          |                                    |
| A        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_0    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_1    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_2    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_3    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_4    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_5    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_6    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_7    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_8    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_9    | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_10   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_11   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_12   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_13   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_14   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| B        | m_axi_gmem_15   | interface |          |                                    |
| B        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_0    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_1    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_2    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_3    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_4    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_5    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_6    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_7    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_8    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_9    | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_10   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_11   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_12   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_13   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_14   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| x        | m_axi_gmem_15   | interface |          |                                    |
| x        | s_axi_control_r | interface | offset   |                                    |
| y_out    | m_axi_gmem      | interface |          |                                    |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_1 offset=0x250 range=32 |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_2 offset=0x254 range=32 |
+----------+-----------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                                 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_47_1 | write     | 64     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:47:19 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                                 |
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0  | x_0      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_1  | x_1      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_2  | x_2      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_3  | x_3      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_4  | x_4      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_5  | x_5      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_6  | x_6      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_7  | x_7      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_8  | x_8      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_9  | x_9      | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_10 | x_10     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_11 | x_11     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_12 | x_12     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_13 | x_13     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_14 | x_14     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_15 | x_15     | VITIS_LOOP_7_1  | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem    | y_out    | VITIS_LOOP_47_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:47:19 |
| m_axi_gmem_0  | A_0      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_0  | B_0      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_1  | A_1      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_1  | B_1      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_2  | A_2      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_2  | B_2      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_3  | A_3      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_3  | B_3      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_4  | A_4      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_4  | B_4      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_5  | A_5      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_5  | B_5      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_6  | A_6      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_6  | B_6      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_7  | A_7      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_7  | B_7      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_8  | A_8      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_8  | B_8      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_9  | A_9      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_9  | B_9      | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_10 | A_10     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_10 | B_10     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_11 | A_11     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_11 | B_11     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_12 | A_12     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_12 | B_12     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_13 | A_13     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_13 | B_13     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_14 | A_14     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_14 | B_14     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_15 | A_15     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_15 | B_15     | VITIS_LOOP_7_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_0  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_0  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_1  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_1  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_2  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_2  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_3  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_3  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_4  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_4  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_5  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_5  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_6  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_6  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_7  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_7  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_8  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_8  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_9  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_9  |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_10 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_10 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_11 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_11 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_12 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_12 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_13 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_13 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_14 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_14 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_15 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
| m_axi_gmem_15 |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/gesummv/generate/gesummv.cpp:7:18  |
+---------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------+------+--------+--------------+------+---------+---------+
| Name                                   | DSP  | Pragma | Variable     | Op   | Impl    | Latency |
+----------------------------------------+------+--------+--------------+------+---------+---------+
| + gesummv                              | 1024 |        |              |      |         |         |
|  + gesummv_Pipeline_VITIS_LOOP_7_1     | 0    |        |              |      |         |         |
|    add_ln7_fu_4327_p2                  | -    |        | add_ln7      | add  | fabric  | 0       |
|    add_ln9_fu_4355_p2                  | -    |        | add_ln9      | add  | fabric  | 0       |
|    add_ln9_1_fu_4361_p2                | -    |        | add_ln9_1    | add  | fabric  | 0       |
|    add_ln9_2_fu_4367_p2                | -    |        | add_ln9_2    | add  | fabric  | 0       |
|    add_ln9_3_fu_4373_p2                | -    |        | add_ln9_3    | add  | fabric  | 0       |
|    add_ln9_4_fu_4379_p2                | -    |        | add_ln9_4    | add  | fabric  | 0       |
|    add_ln9_5_fu_4385_p2                | -    |        | add_ln9_5    | add  | fabric  | 0       |
|    add_ln9_6_fu_4391_p2                | -    |        | add_ln9_6    | add  | fabric  | 0       |
|    add_ln9_7_fu_4397_p2                | -    |        | add_ln9_7    | add  | fabric  | 0       |
|    add_ln9_8_fu_4403_p2                | -    |        | add_ln9_8    | add  | fabric  | 0       |
|    add_ln9_9_fu_4409_p2                | -    |        | add_ln9_9    | add  | fabric  | 0       |
|    add_ln9_10_fu_4415_p2               | -    |        | add_ln9_10   | add  | fabric  | 0       |
|    add_ln9_11_fu_4421_p2               | -    |        | add_ln9_11   | add  | fabric  | 0       |
|    add_ln9_12_fu_4427_p2               | -    |        | add_ln9_12   | add  | fabric  | 0       |
|    add_ln9_13_fu_4433_p2               | -    |        | add_ln9_13   | add  | fabric  | 0       |
|    add_ln9_14_fu_4439_p2               | -    |        | add_ln9_14   | add  | fabric  | 0       |
|    add_ln9_15_fu_4445_p2               | -    |        | add_ln9_15   | add  | fabric  | 0       |
|    add_ln12_fu_4791_p2                 | -    |        | add_ln12     | add  | fabric  | 0       |
|    add_ln12_1_fu_5040_p2               | -    |        | add_ln12_1   | add  | fabric  | 0       |
|    add_ln12_2_fu_5289_p2               | -    |        | add_ln12_2   | add  | fabric  | 0       |
|    add_ln12_3_fu_5538_p2               | -    |        | add_ln12_3   | add  | fabric  | 0       |
|    add_ln13_fu_5778_p2                 | -    |        | add_ln13     | add  | fabric  | 0       |
|    add_ln13_1_fu_6002_p2               | -    |        | add_ln13_1   | add  | fabric  | 0       |
|    add_ln13_2_fu_6226_p2               | -    |        | add_ln13_2   | add  | fabric  | 0       |
|    add_ln13_3_fu_6240_p2               | -    |        | add_ln13_3   | add  | fabric  | 0       |
|    add_ln12_4_fu_4806_p2               | -    |        | add_ln12_4   | add  | fabric  | 0       |
|    add_ln12_5_fu_5055_p2               | -    |        | add_ln12_5   | add  | fabric  | 0       |
|    add_ln12_6_fu_5304_p2               | -    |        | add_ln12_6   | add  | fabric  | 0       |
|    add_ln12_7_fu_5553_p2               | -    |        | add_ln12_7   | add  | fabric  | 0       |
|    add_ln13_4_fu_5792_p2               | -    |        | add_ln13_4   | add  | fabric  | 0       |
|    add_ln13_5_fu_6016_p2               | -    |        | add_ln13_5   | add  | fabric  | 0       |
|    add_ln13_6_fu_6254_p2               | -    |        | add_ln13_6   | add  | fabric  | 0       |
|    add_ln13_7_fu_6268_p2               | -    |        | add_ln13_7   | add  | fabric  | 0       |
|    add_ln12_8_fu_4821_p2               | -    |        | add_ln12_8   | add  | fabric  | 0       |
|    add_ln12_9_fu_5070_p2               | -    |        | add_ln12_9   | add  | fabric  | 0       |
|    add_ln12_10_fu_5319_p2              | -    |        | add_ln12_10  | add  | fabric  | 0       |
|    add_ln12_11_fu_5568_p2              | -    |        | add_ln12_11  | add  | fabric  | 0       |
|    add_ln13_8_fu_5806_p2               | -    |        | add_ln13_8   | add  | fabric  | 0       |
|    add_ln13_9_fu_6030_p2               | -    |        | add_ln13_9   | add  | fabric  | 0       |
|    add_ln13_10_fu_6282_p2              | -    |        | add_ln13_10  | add  | fabric  | 0       |
|    add_ln13_11_fu_6296_p2              | -    |        | add_ln13_11  | add  | fabric  | 0       |
|    add_ln12_12_fu_4836_p2              | -    |        | add_ln12_12  | add  | fabric  | 0       |
|    add_ln12_13_fu_5085_p2              | -    |        | add_ln12_13  | add  | fabric  | 0       |
|    add_ln12_14_fu_5334_p2              | -    |        | add_ln12_14  | add  | fabric  | 0       |
|    add_ln12_15_fu_5583_p2              | -    |        | add_ln12_15  | add  | fabric  | 0       |
|    add_ln13_12_fu_5820_p2              | -    |        | add_ln13_12  | add  | fabric  | 0       |
|    add_ln13_13_fu_6044_p2              | -    |        | add_ln13_13  | add  | fabric  | 0       |
|    add_ln13_14_fu_6310_p2              | -    |        | add_ln13_14  | add  | fabric  | 0       |
|    add_ln13_15_fu_6324_p2              | -    |        | add_ln13_15  | add  | fabric  | 0       |
|    add_ln12_16_fu_4851_p2              | -    |        | add_ln12_16  | add  | fabric  | 0       |
|    add_ln12_17_fu_5100_p2              | -    |        | add_ln12_17  | add  | fabric  | 0       |
|    add_ln12_18_fu_5349_p2              | -    |        | add_ln12_18  | add  | fabric  | 0       |
|    add_ln12_19_fu_5598_p2              | -    |        | add_ln12_19  | add  | fabric  | 0       |
|    add_ln13_16_fu_5834_p2              | -    |        | add_ln13_16  | add  | fabric  | 0       |
|    add_ln13_17_fu_6058_p2              | -    |        | add_ln13_17  | add  | fabric  | 0       |
|    add_ln13_18_fu_6338_p2              | -    |        | add_ln13_18  | add  | fabric  | 0       |
|    add_ln13_19_fu_6352_p2              | -    |        | add_ln13_19  | add  | fabric  | 0       |
|    add_ln12_20_fu_4866_p2              | -    |        | add_ln12_20  | add  | fabric  | 0       |
|    add_ln12_21_fu_5115_p2              | -    |        | add_ln12_21  | add  | fabric  | 0       |
|    add_ln12_22_fu_5364_p2              | -    |        | add_ln12_22  | add  | fabric  | 0       |
|    add_ln12_23_fu_5613_p2              | -    |        | add_ln12_23  | add  | fabric  | 0       |
|    add_ln13_20_fu_5848_p2              | -    |        | add_ln13_20  | add  | fabric  | 0       |
|    add_ln13_21_fu_6072_p2              | -    |        | add_ln13_21  | add  | fabric  | 0       |
|    add_ln13_22_fu_6366_p2              | -    |        | add_ln13_22  | add  | fabric  | 0       |
|    add_ln13_23_fu_6380_p2              | -    |        | add_ln13_23  | add  | fabric  | 0       |
|    add_ln12_24_fu_4881_p2              | -    |        | add_ln12_24  | add  | fabric  | 0       |
|    add_ln12_25_fu_5130_p2              | -    |        | add_ln12_25  | add  | fabric  | 0       |
|    add_ln12_26_fu_5379_p2              | -    |        | add_ln12_26  | add  | fabric  | 0       |
|    add_ln12_27_fu_5628_p2              | -    |        | add_ln12_27  | add  | fabric  | 0       |
|    add_ln13_24_fu_5862_p2              | -    |        | add_ln13_24  | add  | fabric  | 0       |
|    add_ln13_25_fu_6086_p2              | -    |        | add_ln13_25  | add  | fabric  | 0       |
|    add_ln13_26_fu_6394_p2              | -    |        | add_ln13_26  | add  | fabric  | 0       |
|    add_ln13_27_fu_6408_p2              | -    |        | add_ln13_27  | add  | fabric  | 0       |
|    add_ln12_28_fu_4896_p2              | -    |        | add_ln12_28  | add  | fabric  | 0       |
|    add_ln12_29_fu_5145_p2              | -    |        | add_ln12_29  | add  | fabric  | 0       |
|    add_ln12_30_fu_5394_p2              | -    |        | add_ln12_30  | add  | fabric  | 0       |
|    add_ln12_31_fu_5643_p2              | -    |        | add_ln12_31  | add  | fabric  | 0       |
|    add_ln13_28_fu_5876_p2              | -    |        | add_ln13_28  | add  | fabric  | 0       |
|    add_ln13_29_fu_6100_p2              | -    |        | add_ln13_29  | add  | fabric  | 0       |
|    add_ln13_30_fu_6422_p2              | -    |        | add_ln13_30  | add  | fabric  | 0       |
|    add_ln13_31_fu_6436_p2              | -    |        | add_ln13_31  | add  | fabric  | 0       |
|    add_ln12_32_fu_4911_p2              | -    |        | add_ln12_32  | add  | fabric  | 0       |
|    add_ln12_33_fu_5160_p2              | -    |        | add_ln12_33  | add  | fabric  | 0       |
|    add_ln12_34_fu_5409_p2              | -    |        | add_ln12_34  | add  | fabric  | 0       |
|    add_ln12_35_fu_5658_p2              | -    |        | add_ln12_35  | add  | fabric  | 0       |
|    add_ln13_32_fu_5890_p2              | -    |        | add_ln13_32  | add  | fabric  | 0       |
|    add_ln13_33_fu_6114_p2              | -    |        | add_ln13_33  | add  | fabric  | 0       |
|    add_ln13_34_fu_6450_p2              | -    |        | add_ln13_34  | add  | fabric  | 0       |
|    add_ln13_35_fu_6464_p2              | -    |        | add_ln13_35  | add  | fabric  | 0       |
|    add_ln12_36_fu_4926_p2              | -    |        | add_ln12_36  | add  | fabric  | 0       |
|    add_ln12_37_fu_5175_p2              | -    |        | add_ln12_37  | add  | fabric  | 0       |
|    add_ln12_38_fu_5424_p2              | -    |        | add_ln12_38  | add  | fabric  | 0       |
|    add_ln12_39_fu_5673_p2              | -    |        | add_ln12_39  | add  | fabric  | 0       |
|    add_ln13_36_fu_5904_p2              | -    |        | add_ln13_36  | add  | fabric  | 0       |
|    add_ln13_37_fu_6128_p2              | -    |        | add_ln13_37  | add  | fabric  | 0       |
|    add_ln13_38_fu_6478_p2              | -    |        | add_ln13_38  | add  | fabric  | 0       |
|    add_ln13_39_fu_6492_p2              | -    |        | add_ln13_39  | add  | fabric  | 0       |
|    add_ln12_40_fu_4941_p2              | -    |        | add_ln12_40  | add  | fabric  | 0       |
|    add_ln12_41_fu_5190_p2              | -    |        | add_ln12_41  | add  | fabric  | 0       |
|    add_ln12_42_fu_5439_p2              | -    |        | add_ln12_42  | add  | fabric  | 0       |
|    add_ln12_43_fu_5688_p2              | -    |        | add_ln12_43  | add  | fabric  | 0       |
|    add_ln13_40_fu_5918_p2              | -    |        | add_ln13_40  | add  | fabric  | 0       |
|    add_ln13_41_fu_6142_p2              | -    |        | add_ln13_41  | add  | fabric  | 0       |
|    add_ln13_42_fu_6506_p2              | -    |        | add_ln13_42  | add  | fabric  | 0       |
|    add_ln13_43_fu_6520_p2              | -    |        | add_ln13_43  | add  | fabric  | 0       |
|    add_ln12_44_fu_4956_p2              | -    |        | add_ln12_44  | add  | fabric  | 0       |
|    add_ln12_45_fu_5205_p2              | -    |        | add_ln12_45  | add  | fabric  | 0       |
|    add_ln12_46_fu_5454_p2              | -    |        | add_ln12_46  | add  | fabric  | 0       |
|    add_ln12_47_fu_5703_p2              | -    |        | add_ln12_47  | add  | fabric  | 0       |
|    add_ln13_44_fu_5932_p2              | -    |        | add_ln13_44  | add  | fabric  | 0       |
|    add_ln13_45_fu_6156_p2              | -    |        | add_ln13_45  | add  | fabric  | 0       |
|    add_ln13_46_fu_6534_p2              | -    |        | add_ln13_46  | add  | fabric  | 0       |
|    add_ln13_47_fu_6548_p2              | -    |        | add_ln13_47  | add  | fabric  | 0       |
|    add_ln12_48_fu_4971_p2              | -    |        | add_ln12_48  | add  | fabric  | 0       |
|    add_ln12_49_fu_5220_p2              | -    |        | add_ln12_49  | add  | fabric  | 0       |
|    add_ln12_50_fu_5469_p2              | -    |        | add_ln12_50  | add  | fabric  | 0       |
|    add_ln12_51_fu_5718_p2              | -    |        | add_ln12_51  | add  | fabric  | 0       |
|    add_ln13_48_fu_5946_p2              | -    |        | add_ln13_48  | add  | fabric  | 0       |
|    add_ln13_49_fu_6170_p2              | -    |        | add_ln13_49  | add  | fabric  | 0       |
|    add_ln13_50_fu_6562_p2              | -    |        | add_ln13_50  | add  | fabric  | 0       |
|    add_ln13_51_fu_6576_p2              | -    |        | add_ln13_51  | add  | fabric  | 0       |
|    add_ln12_52_fu_4986_p2              | -    |        | add_ln12_52  | add  | fabric  | 0       |
|    add_ln12_53_fu_5235_p2              | -    |        | add_ln12_53  | add  | fabric  | 0       |
|    add_ln12_54_fu_5484_p2              | -    |        | add_ln12_54  | add  | fabric  | 0       |
|    add_ln12_55_fu_5733_p2              | -    |        | add_ln12_55  | add  | fabric  | 0       |
|    add_ln13_52_fu_5960_p2              | -    |        | add_ln13_52  | add  | fabric  | 0       |
|    add_ln13_53_fu_6184_p2              | -    |        | add_ln13_53  | add  | fabric  | 0       |
|    add_ln13_54_fu_6590_p2              | -    |        | add_ln13_54  | add  | fabric  | 0       |
|    add_ln13_55_fu_6604_p2              | -    |        | add_ln13_55  | add  | fabric  | 0       |
|    add_ln12_56_fu_5001_p2              | -    |        | add_ln12_56  | add  | fabric  | 0       |
|    add_ln12_57_fu_5250_p2              | -    |        | add_ln12_57  | add  | fabric  | 0       |
|    add_ln12_58_fu_5499_p2              | -    |        | add_ln12_58  | add  | fabric  | 0       |
|    add_ln12_59_fu_5748_p2              | -    |        | add_ln12_59  | add  | fabric  | 0       |
|    add_ln13_56_fu_5974_p2              | -    |        | add_ln13_56  | add  | fabric  | 0       |
|    add_ln13_57_fu_6198_p2              | -    |        | add_ln13_57  | add  | fabric  | 0       |
|    add_ln13_58_fu_6618_p2              | -    |        | add_ln13_58  | add  | fabric  | 0       |
|    add_ln13_59_fu_6632_p2              | -    |        | add_ln13_59  | add  | fabric  | 0       |
|    add_ln12_60_fu_5016_p2              | -    |        | add_ln12_60  | add  | fabric  | 0       |
|    add_ln12_61_fu_5265_p2              | -    |        | add_ln12_61  | add  | fabric  | 0       |
|    add_ln12_62_fu_5514_p2              | -    |        | add_ln12_62  | add  | fabric  | 0       |
|    add_ln12_63_fu_5763_p2              | -    |        | add_ln12_63  | add  | fabric  | 0       |
|    add_ln13_60_fu_5988_p2              | -    |        | add_ln13_60  | add  | fabric  | 0       |
|    add_ln13_61_fu_6212_p2              | -    |        | add_ln13_61  | add  | fabric  | 0       |
|    add_ln13_62_fu_6646_p2              | -    |        | add_ln13_62  | add  | fabric  | 0       |
|    add_ln13_63_fu_6660_p2              | -    |        | add_ln13_63  | add  | fabric  | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_21_1    | 510  |        |              |      |         |         |
|    add_ln21_fu_2374_p2                 | -    |        | add_ln21     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U260  | 3    |        | mul_i1       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U261  | 3    |        | mul11_i1     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U262  | 3    |        | mul_i34_1    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U263  | 3    |        | mul11_i37_1  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U197 | 2    |        | add_i40_1    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U264  | 3    |        | mul_i34_2    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U265  | 3    |        | mul11_i37_2  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U198 | 2    |        | add_i40_2    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U266  | 3    |        | mul_i34_3    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U267  | 3    |        | mul11_i37_3  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U199 | 2    |        | add_i40_3    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U268  | 3    |        | mul_i34_4    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U269  | 3    |        | mul11_i37_4  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U200 | 2    |        | add_i40_4    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U270  | 3    |        | mul_i34_5    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U271  | 3    |        | mul11_i37_5  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U201 | 2    |        | add_i40_5    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U272  | 3    |        | mul_i34_6    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U273  | 3    |        | mul11_i37_6  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U202 | 2    |        | add_i40_6    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U274  | 3    |        | mul_i34_7    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U275  | 3    |        | mul11_i37_7  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U203 | 2    |        | add_i40_7    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U276  | 3    |        | mul_i34_8    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U277  | 3    |        | mul11_i37_8  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U204 | 2    |        | add_i40_8    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U278  | 3    |        | mul_i34_9    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U279  | 3    |        | mul11_i37_9  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U205 | 2    |        | add_i40_9    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U280  | 3    |        | mul_i34_s    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U281  | 3    |        | mul11_i37_s  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U206 | 2    |        | add_i40_s    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U282  | 3    |        | mul_i34_10   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U283  | 3    |        | mul11_i37_10 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U207 | 2    |        | add_i40_10   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U284  | 3    |        | mul_i34_11   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U285  | 3    |        | mul11_i37_11 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U208 | 2    |        | add_i40_11   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U286  | 3    |        | mul_i34_12   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U287  | 3    |        | mul11_i37_12 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U209 | 2    |        | add_i40_12   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U288  | 3    |        | mul_i34_13   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U289  | 3    |        | mul11_i37_13 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U210 | 2    |        | add_i40_13   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U290  | 3    |        | mul_i34_14   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U291  | 3    |        | mul11_i37_14 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U211 | 2    |        | add_i40_14   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U292  | 3    |        | mul_i34_15   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U293  | 3    |        | mul11_i37_15 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U212 | 2    |        | add_i40_15   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U294  | 3    |        | mul_i34_16   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U295  | 3    |        | mul11_i37_16 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U213 | 2    |        | add_i40_16   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U296  | 3    |        | mul_i34_17   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U297  | 3    |        | mul11_i37_17 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U214 | 2    |        | add_i40_17   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U298  | 3    |        | mul_i34_18   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U299  | 3    |        | mul11_i37_18 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U215 | 2    |        | add_i40_18   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U300  | 3    |        | mul_i34_19   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U301  | 3    |        | mul11_i37_19 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U216 | 2    |        | add_i40_19   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U302  | 3    |        | mul_i34_20   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U303  | 3    |        | mul11_i37_20 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U217 | 2    |        | add_i40_20   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U304  | 3    |        | mul_i34_21   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U305  | 3    |        | mul11_i37_21 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U218 | 2    |        | add_i40_21   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U306  | 3    |        | mul_i34_22   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U307  | 3    |        | mul11_i37_22 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U219 | 2    |        | add_i40_22   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U308  | 3    |        | mul_i34_23   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U309  | 3    |        | mul11_i37_23 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U220 | 2    |        | add_i40_23   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U310  | 3    |        | mul_i34_24   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U311  | 3    |        | mul11_i37_24 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U221 | 2    |        | add_i40_24   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U312  | 3    |        | mul_i34_25   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U313  | 3    |        | mul11_i37_25 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U222 | 2    |        | add_i40_25   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U314  | 3    |        | mul_i34_26   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U315  | 3    |        | mul11_i37_26 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U223 | 2    |        | add_i40_26   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U316  | 3    |        | mul_i34_27   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U317  | 3    |        | mul11_i37_27 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U224 | 2    |        | add_i40_27   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U318  | 3    |        | mul_i34_28   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U319  | 3    |        | mul11_i37_28 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U225 | 2    |        | add_i40_28   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U320  | 3    |        | mul_i34_29   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U321  | 3    |        | mul11_i37_29 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U226 | 2    |        | add_i40_29   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U322  | 3    |        | mul_i34_30   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U323  | 3    |        | mul11_i37_30 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U227 | 2    |        | add_i40_30   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U324  | 3    |        | mul_i34_31   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U325  | 3    |        | mul11_i37_31 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U228 | 2    |        | add_i40_31   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U326  | 3    |        | mul_i34_32   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U327  | 3    |        | mul11_i37_32 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U229 | 2    |        | add_i40_32   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U328  | 3    |        | mul_i34_33   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U329  | 3    |        | mul11_i37_33 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U230 | 2    |        | add_i40_33   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U330  | 3    |        | mul_i34_34   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U331  | 3    |        | mul11_i37_34 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U231 | 2    |        | add_i40_34   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U332  | 3    |        | mul_i34_35   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U333  | 3    |        | mul11_i37_35 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U232 | 2    |        | add_i40_35   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U334  | 3    |        | mul_i34_36   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U335  | 3    |        | mul11_i37_36 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U233 | 2    |        | add_i40_36   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U336  | 3    |        | mul_i34_37   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U337  | 3    |        | mul11_i37_37 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U234 | 2    |        | add_i40_37   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U338  | 3    |        | mul_i34_38   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U339  | 3    |        | mul11_i37_38 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U235 | 2    |        | add_i40_38   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U340  | 3    |        | mul_i34_39   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U341  | 3    |        | mul11_i37_39 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U236 | 2    |        | add_i40_39   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U342  | 3    |        | mul_i34_40   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U343  | 3    |        | mul11_i37_40 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U237 | 2    |        | add_i40_40   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U344  | 3    |        | mul_i34_41   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U345  | 3    |        | mul11_i37_41 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U238 | 2    |        | add_i40_41   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U346  | 3    |        | mul_i34_42   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U347  | 3    |        | mul11_i37_42 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U239 | 2    |        | add_i40_42   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U348  | 3    |        | mul_i34_43   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U349  | 3    |        | mul11_i37_43 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U240 | 2    |        | add_i40_43   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U350  | 3    |        | mul_i34_44   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U351  | 3    |        | mul11_i37_44 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U241 | 2    |        | add_i40_44   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U352  | 3    |        | mul_i34_45   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U353  | 3    |        | mul11_i37_45 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U242 | 2    |        | add_i40_45   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U354  | 3    |        | mul_i34_46   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U355  | 3    |        | mul11_i37_46 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U243 | 2    |        | add_i40_46   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U356  | 3    |        | mul_i34_47   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U357  | 3    |        | mul11_i37_47 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U244 | 2    |        | add_i40_47   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U358  | 3    |        | mul_i34_48   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U359  | 3    |        | mul11_i37_48 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U245 | 2    |        | add_i40_48   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U360  | 3    |        | mul_i34_49   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U361  | 3    |        | mul11_i37_49 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U246 | 2    |        | add_i40_49   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U362  | 3    |        | mul_i34_50   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U363  | 3    |        | mul11_i37_50 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U247 | 2    |        | add_i40_50   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U364  | 3    |        | mul_i34_51   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U365  | 3    |        | mul11_i37_51 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U248 | 2    |        | add_i40_51   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U366  | 3    |        | mul_i34_52   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U367  | 3    |        | mul11_i37_52 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U249 | 2    |        | add_i40_52   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U368  | 3    |        | mul_i34_53   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U369  | 3    |        | mul11_i37_53 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U250 | 2    |        | add_i40_53   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U370  | 3    |        | mul_i34_54   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U371  | 3    |        | mul11_i37_54 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U251 | 2    |        | add_i40_54   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U372  | 3    |        | mul_i34_55   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U373  | 3    |        | mul11_i37_55 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U252 | 2    |        | add_i40_55   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U374  | 3    |        | mul_i34_56   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U375  | 3    |        | mul11_i37_56 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U253 | 2    |        | add_i40_56   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U376  | 3    |        | mul_i34_57   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U377  | 3    |        | mul11_i37_57 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U254 | 2    |        | add_i40_57   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U378  | 3    |        | mul_i34_58   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U379  | 3    |        | mul11_i37_58 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U255 | 2    |        | add_i40_58   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U380  | 3    |        | mul_i34_59   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U381  | 3    |        | mul11_i37_59 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U256 | 2    |        | add_i40_59   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U382  | 3    |        | mul_i34_60   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U383  | 3    |        | mul11_i37_60 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U257 | 2    |        | add_i40_60   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U384  | 3    |        | mul_i34_61   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U385  | 3    |        | mul11_i37_61 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U258 | 2    |        | add_i40_61   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U386  | 3    |        | mul_i34_62   | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U387  | 3    |        | mul11_i37_62 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U259 | 2    |        | add_i40_62   | fadd | fulldsp | 4       |
|  + gesummv_Pipeline_VITIS_LOOP_34_1    | 512  |        |              |      |         |         |
|    add_ln34_fu_2374_p2                 | -    |        | add_ln34     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U584  | 3    |        | mul_i        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U585  | 3    |        | mul11_i      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U520 | 2    |        | add_i2       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U586  | 3    |        | mul_i_1      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U587  | 3    |        | mul11_i_1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U521 | 2    |        | add_i19_1    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U588  | 3    |        | mul_i_2      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U589  | 3    |        | mul11_i_2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U522 | 2    |        | add_i19_2    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U590  | 3    |        | mul_i_3      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U591  | 3    |        | mul11_i_3    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U523 | 2    |        | add_i19_3    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U592  | 3    |        | mul_i_4      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U593  | 3    |        | mul11_i_4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U524 | 2    |        | add_i19_4    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 3    |        | mul_i_5      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 3    |        | mul11_i_5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U525 | 2    |        | add_i19_5    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 3    |        | mul_i_6      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U597  | 3    |        | mul11_i_6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U526 | 2    |        | add_i19_6    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U598  | 3    |        | mul_i_7      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U599  | 3    |        | mul11_i_7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U527 | 2    |        | add_i19_7    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U600  | 3    |        | mul_i_8      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U601  | 3    |        | mul11_i_8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U528 | 2    |        | add_i19_8    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U602  | 3    |        | mul_i_9      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U603  | 3    |        | mul11_i_9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U529 | 2    |        | add_i19_9    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U604  | 3    |        | mul_i_s      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U605  | 3    |        | mul11_i_s    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U530 | 2    |        | add_i19_s    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U606  | 3    |        | mul_i_10     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U607  | 3    |        | mul11_i_10   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U531 | 2    |        | add_i19_10   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U608  | 3    |        | mul_i_11     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U609  | 3    |        | mul11_i_11   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U532 | 2    |        | add_i19_11   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U610  | 3    |        | mul_i_12     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U611  | 3    |        | mul11_i_12   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U533 | 2    |        | add_i19_12   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U612  | 3    |        | mul_i_13     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U613  | 3    |        | mul11_i_13   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U534 | 2    |        | add_i19_13   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U614  | 3    |        | mul_i_14     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U615  | 3    |        | mul11_i_14   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U535 | 2    |        | add_i19_14   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U616  | 3    |        | mul_i_15     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U617  | 3    |        | mul11_i_15   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U536 | 2    |        | add_i19_15   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U618  | 3    |        | mul_i_16     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U619  | 3    |        | mul11_i_16   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U537 | 2    |        | add_i19_16   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U620  | 3    |        | mul_i_17     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U621  | 3    |        | mul11_i_17   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U538 | 2    |        | add_i19_17   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U622  | 3    |        | mul_i_18     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U623  | 3    |        | mul11_i_18   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U539 | 2    |        | add_i19_18   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U624  | 3    |        | mul_i_19     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U625  | 3    |        | mul11_i_19   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U540 | 2    |        | add_i19_19   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U626  | 3    |        | mul_i_20     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U627  | 3    |        | mul11_i_20   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U541 | 2    |        | add_i19_20   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U628  | 3    |        | mul_i_21     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U629  | 3    |        | mul11_i_21   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U542 | 2    |        | add_i19_21   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U630  | 3    |        | mul_i_22     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U631  | 3    |        | mul11_i_22   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U543 | 2    |        | add_i19_22   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U632  | 3    |        | mul_i_23     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U633  | 3    |        | mul11_i_23   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U544 | 2    |        | add_i19_23   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U634  | 3    |        | mul_i_24     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U635  | 3    |        | mul11_i_24   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U545 | 2    |        | add_i19_24   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U636  | 3    |        | mul_i_25     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U637  | 3    |        | mul11_i_25   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U546 | 2    |        | add_i19_25   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U638  | 3    |        | mul_i_26     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U639  | 3    |        | mul11_i_26   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U547 | 2    |        | add_i19_26   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U640  | 3    |        | mul_i_27     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U641  | 3    |        | mul11_i_27   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U548 | 2    |        | add_i19_27   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U642  | 3    |        | mul_i_28     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U643  | 3    |        | mul11_i_28   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U549 | 2    |        | add_i19_28   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U644  | 3    |        | mul_i_29     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U645  | 3    |        | mul11_i_29   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U550 | 2    |        | add_i19_29   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U646  | 3    |        | mul_i_30     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U647  | 3    |        | mul11_i_30   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U551 | 2    |        | add_i19_30   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U648  | 3    |        | mul_i_31     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U649  | 3    |        | mul11_i_31   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U552 | 2    |        | add_i19_31   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U650  | 3    |        | mul_i_32     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U651  | 3    |        | mul11_i_32   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U553 | 2    |        | add_i19_32   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652  | 3    |        | mul_i_33     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653  | 3    |        | mul11_i_33   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U554 | 2    |        | add_i19_33   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U654  | 3    |        | mul_i_34     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U655  | 3    |        | mul11_i_34   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U555 | 2    |        | add_i19_34   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U656  | 3    |        | mul_i_35     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U657  | 3    |        | mul11_i_35   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U556 | 2    |        | add_i19_35   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U658  | 3    |        | mul_i_36     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U659  | 3    |        | mul11_i_36   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U557 | 2    |        | add_i19_36   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U660  | 3    |        | mul_i_37     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U661  | 3    |        | mul11_i_37   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U558 | 2    |        | add_i19_37   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U662  | 3    |        | mul_i_38     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U663  | 3    |        | mul11_i_38   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U559 | 2    |        | add_i19_38   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664  | 3    |        | mul_i_39     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U665  | 3    |        | mul11_i_39   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U560 | 2    |        | add_i19_39   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666  | 3    |        | mul_i_40     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667  | 3    |        | mul11_i_40   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U561 | 2    |        | add_i19_40   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U668  | 3    |        | mul_i_41     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U669  | 3    |        | mul11_i_41   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U562 | 2    |        | add_i19_41   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U670  | 3    |        | mul_i_42     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U671  | 3    |        | mul11_i_42   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U563 | 2    |        | add_i19_42   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U672  | 3    |        | mul_i_43     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U673  | 3    |        | mul11_i_43   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U564 | 2    |        | add_i19_43   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U674  | 3    |        | mul_i_44     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U675  | 3    |        | mul11_i_44   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U565 | 2    |        | add_i19_44   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U676  | 3    |        | mul_i_45     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U677  | 3    |        | mul11_i_45   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U566 | 2    |        | add_i19_45   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U678  | 3    |        | mul_i_46     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U679  | 3    |        | mul11_i_46   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U567 | 2    |        | add_i19_46   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U680  | 3    |        | mul_i_47     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U681  | 3    |        | mul11_i_47   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U568 | 2    |        | add_i19_47   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U682  | 3    |        | mul_i_48     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U683  | 3    |        | mul11_i_48   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U569 | 2    |        | add_i19_48   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U684  | 3    |        | mul_i_49     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U685  | 3    |        | mul11_i_49   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U570 | 2    |        | add_i19_49   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U686  | 3    |        | mul_i_50     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U687  | 3    |        | mul11_i_50   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U571 | 2    |        | add_i19_50   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U688  | 3    |        | mul_i_51     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U689  | 3    |        | mul11_i_51   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U572 | 2    |        | add_i19_51   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U690  | 3    |        | mul_i_52     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U691  | 3    |        | mul11_i_52   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U573 | 2    |        | add_i19_52   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U692  | 3    |        | mul_i_53     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U693  | 3    |        | mul11_i_53   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U574 | 2    |        | add_i19_53   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U694  | 3    |        | mul_i_54     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U695  | 3    |        | mul11_i_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U575 | 2    |        | add_i19_54   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U696  | 3    |        | mul_i_55     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U697  | 3    |        | mul11_i_55   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U576 | 2    |        | add_i19_55   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U698  | 3    |        | mul_i_56     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U699  | 3    |        | mul11_i_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U577 | 2    |        | add_i19_56   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U700  | 3    |        | mul_i_57     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U701  | 3    |        | mul11_i_57   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U578 | 2    |        | add_i19_57   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U702  | 3    |        | mul_i_58     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U703  | 3    |        | mul11_i_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U579 | 2    |        | add_i19_58   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U704  | 3    |        | mul_i_59     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U705  | 3    |        | mul11_i_59   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U580 | 2    |        | add_i19_59   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U706  | 3    |        | mul_i_60     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U707  | 3    |        | mul11_i_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U581 | 2    |        | add_i19_60   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U708  | 3    |        | mul_i_61     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U709  | 3    |        | mul11_i_61   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U582 | 2    |        | add_i19_61   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U710  | 3    |        | mul_i_62     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U711  | 3    |        | mul11_i_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U583 | 2    |        | add_i19_62   | fadd | fulldsp | 4       |
|  + gesummv_Pipeline_VITIS_LOOP_47_1    | 0    |        |              |      |         |         |
|    add_ln47_fu_118_p2                  | -    |        | add_ln47     | add  | fabric  | 0       |
+----------------------------------------+------+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + gesummv     | 0    | 0    |        |           |         |      |         |
|   buff_A_U    | -    | -    |        | buff_A    | ram_1p  | auto | 1       |
|   buff_A_1_U  | -    | -    |        | buff_A_1  | ram_1p  | auto | 1       |
|   buff_A_2_U  | -    | -    |        | buff_A_2  | ram_1p  | auto | 1       |
|   buff_A_3_U  | -    | -    |        | buff_A_3  | ram_1p  | auto | 1       |
|   buff_A_4_U  | -    | -    |        | buff_A_4  | ram_1p  | auto | 1       |
|   buff_A_5_U  | -    | -    |        | buff_A_5  | ram_1p  | auto | 1       |
|   buff_A_6_U  | -    | -    |        | buff_A_6  | ram_1p  | auto | 1       |
|   buff_A_7_U  | -    | -    |        | buff_A_7  | ram_1p  | auto | 1       |
|   buff_A_8_U  | -    | -    |        | buff_A_8  | ram_1p  | auto | 1       |
|   buff_A_9_U  | -    | -    |        | buff_A_9  | ram_1p  | auto | 1       |
|   buff_A_10_U | -    | -    |        | buff_A_10 | ram_1p  | auto | 1       |
|   buff_A_11_U | -    | -    |        | buff_A_11 | ram_1p  | auto | 1       |
|   buff_A_12_U | -    | -    |        | buff_A_12 | ram_1p  | auto | 1       |
|   buff_A_13_U | -    | -    |        | buff_A_13 | ram_1p  | auto | 1       |
|   buff_A_14_U | -    | -    |        | buff_A_14 | ram_1p  | auto | 1       |
|   buff_A_15_U | -    | -    |        | buff_A_15 | ram_1p  | auto | 1       |
|   buff_A_16_U | -    | -    |        | buff_A_16 | ram_1p  | auto | 1       |
|   buff_A_17_U | -    | -    |        | buff_A_17 | ram_1p  | auto | 1       |
|   buff_A_18_U | -    | -    |        | buff_A_18 | ram_1p  | auto | 1       |
|   buff_A_19_U | -    | -    |        | buff_A_19 | ram_1p  | auto | 1       |
|   buff_A_20_U | -    | -    |        | buff_A_20 | ram_1p  | auto | 1       |
|   buff_A_21_U | -    | -    |        | buff_A_21 | ram_1p  | auto | 1       |
|   buff_A_22_U | -    | -    |        | buff_A_22 | ram_1p  | auto | 1       |
|   buff_A_23_U | -    | -    |        | buff_A_23 | ram_1p  | auto | 1       |
|   buff_A_24_U | -    | -    |        | buff_A_24 | ram_1p  | auto | 1       |
|   buff_A_25_U | -    | -    |        | buff_A_25 | ram_1p  | auto | 1       |
|   buff_A_26_U | -    | -    |        | buff_A_26 | ram_1p  | auto | 1       |
|   buff_A_27_U | -    | -    |        | buff_A_27 | ram_1p  | auto | 1       |
|   buff_A_28_U | -    | -    |        | buff_A_28 | ram_1p  | auto | 1       |
|   buff_A_29_U | -    | -    |        | buff_A_29 | ram_1p  | auto | 1       |
|   buff_A_30_U | -    | -    |        | buff_A_30 | ram_1p  | auto | 1       |
|   buff_A_31_U | -    | -    |        | buff_A_31 | ram_1p  | auto | 1       |
|   buff_A_32_U | -    | -    |        | buff_A_32 | ram_1p  | auto | 1       |
|   buff_A_33_U | -    | -    |        | buff_A_33 | ram_1p  | auto | 1       |
|   buff_A_34_U | -    | -    |        | buff_A_34 | ram_1p  | auto | 1       |
|   buff_A_35_U | -    | -    |        | buff_A_35 | ram_1p  | auto | 1       |
|   buff_A_36_U | -    | -    |        | buff_A_36 | ram_1p  | auto | 1       |
|   buff_A_37_U | -    | -    |        | buff_A_37 | ram_1p  | auto | 1       |
|   buff_A_38_U | -    | -    |        | buff_A_38 | ram_1p  | auto | 1       |
|   buff_A_39_U | -    | -    |        | buff_A_39 | ram_1p  | auto | 1       |
|   buff_A_40_U | -    | -    |        | buff_A_40 | ram_1p  | auto | 1       |
|   buff_A_41_U | -    | -    |        | buff_A_41 | ram_1p  | auto | 1       |
|   buff_A_42_U | -    | -    |        | buff_A_42 | ram_1p  | auto | 1       |
|   buff_A_43_U | -    | -    |        | buff_A_43 | ram_1p  | auto | 1       |
|   buff_A_44_U | -    | -    |        | buff_A_44 | ram_1p  | auto | 1       |
|   buff_A_45_U | -    | -    |        | buff_A_45 | ram_1p  | auto | 1       |
|   buff_A_46_U | -    | -    |        | buff_A_46 | ram_1p  | auto | 1       |
|   buff_A_47_U | -    | -    |        | buff_A_47 | ram_1p  | auto | 1       |
|   buff_A_48_U | -    | -    |        | buff_A_48 | ram_1p  | auto | 1       |
|   buff_A_49_U | -    | -    |        | buff_A_49 | ram_1p  | auto | 1       |
|   buff_A_50_U | -    | -    |        | buff_A_50 | ram_1p  | auto | 1       |
|   buff_A_51_U | -    | -    |        | buff_A_51 | ram_1p  | auto | 1       |
|   buff_A_52_U | -    | -    |        | buff_A_52 | ram_1p  | auto | 1       |
|   buff_A_53_U | -    | -    |        | buff_A_53 | ram_1p  | auto | 1       |
|   buff_A_54_U | -    | -    |        | buff_A_54 | ram_1p  | auto | 1       |
|   buff_A_55_U | -    | -    |        | buff_A_55 | ram_1p  | auto | 1       |
|   buff_A_56_U | -    | -    |        | buff_A_56 | ram_1p  | auto | 1       |
|   buff_A_57_U | -    | -    |        | buff_A_57 | ram_1p  | auto | 1       |
|   buff_A_58_U | -    | -    |        | buff_A_58 | ram_1p  | auto | 1       |
|   buff_A_59_U | -    | -    |        | buff_A_59 | ram_1p  | auto | 1       |
|   buff_A_60_U | -    | -    |        | buff_A_60 | ram_1p  | auto | 1       |
|   buff_A_61_U | -    | -    |        | buff_A_61 | ram_1p  | auto | 1       |
|   buff_A_62_U | -    | -    |        | buff_A_62 | ram_1p  | auto | 1       |
|   buff_A_63_U | -    | -    |        | buff_A_63 | ram_1p  | auto | 1       |
|   buff_B_U    | -    | -    |        | buff_B    | ram_1p  | auto | 1       |
|   buff_B_1_U  | -    | -    |        | buff_B_1  | ram_1p  | auto | 1       |
|   buff_B_2_U  | -    | -    |        | buff_B_2  | ram_1p  | auto | 1       |
|   buff_B_3_U  | -    | -    |        | buff_B_3  | ram_1p  | auto | 1       |
|   buff_B_4_U  | -    | -    |        | buff_B_4  | ram_1p  | auto | 1       |
|   buff_B_5_U  | -    | -    |        | buff_B_5  | ram_1p  | auto | 1       |
|   buff_B_6_U  | -    | -    |        | buff_B_6  | ram_1p  | auto | 1       |
|   buff_B_7_U  | -    | -    |        | buff_B_7  | ram_1p  | auto | 1       |
|   buff_B_8_U  | -    | -    |        | buff_B_8  | ram_1p  | auto | 1       |
|   buff_B_9_U  | -    | -    |        | buff_B_9  | ram_1p  | auto | 1       |
|   buff_B_10_U | -    | -    |        | buff_B_10 | ram_1p  | auto | 1       |
|   buff_B_11_U | -    | -    |        | buff_B_11 | ram_1p  | auto | 1       |
|   buff_B_12_U | -    | -    |        | buff_B_12 | ram_1p  | auto | 1       |
|   buff_B_13_U | -    | -    |        | buff_B_13 | ram_1p  | auto | 1       |
|   buff_B_14_U | -    | -    |        | buff_B_14 | ram_1p  | auto | 1       |
|   buff_B_15_U | -    | -    |        | buff_B_15 | ram_1p  | auto | 1       |
|   buff_B_16_U | -    | -    |        | buff_B_16 | ram_1p  | auto | 1       |
|   buff_B_17_U | -    | -    |        | buff_B_17 | ram_1p  | auto | 1       |
|   buff_B_18_U | -    | -    |        | buff_B_18 | ram_1p  | auto | 1       |
|   buff_B_19_U | -    | -    |        | buff_B_19 | ram_1p  | auto | 1       |
|   buff_B_20_U | -    | -    |        | buff_B_20 | ram_1p  | auto | 1       |
|   buff_B_21_U | -    | -    |        | buff_B_21 | ram_1p  | auto | 1       |
|   buff_B_22_U | -    | -    |        | buff_B_22 | ram_1p  | auto | 1       |
|   buff_B_23_U | -    | -    |        | buff_B_23 | ram_1p  | auto | 1       |
|   buff_B_24_U | -    | -    |        | buff_B_24 | ram_1p  | auto | 1       |
|   buff_B_25_U | -    | -    |        | buff_B_25 | ram_1p  | auto | 1       |
|   buff_B_26_U | -    | -    |        | buff_B_26 | ram_1p  | auto | 1       |
|   buff_B_27_U | -    | -    |        | buff_B_27 | ram_1p  | auto | 1       |
|   buff_B_28_U | -    | -    |        | buff_B_28 | ram_1p  | auto | 1       |
|   buff_B_29_U | -    | -    |        | buff_B_29 | ram_1p  | auto | 1       |
|   buff_B_30_U | -    | -    |        | buff_B_30 | ram_1p  | auto | 1       |
|   buff_B_31_U | -    | -    |        | buff_B_31 | ram_1p  | auto | 1       |
|   buff_B_32_U | -    | -    |        | buff_B_32 | ram_1p  | auto | 1       |
|   buff_B_33_U | -    | -    |        | buff_B_33 | ram_1p  | auto | 1       |
|   buff_B_34_U | -    | -    |        | buff_B_34 | ram_1p  | auto | 1       |
|   buff_B_35_U | -    | -    |        | buff_B_35 | ram_1p  | auto | 1       |
|   buff_B_36_U | -    | -    |        | buff_B_36 | ram_1p  | auto | 1       |
|   buff_B_37_U | -    | -    |        | buff_B_37 | ram_1p  | auto | 1       |
|   buff_B_38_U | -    | -    |        | buff_B_38 | ram_1p  | auto | 1       |
|   buff_B_39_U | -    | -    |        | buff_B_39 | ram_1p  | auto | 1       |
|   buff_B_40_U | -    | -    |        | buff_B_40 | ram_1p  | auto | 1       |
|   buff_B_41_U | -    | -    |        | buff_B_41 | ram_1p  | auto | 1       |
|   buff_B_42_U | -    | -    |        | buff_B_42 | ram_1p  | auto | 1       |
|   buff_B_43_U | -    | -    |        | buff_B_43 | ram_1p  | auto | 1       |
|   buff_B_44_U | -    | -    |        | buff_B_44 | ram_1p  | auto | 1       |
|   buff_B_45_U | -    | -    |        | buff_B_45 | ram_1p  | auto | 1       |
|   buff_B_46_U | -    | -    |        | buff_B_46 | ram_1p  | auto | 1       |
|   buff_B_47_U | -    | -    |        | buff_B_47 | ram_1p  | auto | 1       |
|   buff_B_48_U | -    | -    |        | buff_B_48 | ram_1p  | auto | 1       |
|   buff_B_49_U | -    | -    |        | buff_B_49 | ram_1p  | auto | 1       |
|   buff_B_50_U | -    | -    |        | buff_B_50 | ram_1p  | auto | 1       |
|   buff_B_51_U | -    | -    |        | buff_B_51 | ram_1p  | auto | 1       |
|   buff_B_52_U | -    | -    |        | buff_B_52 | ram_1p  | auto | 1       |
|   buff_B_53_U | -    | -    |        | buff_B_53 | ram_1p  | auto | 1       |
|   buff_B_54_U | -    | -    |        | buff_B_54 | ram_1p  | auto | 1       |
|   buff_B_55_U | -    | -    |        | buff_B_55 | ram_1p  | auto | 1       |
|   buff_B_56_U | -    | -    |        | buff_B_56 | ram_1p  | auto | 1       |
|   buff_B_57_U | -    | -    |        | buff_B_57 | ram_1p  | auto | 1       |
|   buff_B_58_U | -    | -    |        | buff_B_58 | ram_1p  | auto | 1       |
|   buff_B_59_U | -    | -    |        | buff_B_59 | ram_1p  | auto | 1       |
|   buff_B_60_U | -    | -    |        | buff_B_60 | ram_1p  | auto | 1       |
|   buff_B_61_U | -    | -    |        | buff_B_61 | ram_1p  | auto | 1       |
|   buff_B_62_U | -    | -    |        | buff_B_62 | ram_1p  | auto | 1       |
|   buff_B_63_U | -    | -    |        | buff_B_63 | ram_1p  | auto | 1       |
|   buff_x_U    | -    | -    |        | buff_x    | ram_s2p | auto | 1       |
|   tmp1_U      | -    | -    |        | tmp1      | ram_1p  | auto | 1       |
|   tmp2_U      | -    | -    |        | tmp2      | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+-------------------------------------------------------+
| Type            | Options                                   | Location                                              |
+-----------------+-------------------------------------------+-------------------------------------------------------+
| inline          |                                           | ../gesummv/generate/gesummv.cpp:5 in load_data        |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:8 in load_data        |
| unroll          | factor=16                                 | ../gesummv/generate/gesummv.cpp:11 in load_data       |
| inline          |                                           | ../gesummv/generate/gesummv.cpp:19 in compute_tmp1    |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:22 in compute_tmp1    |
| unroll          | factor=16                                 | ../gesummv/generate/gesummv.cpp:25 in compute_tmp1    |
| inline          |                                           | ../gesummv/generate/gesummv.cpp:32 in compute_tmp2    |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:35 in compute_tmp2    |
| unroll          | factor=16                                 | ../gesummv/generate/gesummv.cpp:38 in compute_tmp2    |
| inline          |                                           | ../gesummv/generate/gesummv.cpp:45 in store_result    |
| pipeline        | II=1                                      | ../gesummv/generate/gesummv.cpp:48 in store_result    |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:54 in gesummv, A      |
| interface       | m_axi port=B offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:55 in gesummv, B      |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../gesummv/generate/gesummv.cpp:56 in gesummv, x      |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../gesummv/generate/gesummv.cpp:57 in gesummv, y_out  |
| interface       | s_axilite port=alpha bundle=control       | ../gesummv/generate/gesummv.cpp:58 in gesummv, alpha  |
| interface       | s_axilite port=beta bundle=control        | ../gesummv/generate/gesummv.cpp:59 in gesummv, beta   |
| interface       | s_axilite port=return bundle=control      | ../gesummv/generate/gesummv.cpp:60 in gesummv, return |
| array_partition | variable=A cyclic factor=16 dim=2         | ../gesummv/generate/gesummv.cpp:62 in gesummv, A      |
| array_partition | variable=B cyclic factor=16 dim=2         | ../gesummv/generate/gesummv.cpp:63 in gesummv, B      |
| array_partition | variable=x cyclic factor=16               | ../gesummv/generate/gesummv.cpp:64 in gesummv, x      |
+-----------------+-------------------------------------------+-------------------------------------------------------+

* Inferred Pragmas
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+
| Source Pragma                               | Inferred Pragma | Options                              | Location                   |
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+
| pipeline ../gesummv/generate/gesummv.cpp:8  | array_partition | dim=2 type=complete  variable=buff_B | variable buff_B in gesummv |
| pipeline ../gesummv/generate/gesummv.cpp:22 | array_partition | dim=2 type=complete  variable=buff_A | variable buff_A in gesummv |
+---------------------------------------------+-----------------+--------------------------------------+----------------------------+


