set a(0-182) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-15 LOC {0 0.99999975 0 0.99999975 0 0.99999975 1 0.99999975} PREDS {} SUCCS {{130 0 0 0-181 {}}} CYCLES {}}
set a(0-183) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 1 0.9999} PREDS {} SUCCS {{66 0 0 0-207 {}} {66 0 0 0-210 {}}} CYCLES {}}
set a(0-184) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-17 LOC {0 0.99999975 0 0.99999975 0 0.99999975 1 0.99999975} PREDS {} SUCCS {{259 0 0 0-185 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-185) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-18 LOC {0 0.99999975 0 0.99999975 0 0.99999975 1 0.99999975} PREDS {{259 0 0 0-184 {}}} SUCCS {{131 0 0 0-186 {}} {130 0 0 0-181 {}} {130 0 0 0-203 {}} {130 0 0 0-204 {}} {146 0 0 0-205 {}}} CYCLES {}}
set a(0-186) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-19 LOC {0 0.99999975 1 0.99999975 1 0.99999975 1 0.99999975 1 0.99999975} PREDS {{131 0 0 0-185 {}} {772 0 0 0-181 {}}} SUCCS {{259 0 0 0-181 {}}} CYCLES {}}
set a(0-187) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-20 LOC {0 0.99999975 1 0.0 1 0.0 1 0.0 1 0.99374975} PREDS {{774 0 0 0-202 {}}} SUCCS {{259 0 0 0-188 {}} {130 0 0 0-201 {}} {256 0 0 0-202 {}}} CYCLES {}}
set a(0-188) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-21 LOC {0 0.99999975 1 0.0 1 0.0 1 0.99374975} PREDS {{259 0 0 0-187 {}}} SUCCS {{259 0 0 0-189 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-189) {AREA_SCORE 0.00 LIBRARY ccs_sample_mem MODULE ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5) QUANTITY 1 NAME operator+<32,false>:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {0.50 ns} INPUT_DELAY {0.01 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-22 LOC {1 1.0 1 0.995 1 1.0 2 0.312499375 2 0.312499375} PREDS {{259 0 0 0-188 {}}} SUCCS {{259 0 0 0-190 {}} {258 0 0 0-192 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-190) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(31-2) TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-23 LOC {2 0.3125 2 0.3125 2 0.3125 2 0.5066895} PREDS {{259 0 0 0-189 {}}} SUCCS {{259 0 0 0-191 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-191) {AREA_SCORE 212.30 LIBRARY nangate-45nm_beh MODULE mgc_add(30,0,6,1,30,3) QUANTITY 1 NAME operator+<32,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-24 LOC {2 0.3125 2 0.5066895 2 0.5066895 2 0.9937493399414747 2 0.9937493399414747} PREDS {{259 0 0 0-190 {}}} SUCCS {{258 0 0 0-193 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-192) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(1-0) TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-25 LOC {2 0.3125 2 0.3125 2 0.3125 2 0.99374975} PREDS {{258 0 0 0-189 {}}} SUCCS {{259 0 0 0-193 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-193) {AREA_SCORE {} NAME operator+<32,false>:operator+<32,false>:conc TYPE CONCATENATE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-26 LOC {2 0.7995602500000001 2 0.99374975 2 0.99374975 2 0.99374975} PREDS {{259 0 0 0-192 {}} {258 0 0 0-191 {}}} SUCCS {{258 0 0 0-196 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-194) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-27 LOC {0 0.99999975 1 0.0 1 0.0 1 0.0 2 0.99374975} PREDS {{774 0 0 0-202 {}}} SUCCS {{259 0 0 0-195 {}} {130 0 0 0-201 {}} {256 0 0 0-202 {}}} CYCLES {}}
set a(0-195) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-28 LOC {0 0.99999975 1 0.0 1 0.0 2 0.99374975} PREDS {{259 0 0 0-194 {}}} SUCCS {{259 0 0 0-196 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-196) {AREA_SCORE 0.00 LIBRARY ccs_sample_mem MODULE ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5) QUANTITY 1 NAME ADD_LOOP:write_mem(b:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.01 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-29 LOC {2 1.0 2 0.995 2 1.0 3 0.062499375000000024 3 0.062499375000000024} PREDS {{774 0 0 0-196 {}} {259 0 0 0-195 {}} {258 0 0 0-193 {}}} SUCCS {{774 0 0 0-196 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-197) {AREA_SCORE {} NAME ADD_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-30 LOC {0 0.99999975 1 0.0 1 0.0 1 0.0 3 0.78473875} PREDS {{774 0 0 0-202 {}}} SUCCS {{259 0 0 0-198 {}} {130 0 0 0-201 {}} {256 0 0 0-202 {}}} CYCLES {}}
set a(0-198) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#2 TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-31 LOC {0 0.99999975 1 0.0 1 0.0 3 0.78473875} PREDS {{259 0 0 0-197 {}}} SUCCS {{259 0 0 0-199 {}} {130 0 0 0-201 {}}} CYCLES {}}
set a(0-199) {AREA_SCORE 19.39 LIBRARY nangate-45nm_beh MODULE mgc_add(4,0,2,1,5,4) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.34 ns} PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-32 LOC {1 0.0 1 0.78473875 1 0.78473875 1 0.9999992854180464 3 0.9999992854180464} PREDS {{259 0 0 0-198 {}}} SUCCS {{259 0 0 0-200 {}} {130 0 0 0-201 {}} {258 0 0 0-202 {}}} CYCLES {}}
set a(0-200) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-33 LOC {1 0.215261 3 0.99999975 3 0.99999975 3 0.99999975} PREDS {{259 0 0 0-199 {}}} SUCCS {{259 0 0 0-201 {}}} CYCLES {}}
set a(0-201) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-181 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-34 LOC {3 0.0625 3 0.99999975 3 0.99999975 3 0.99999975} PREDS {{259 0 0 0-200 {}} {130 0 0 0-199 {}} {130 0 0 0-198 {}} {130 0 0 0-197 {}} {130 0 0 0-196 {}} {130 0 0 0-195 {}} {130 0 0 0-194 {}} {130 0 0 0-193 {}} {130 0 0 0-192 {}} {130 0 0 0-191 {}} {130 0 0 0-190 {}} {130 0 0 0-189 {}} {130 0 0 0-188 {}} {130 0 0 0-187 {}}} SUCCS {{129 0 0 0-202 {}}} CYCLES {}}
set a(0-202) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-181 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 0.99999975} PREDS {{772 0 0 0-202 {}} {129 0 0 0-201 {}} {258 0 0 0-199 {}} {256 0 0 0-197 {}} {256 0 0 0-194 {}} {256 0 0 0-187 {}}} SUCCS {{774 0 0 0-187 {}} {774 0 0 0-194 {}} {774 0 0 0-197 {}} {772 0 0 0-202 {}}} CYCLES {}}
set a(0-181) {CHI {0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {2.00 ns} FULL_PERIOD {2.00 ns} THROUGHPUT_PERIOD 48 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 48 TOTAL_CYCLES_IN 48 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 48 NAME ADD_LOOP TYPE LOOP DELAY {98.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-35 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-186 {}} {130 0 0 0-185 {}} {130 0 0 0-184 {}} {130 0 0 0-182 {}}} SUCCS {{772 0 0 0-186 {}} {131 0 0 0-203 {}} {130 0 0 0-204 {}} {130 0 0 0-205 {}} {130 0 0 0-206 {}} {130 0 0 0-207 {}} {130 0 0 0-208 {}} {130 0 0 0-209 {}} {130 0 0 0-210 {}} {130 0 0 0-211 {}}} CYCLES {}}
set a(0-203) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-36 LOC {1 0.99999975 1 0.99999975 1 0.99999975 3 0.99999975} PREDS {{131 0 0 0-181 {}} {130 0 0 0-185 {}}} SUCCS {} CYCLES {}}
set a(0-204) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-37 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-181 {}} {130 0 0 0-185 {}}} SUCCS {{66 0 0 0-207 {}} {66 0 0 0-210 {}}} CYCLES {}}
set a(0-205) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-38 LOC {1 0.99999975 1 0.99999975 1 0.99999975 3 0.99999975} PREDS {{130 0 0 0-181 {}} {146 0 0 0-185 {}}} SUCCS {} CYCLES {}}
set a(0-206) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-39 LOC {2 0.0 2 0.99999975 2 0.99999975 2 0.99999975} PREDS {{130 0 0 0-181 {}} {128 0 0 0-207 {}}} SUCCS {{259 0 0 0-207 {}}} CYCLES {}}
set a(0-207) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-40 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-207 {}} {259 0 0 0-206 {}} {66 0 0 0-204 {}} {130 0 0 0-181 {}} {66 0 0 0-183 {}}} SUCCS {{128 0 0 0-206 {}} {772 0 0 0-207 {}} {259 0 0 0-208 {}}} CYCLES {}}
set a(0-208) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-41 LOC {3 0.018935375 3 0.99999975 3 0.99999975 3 0.99999975} PREDS {{259 0 0 0-207 {}} {130 0 0 0-181 {}}} SUCCS {} CYCLES {}}
set a(0-209) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-42 LOC {2 0.0 2 0.99999975 2 0.99999975 2 0.99999975} PREDS {{130 0 0 0-181 {}} {128 0 0 0-210 {}}} SUCCS {{259 0 0 0-210 {}}} CYCLES {}}
set a(0-210) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-43 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-210 {}} {259 0 0 0-209 {}} {66 0 0 0-204 {}} {130 0 0 0-181 {}} {66 0 0 0-183 {}}} SUCCS {{128 0 0 0-209 {}} {772 0 0 0-210 {}} {259 0 0 0-211 {}}} CYCLES {}}
set a(0-211) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-180 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-44 LOC {3 0.018935375 3 0.99999975 3 0.99999975 3 0.99999975} PREDS {{259 0 0 0-210 {}} {130 0 0 0-181 {}}} SUCCS {} CYCLES {}}
set a(0-180) {CHI {0-182 0-183 0-184 0-185 0-186 0-181 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211} ITERATIONS Infinite LATENCY 46 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {2.00 ns} FULL_PERIOD {2.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 48 TOTAL_CYCLES 51 NAME main TYPE LOOP DELAY {104.00 ns} PAR 0-179 XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-45 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-179) {CHI 0-180 ITERATIONS Infinite LATENCY 46 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {2.00 ns} FULL_PERIOD {2.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 51 TOTAL_CYCLES 52 NAME core:rlp TYPE LOOP DELAY {104.00 ns} PAR {} XREFS 04b87aaf-42a5-4ac4-a443-9f9d2e8b8ef5-46 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-179-TOTALCYCLES) {52}
set a(0-179-QMOD) {ccs_sync_in_wait(1) 0-183 ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5) 0-189 mgc_add(30,0,6,1,30,3) 0-191 ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5) 0-196 mgc_add(4,0,2,1,5,4) 0-199 ccs_sync_out_wait(4) 0-204 mgc_io_sync(0) {0-207 0-210}}
set a(0-179-PROC_NAME) {core}
set a(0-179-HIER_NAME) {/axi_add/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-179}

