
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/shanmugam/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/s_box_maker/src/s_box_maker.v
Parsing SystemVerilog input from `/openlane/designs/s_box_maker/src/s_box_maker.v' to AST representation.
Storing AST representation for module `$abstract\s_box_maker'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\s_box_maker'.
Generating RTLIL representation for module `\s_box_maker'.
Note: Assuming pure combinatorial block at /openlane/designs/s_box_maker/src/s_box_maker.v:34.2-293.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

4.1. Analyzing design hierarchy..
Top module:  \s_box_maker

4.2. Analyzing design hierarchy..
Top module:  \s_box_maker
Removing unused module `$abstract\s_box_maker'.
Removed 1 unused modules.

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/hierarchy.dot'.
Dumping module s_box_maker to page 1.
Renaming module s_box_maker to s_box_maker.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \s_box_maker

7.2. Analyzing design hierarchy..
Top module:  \s_box_maker
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6 in module s_box_maker.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6 in module s_box_maker.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1 in module s_box_maker.
Removed a total of 1 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~3 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6'.
     1/1: $1\mem_data_in[7:0]
Creating decoders for process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
     1/3: $0\ram_ready[0:0]
     2/3: $0\wr_enable[0:0]
     3/3: $0\count[7:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\s_box_maker.\mem_data_in' from process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\s_box_maker.\ram_ready' using process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
  created $dff cell `$procdff$32' with positive edge clock.
Creating register for signal `\s_box_maker.\wr_enable' using process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
  created $dff cell `$procdff$33' with positive edge clock.
Creating register for signal `\s_box_maker.\count' using process `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
  created $dff cell `$procdff$34' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6'.
Removing empty process `s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:34$6'.
Found and cleaned up 3 empty switches in `\s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
Removing empty process `s_box_maker.$proc$/openlane/designs/s_box_maker/src/s_box_maker.v:15$1'.
Cleaned up 4 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module s_box_maker...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~5 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$34 ($dff) from module s_box_maker (D = $procmux$27_Y, Q = \count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$35 ($sdff) from module s_box_maker (D = $add$/openlane/designs/s_box_maker/src/s_box_maker.v:25$5_Y, Q = \count).
Adding SRST signal on $procdff$33 ($dff) from module s_box_maker (D = $procmux$19_Y, Q = \wr_enable, rval = 1'0).
Adding SRST signal on $procdff$32 ($dff) from module s_box_maker (D = $procmux$13_Y, Q = \ram_ready, rval = 1'0).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

26.16. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port s_box_maker.$auto$mem.cc:319:emit$10 ($auto$proc_rom.cc:150:do_switch$8).
Removed top 24 bits (of 32) from port B of cell s_box_maker.$lt$/openlane/designs/s_box_maker/src/s_box_maker.v:22$3 ($lt).

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module s_box_maker:
  creating $macc model for $add$/openlane/designs/s_box_maker/src/s_box_maker.v:25$5 ($add).
  creating $alu model for $macc $add$/openlane/designs/s_box_maker/src/s_box_maker.v:25$5.
  creating $alu model for $lt$/openlane/designs/s_box_maker/src/s_box_maker.v:22$3 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/s_box_maker/src/s_box_maker.v:22$3: $auto$alumacc.cc:485:replace_alu$42
  creating $alu cell for $add$/openlane/designs/s_box_maker/src/s_box_maker.v:25$5: $auto$alumacc.cc:485:replace_alu$47
  created 2 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~2 debug messages>

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

32.9. Rerunning OPT passes. (Maybe there is more to do..)

32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

32.13. Executing OPT_DFF pass (perform DFF optimizations).

32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

32.16. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$8'[0] in module `\s_box_maker': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$8'[0] in module `\s_box_maker': merged address FF to cell.

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~2 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$8 in module \s_box_maker:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of s_box_maker.$auto$proc_rom.cc:150:do_switch$8: $$auto$proc_rom.cc:150:do_switch$8$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][126]$815:
      Old ports: A=8'10110000, B=8'01010100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [2] 4'1000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][125]$812:
      Old ports: A=8'00101101, B=8'00001111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [4:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [0] } = 6'000111
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][124]$809:
      Old ports: A=8'01000001, B=8'10011001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [3] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [2:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [3] 3'001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][123]$806:
      Old ports: A=8'01000010, B=8'01101000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [0] } = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][122]$803:
      Old ports: A=8'10111111, B=8'11100110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [5:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][121]$800:
      Old ports: A=8'10001001, B=8'00001101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [6:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [1:0] } = 6'000101
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][120]$797:
      Old ports: A=8'10001100, B=8'10100001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [1] } = { 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][119]$794:
      Old ports: A=8'00101000, B=8'11011111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [4:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][118]$791:
      Old ports: A=8'11001110, B=8'01010101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [1] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][117]$788:
      Old ports: A=8'10000111, B=8'11101001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][116]$785:
      Old ports: A=8'10011011, B=8'00011110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [0] 5'00111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][115]$782:
      Old ports: A=8'10001110, B=8'10010100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [0] } = { 3'100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [1] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][114]$779:
      Old ports: A=8'01101001, B=8'11011001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [5:4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [3:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [4] 5'11001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][113]$776:
      Old ports: A=8'10011000, B=8'00010001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [2:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [3] 5'00100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][112]$773:
      Old ports: A=8'11100001, B=8'11111000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [2:1] } = { 3'111 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][111]$770:
      Old ports: A=8'00011101, B=8'10011110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412 [1] 5'00111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][110]$767:
      Old ports: A=8'10000110, B=8'11000001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [7:2] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [0] 3'000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][109]$764:
      Old ports: A=8'01010111, B=8'10111001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][108]$761:
      Old ports: A=8'01100001, B=8'00110101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [5:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [1:0] } = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [2] 3'001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][107]$758:
      Old ports: A=8'11110110, B=8'00001110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4:3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [2:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][106]$755:
      Old ports: A=8'01001000, B=8'00000011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [2:1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [3] 3'000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][105]$752:
      Old ports: A=8'10110101, B=8'01100110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][104]$749:
      Old ports: A=8'01110000, B=8'00111110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [5:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [0] } = { 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][103]$746:
      Old ports: A=8'10001011, B=8'10001010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$b$400
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$b$400 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$b$400 [7:1] = 7'1000101
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][102]$743:
      Old ports: A=8'01001011, B=8'10111101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2:1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][101]$740:
      Old ports: A=8'01110100, B=8'00011111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [4:1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][100]$737:
      Old ports: A=8'11101000, B=8'11011101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [4:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][99]$734:
      Old ports: A=8'10110100, B=8'11000110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [4] 3'010 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][98]$731:
      Old ports: A=8'00011100, B=8'10100110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][97]$728:
      Old ports: A=8'00100101, B=8'00101110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391 [7:2] = { 4'0010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][96]$725:
      Old ports: A=8'10111010, B=8'01111000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [5:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [1] 5'11100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][95]$722:
      Old ports: A=8'10101110, B=8'00001000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [7:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [1] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$b$388 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][94]$719:
      Old ports: A=8'01100101, B=8'01111010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$a$387
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$a$387 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$a$387 [7:2] = { 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$a$387 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][47]$a$387 [1:0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][93]$716:
      Old ports: A=8'11110100, B=8'11101010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [0] } = { 3'111 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [2:1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][92]$713:
      Old ports: A=8'01101100, B=8'01010110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [0] } = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [1] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][91]$710:
      Old ports: A=8'01001110, B=8'10101001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1:0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][90]$707:
      Old ports: A=8'10001101, B=8'11010101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [4:3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [2:0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [4] 4'0101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][89]$704:
      Old ports: A=8'00110111, B=8'01101101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][88]$701:
      Old ports: A=8'11100111, B=8'11001000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [2:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][87]$698:
      Old ports: A=8'11100100, B=8'01111001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [2] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][86]$695:
      Old ports: A=8'10010001, B=8'10010101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375 [1:0] } = 7'1001001
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][85]$692:
      Old ports: A=8'10101100, B=8'01100010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [2:1] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][84]$689:
      Old ports: A=8'11000010, B=8'11010011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372 [7:1] = { 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372 [0] 3'001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][83]$686:
      Old ports: A=8'00100100, B=8'01011100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [3] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [2:0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [3] 3'100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][82]$683:
      Old ports: A=8'01001001, B=8'00000110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [7:2] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [0] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][81]$680:
      Old ports: A=8'00111010, B=8'00001010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [3:0] } = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [4] 4'1010 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][80]$677:
      Old ports: A=8'11100000, B=8'00110010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [5:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][79]$674:
      Old ports: A=8'00001011, B=8'11011011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [3:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [4] 5'01011 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][78]$671:
      Old ports: A=8'11011110, B=8'01011110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$a$363
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$a$363 [7]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$a$363 [6:0] = 7'1011110
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][77]$668:
      Old ports: A=8'10111000, B=8'00010100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [3] 3'100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][76]$665:
      Old ports: A=8'01000110, B=8'11101110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [2:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [3] 4'0110 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][75]$662:
      Old ports: A=8'10010000, B=8'10001000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358 [4:3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358 [2:0] } = 6'100000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][74]$659:
      Old ports: A=8'00100010, B=8'00101010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357 [3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357 [2:0] } = 7'0010010
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][73]$656:
      Old ports: A=8'01001111, B=8'11011100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [4] 4'1011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][72]$653:
      Old ports: A=8'01100000, B=8'10000001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [4:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [5] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][71]$650:
      Old ports: A=8'00011001, B=8'01110011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][70]$647:
      Old ports: A=8'01100100, B=8'01011101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [4:1] } = { 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][69]$644:
      Old ports: A=8'01111110, B=8'00111101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349 [7:2] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349 [1] 4'1111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][68]$641:
      Old ports: A=8'11000100, B=8'10100111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [5:1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] 3'001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][67]$638:
      Old ports: A=8'01000100, B=8'00010111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [5:1] } = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][66]$635:
      Old ports: A=8'01011111, B=8'10010111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [3] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [6:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [2:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [3] 5'01111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][65]$632:
      Old ports: A=8'00010011, B=8'11101100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][64]$629:
      Old ports: A=8'11001101, B=8'00001100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [7:1] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [0] 5'00110 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][63]$626:
      Old ports: A=8'11110011, B=8'11010010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340 [7:1] = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340 [0] 4'1001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][62]$623:
      Old ports: A=8'00010000, B=8'11111111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [7:1] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][61]$620:
      Old ports: A=8'11011010, B=8'00100001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1:0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][60]$617:
      Old ports: A=8'10111100, B=8'10110110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [0] } = 6'101110
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][59]$614:
      Old ports: A=8'00111000, B=8'11110101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [2:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][58]$611:
      Old ports: A=8'10010010, B=8'10011101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [7:2] = { 4'1001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][57]$608:
      Old ports: A=8'01000000, B=8'10001111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [5:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][56]$605:
      Old ports: A=8'01010001, B=8'10100011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [1] 3'001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][55]$602:
      Old ports: A=8'10011111, B=8'10101000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [4:1] } = { 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][54]$599:
      Old ports: A=8'01010000, B=8'00111100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [5:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [1:0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][53]$596:
      Old ports: A=8'00000010, B=8'01111111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [7:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][52]$593:
      Old ports: A=8'01000101, B=8'11111001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][51]$590:
      Old ports: A=8'00110011, B=8'10000101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][50]$587:
      Old ports: A=8'01000011, B=8'01001101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [0] } = { 4'0100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][49]$584:
      Old ports: A=8'10101010, B=8'11111011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [7:1] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0] 3'101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][48]$581:
      Old ports: A=8'11010000, B=8'11101111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [3:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][47]$578:
      Old ports: A=8'01011000, B=8'11001111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] 3'101 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][46]$575:
      Old ports: A=8'01001010, B=8'01001100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315 [0] } = 6'010010
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][45]$572:
      Old ports: A=8'10111110, B=8'00111001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1] 4'0111 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][44]$569:
      Old ports: A=8'01101010, B=8'11001011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [4:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [0] 5'10101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][43]$566:
      Old ports: A=8'10110001, B=8'01011011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [4:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][42]$563:
      Old ports: A=8'00100000, B=8'11111100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][41]$560:
      Old ports: A=8'00000000, B=8'11101101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [7:1] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][40]$557:
      Old ports: A=8'01010011, B=8'11010001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [6:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [0] } = 6'101001
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][39]$554:
      Old ports: A=8'00101111, B=8'10000100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [6:1] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][38]$551:
      Old ports: A=8'00101001, B=8'11100011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] 4'1001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][37]$548:
      Old ports: A=8'11010110, B=8'10110011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [0] 3'101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][36]$545:
      Old ports: A=8'01010010, B=8'00111011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [5:1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][35]$542:
      Old ports: A=8'01011010, B=8'10100000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [4:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][34]$539:
      Old ports: A=8'00011011, B=8'01101110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][33]$536:
      Old ports: A=8'00101100, B=8'00011010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [2:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [0] } = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [2:1] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][32]$533:
      Old ports: A=8'00001001, B=8'10000011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [1] 5'00001 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][31]$530:
      Old ports: A=8'10110010, B=8'01110101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [1:0] 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][30]$527:
      Old ports: A=8'11101011, B=8'00100111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [1:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3] 4'1011 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][29]$524:
      Old ports: A=8'10000000, B=8'11100010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [7:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][28]$521:
      Old ports: A=8'00000111, B=8'00010010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [3:1] } = { 4'0000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][27]$518:
      Old ports: A=8'00000101, B=8'10011010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1:0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][26]$515:
      Old ports: A=8'00011000, B=8'10010110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [1] 3'001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][25]$512:
      Old ports: A=8'00100011, B=8'11000011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283 [6:5]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283 [4:0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][24]$509:
      Old ports: A=8'00000100, B=8'11000111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [7:1] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0] 4'0001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][23]$506:
      Old ports: A=8'00110001, B=8'00010101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [1:0] } = 6'001001
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][22]$503:
      Old ports: A=8'01110001, B=8'11011000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [2:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [0] 3'100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][21]$500:
      Old ports: A=8'11100101, B=8'11110001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [1:0] } = 6'111001
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][20]$497:
      Old ports: A=8'00110100, B=8'10100101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [0] 5'01010 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][19]$494:
      Old ports: A=8'11110111, B=8'11001100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [2:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][18]$491:
      Old ports: A=8'00110110, B=8'00111111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273 [7:1] = { 4'0011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][17]$488:
      Old ports: A=8'10010011, B=8'00100110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][16]$485:
      Old ports: A=8'10110111, B=8'11111101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][15]$482:
      Old ports: A=8'01110010, B=8'11000000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [6:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][14]$479:
      Old ports: A=8'10011100, B=8'10100100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [3] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [2:0] } = { 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [3] 3'100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][13]$476:
      Old ports: A=8'10100010, B=8'10101111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [7:1] = { 4'1010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][12]$473:
      Old ports: A=8'10101101, B=8'11010100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [3:1] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][11]$470:
      Old ports: A=8'01000111, B=8'11110000, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][10]$467:
      Old ports: A=8'11111010, B=8'01011001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261
      New ports: A=2'10, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [7:2] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [1] 3'110 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][9]$464:
      Old ports: A=8'11001001, B=8'01111101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [2] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [6:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [1:0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [2] 3'101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][8]$461:
      Old ports: A=8'11001010, B=8'10000010, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258 [3]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258 [2:0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258 [3] 5'00010 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][7]$458:
      Old ports: A=8'10101011, B=8'01110110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][6]$455:
      Old ports: A=8'11111110, B=8'11010111, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [2:1] } = { 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [3] 3'111 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][5]$452:
      Old ports: A=8'01100111, B=8'00101011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253 [1:0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][4]$449:
      Old ports: A=8'00110000, B=8'00000001, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [3:1] } = { 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [4] 3'000 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][3]$446:
      Old ports: A=8'01101111, B=8'11000101, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [6:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [0] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][2]$443:
      Old ports: A=8'11110010, B=8'01101011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249
      New ports: A=2'10, B=2'01, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [3:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [4] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][1]$440:
      Old ports: A=8'01110111, B=8'01111011, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247 [1:0] } = 6'011111
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][0]$437:
      Old ports: A=8'01100011, B=8'01111100, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] } = { 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][7][127]$818:
      Old ports: A=8'10111011, B=8'00010110, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] 1'1 }
  Optimizing cells in module \s_box_maker.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$434:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$a$435 [2] 2'00 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][63]$b$436 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [4:3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$b$244 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$431:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$a$243
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [6] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$a$432 [3] 2'00 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [5] 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][62]$b$433 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$a$243 [6:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$a$243 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$a$243 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][31]$a$243 [4] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$428:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [0] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$a$429 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][61]$b$430 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [3:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [4] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$b$241 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$425:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$a$426 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [7] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][60]$b$427 [2] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][30]$a$240 [1] } = 3'000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$422:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$a$423 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$b$424 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [3:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [4] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$419:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$a$237
      New ports: A={ 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$a$420 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][58]$b$421 [1] 1'1 }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$a$237 [5:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$a$237 [7:6] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$a$237 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$a$237 [5] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$416:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$b$235
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$a$417 [5:4] 4'1001 }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][57]$b$418 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$b$235 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$b$235 [5:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$b$235 [6] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$b$235 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$413:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234
      New ports: A={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$a$414 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [3] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][56]$b$415 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [5:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [2:1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][28]$a$234 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$410:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$b$232
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$a$411 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412 [1] 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][55]$b$412 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$b$232 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$b$232 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$b$232 [5:4] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$b$232 [3] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$407:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$a$231
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$a$408 [2] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][54]$b$409 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$a$231 [6:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$a$231 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$a$231 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][27]$a$231 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$404:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$a$405 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$b$406 [4:3] 3'110 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [4:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [5] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [4] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$401:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$a$402 [1] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [1:0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][52]$b$403 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228 [4:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228 [5] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$a$228 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$398:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$b$400, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2:1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$a$399 [2:1] 1'1 }, B={ 4'1001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][51]$b$400 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [5:3] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$395:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225
      New ports: A={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$a$396 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$b$397 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$392:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$a$393 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$b$394 [1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$389:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$a$222
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [6] 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$a$390 [1] 1'0 }, B={ 3'000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][48]$b$391 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$a$222 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$a$222 [4:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$a$222 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$383:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$a$384 [1] }, B={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [2:1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$b$385 [2:1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [5:1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [0] } = 2'10
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$380:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$b$217
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$a$381 [4:3] 3'101 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1:0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][45]$b$382 [1:0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$b$217 [6:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$b$217 [7] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$b$217 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$377:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216
      New ports: A={ 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$a$378 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$b$379 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [2] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$374:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214
      New ports: A={ 3'100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$a$375 [2] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][43]$b$376 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$371:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213
      New ports: A={ 4'1001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$a$372 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][42]$b$373 [2:1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [4:3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [1:0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$368:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$b$211
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$a$369 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][41]$b$370 [3] 3'100 }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$b$211 [5:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$b$211 [7:6] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$b$211 [3] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$365:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$a$366 [1] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][40]$b$367 [4] 2'11 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [6:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][20]$a$210 [6] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$362:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$a$363, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$a$363 [7] 3'110 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][39]$b$364 [4] 2'01 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$b$208 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$359:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$a$360 [3] 2'11 }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][38]$b$361 [3:2] 1'0 }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [4:1]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][19]$a$207 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$356:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$a$357 [3] 1'1 }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][37]$b$358 [4:3] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [0] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$b$205 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$353:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$a$204
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [5] 3'000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$a$354 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [4] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][36]$b$355 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$a$204 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$a$204 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$a$204 [3] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][18]$a$204 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$350:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [0] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$a$351 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][35]$b$352 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202 [3:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202 [4] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$b$202 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$347:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$a$348 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349 [1] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$b$349 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [2] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$344:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$a$345 [3] 1'1 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [6] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][33]$b$346 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [2:1] } = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$341:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [0] 3'010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$a$342 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][32]$b$343 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [4:3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$338:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$a$339 [0] }, B={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][31]$b$340 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196 [7:3] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196 [1:0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$b$196 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$335:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195
      New ports: A={ 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$a$336 [1] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1:0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$b$337 [1:0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [6:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [7] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [4]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$332:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193
      New ports: A={ 3'100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$a$333 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$b$334 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [2] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$329:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$a$330 [1] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [6] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$b$331 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [6:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$326:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$b$190
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$a$327 [2] 1'0 }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][27]$b$328 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$b$190 [7:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$b$190 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$b$190 [1] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$b$190 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$323:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$a$324 [3:2] 2'01 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][26]$b$325 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [6:4] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][13]$a$189 [3] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$320:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187
      New ports: A={ 3'010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$a$321 [2:1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$b$322 [2:1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [4:1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [4] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$317:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$a$318 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][24]$b$319 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [3] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$a$186 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$314:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$a$315 [2:1] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][23]$b$316 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [0] 3'101 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$311:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [5] 3'001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$a$312 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1] 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$b$313 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$308:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$b$181
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$a$309 [2] 2'00 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][21]$b$310 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$b$181 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$b$181 [5:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$b$181 [6] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$b$181 [3]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$305:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [7] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$a$306 [1] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][20]$b$307 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [3] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][10]$a$180 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$302:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$a$303 [1] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][19]$b$304 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [5:4] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$299:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [0] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$a$300 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$b$301 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$296:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$a$297 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$b$298 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [3] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$293:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$a$294 [1] 1'1 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$b$295 [2:1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [4:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [6:5] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$290:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$a$291 [3:2] 2'11 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [1:0] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$b$292 [1:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [4:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$287:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$a$288 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][14]$b$289 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [3:2] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [5] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$a$171 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$284:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$b$169
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$a$285 [1] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1:0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][13]$b$286 [1:0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$b$169 [4:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$b$169 [7:5] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$b$169 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$281:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$a$282 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][12]$b$283 [6:5] 2'01 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [6] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][6]$a$168 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$278:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [3] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$a$279 [0] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [5] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][11]$b$280 [2] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$275:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$b$277 [2] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [0] 3'100 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$272:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$a$273 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][9]$b$274 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [2] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$b$163 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$269:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$a$270 [1] 1'1 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][8]$b$271 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162 [3:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162 [7:4] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][4]$a$162 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$266:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160
      New ports: A={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$a$267 [3] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$b$268 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [7:1]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$263:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [4] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$a$264 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][6]$b$265 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [2:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [3] } = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$a$159 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$260:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$b$157
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [1] 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$a$261 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][5]$b$262 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$b$157 [5:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$b$157 [7:6] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$b$157 [5] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$257:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$a$258 [3] 3'010 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][4]$b$259 [2] 2'01 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156 [6:4] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][2]$a$156 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$254:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$a$255 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][3]$b$256 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$251:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [4] 3'000 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$a$252 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][2]$b$253 [3:2] 2'11 }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153 [5:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153 [7:6] = { 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$248:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [0] 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$a$249 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [1] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][1]$b$250 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [4:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [6:5] = { 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$245:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [0] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$b$247 [3:2] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [4:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [1] } = { 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [0] }
  Optimizing cells in module \s_box_maker.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$224:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][12]$b$139
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [3:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$b$226 [2:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][12]$b$139 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][12]$b$139 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][12]$b$139 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][12]$b$139 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$212:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][10]$b$133
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$a$213 [2:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [3:2] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][21]$b$214 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][10]$b$133 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][10]$b$133 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][10]$b$133 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][10]$b$133 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$197:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][8]$a$126
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$a$198 [2:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [7:6] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [3] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][16]$b$199 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][8]$a$126 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][8]$a$126 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][8]$a$126 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][8]$a$126 [1]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$182:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][5]$b$118
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [2:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [0] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$b$184 [2:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][5]$b$118 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][5]$b$118 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][5]$b$118 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$176:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][4]$b$115
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [7:6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [3:2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [7:6] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$b$178 [3:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][4]$b$115 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][4]$b$115 [4:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][4]$b$115 [5] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][4]$b$115 [0]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$164:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][2]$b$109
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [6] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$a$165 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [6:5] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][5]$b$166 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][2]$b$109 [7:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][2]$b$109 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][2]$b$109 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$152:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$b$103
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$a$153 [5:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [3:2] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][1]$b$154 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$b$103 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$b$103 [5:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$b$103 [6] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$b$103 [2]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$149:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150, B=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$a$102
      New ports: A={ 2'01 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [4:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [0] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$b$151 [4:0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$a$102 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$a$102 [5:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][4][0]$a$102 [6] = 1'1
  Optimizing cells in module \s_box_maker.
Performed a total of 199 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
<suppressed ~372 debug messages>
Removed a total of 124 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 380 unused wires.
<suppressed ~1 debug messages>

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~2 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$245:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'1 }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [4:1]
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [2:1] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][0]$a$150 [3] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][15]$290:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 2'11 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [4:0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 2'11 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][7]$b$172 [2] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][16]$293:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [1:0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 2'01 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$a$174 [1] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][17]$296:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [0] }
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][8]$b$175 [5:4] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][18]$299:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [3:2] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [5] }
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 }, B={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [3:2] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][9]$a$177 [6:5] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][22]$311:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 3'001 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [2:0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 3'001 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [2:1] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][11]$a$183 [0] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][25]$320:
      Old ports: A={ 3'010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [3:1] }
      New ports: A={ 3'010 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [3] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][12]$b$187 [2:1] = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][28]$329:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [6:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [0] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 2'01 }, B={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [5:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [0] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$a$192 [7] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][29]$332:
      Old ports: A={ 3'100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [2] }
      New ports: A={ 3'100 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [1] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][14]$b$193 [2] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][30]$335:
      Old ports: A={ 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [3:0] }
      New ports: A={ 4'0111 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [6:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [2:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][15]$a$195 [3] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][34]$347:
      Old ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [7:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [1:0] }
      New ports: A={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 3'011 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [5:4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][17]$a$201 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][44]$377:
      Old ports: A={ 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [4:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [5] }
      New ports: A={ 3'110 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 1'1 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [5] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][22]$a$216 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][46]$383:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [5:1] }
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 }, B={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [5:2] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][23]$a$219 [1] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][49]$392:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [7:3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [1] }
      New ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, B={ 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [3] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][24]$b$223 [1] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][50]$395:
      Old ports: A={ 2'11 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [1:0] }
      New ports: A={ 3'111 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'0 }, B={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [7:6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [1] }
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][25]$a$225 [0] } = { $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][53]$404:
      Old ports: A={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 3'110 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [3:0] }
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] 3'110 }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [3:0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][26]$b$229 [6] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][59]$422:
      Old ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [4] }
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [3] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [6] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [7] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][29]$b$238 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][10]$a$276 [7]
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][7]$266:
      Old ports: A={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, Y=$memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [7:1]
      New ports: A={ 2'10 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 2'10 }, B={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [4] 1'1 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] 2'00 $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [7:5] $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [3:1] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][5][3]$b$160 [4] = $memory$auto$proc_rom.cc:150:do_switch$8$rdmux[0][6][0]$a$246 [1]
  Optimizing cells in module \s_box_maker.
Performed a total of 18 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

37.26. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~436 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~145 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
<suppressed ~1140 debug messages>
Removed a total of 380 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 7 unused cells and 151 unused wires.
<suppressed ~8 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\s_box_maker' to `<abc-temp-dir>/input.blif'..
Extracted 456 gates and 468 wires to a netlist network with 10 inputs and 19 outputs.

40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:       20
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:       24
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:       20
ABC RESULTS:               MUX cells:      367
ABC RESULTS:        internal signals:      439
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       19
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.
<suppressed ~35 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 1 unused cells and 109 unused wires.
<suppressed ~2 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \s_box_maker

42.2. Analyzing design hierarchy..
Top module:  \s_box_maker
Removed 0 unused modules.

43. Printing statistics.

=== s_box_maker ===

   Number of wires:                460
   Number of wire bits:            509
   Number of public wires:           8
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                484
     $_ANDNOT_                      19
     $_AND_                         12
     $_DFF_P_                        8
     $_MUX_                        366
     $_NAND_                         6
     $_NOR_                          3
     $_NOT_                         19
     $_ORNOT_                        8
     $_OR_                          24
     $_SDFFE_PN0N_                   8
     $_SDFF_PN0_                     2
     $_XNOR_                         1
     $_XOR_                          8

44. Executing CHECK pass (checking for obvious problems).
Checking module s_box_maker...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/post_techmap.dot'.
Dumping module s_box_maker to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \s_box_maker..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \s_box_maker.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\s_box_maker'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module s_box_maker.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

49. Printing statistics.

=== s_box_maker ===

   Number of wires:                458
   Number of wire bits:            493
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                484
     $_ANDNOT_                      19
     $_AND_                         12
     $_DFF_P_                        8
     $_MUX_                        366
     $_NAND_                         6
     $_NOR_                          3
     $_NOT_                         19
     $_ORNOT_                        8
     $_OR_                          24
     $_SDFFE_PN0N_                   8
     $_SDFF_PN0_                     2
     $_XNOR_                         1
     $_XOR_                          8

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/shanmugam/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/shanmugam/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/shanmugam/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/shanmugam/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\s_box_maker':
  mapped 18 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== s_box_maker ===

   Number of wires:                476
   Number of wire bits:            511
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     $_ANDNOT_                      19
     $_AND_                         12
     $_MUX_                        384
     $_NAND_                         6
     $_NOR_                          3
     $_NOT_                         19
     $_ORNOT_                        8
     $_OR_                          24
     $_XNOR_                         1
     $_XOR_                          8
     sky130_fd_sc_hd__dfxtp_2       18

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\s_box_maker' to `/tmp/yosys-abc-oEWo2v/input.blif'..
Extracted 484 gates and 495 wires to a netlist network with 10 inputs and 18 outputs.

56.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-oEWo2v/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-oEWo2v/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-oEWo2v/input.blif 
ABC: + read_lib -w /openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.14 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =    9.54 MB. Time =     0.19 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/s_box_maker/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (3271.76 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    456 ( 14.5 %)   Cap =  9.5 ff (  3.3 %)   Area =     3881.22 ( 85.5 %)   Delay =  3799.94 ps  (  5.7 %)               
ABC: Path  0 --       5 : 0   10 pi                        A =   0.00  Df = 108.8  -59.0 ps  S = 159.6 ps  Cin =  0.0 ff  Cout =  33.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      30 : 4    8 sky130_fd_sc_hd__nand4_2  A =  12.51  Df = 326.8  -90.4 ps  S = 208.3 ps  Cin =  4.4 ff  Cout =  26.6 ff  Cmax = 200.5 ff  G =  576  
ABC: Path  2 --      69 : 4    7 sky130_fd_sc_hd__o211a_2  A =  10.01  Df = 714.6 -164.8 ps  S = 180.5 ps  Cin =  2.4 ff  Cout =  29.0 ff  Cmax = 268.3 ff  G = 1186  
ABC: Path  3 --      73 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1163.7 -472.9 ps  S =  72.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  138  
ABC: Path  4 --      74 : 1    9 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1363.8 -389.8 ps  S = 347.1 ps  Cin =  2.1 ff  Cout =  29.2 ff  Cmax = 130.0 ff  G = 1313  
ABC: Path  5 --      75 : 1    3 sky130_fd_sc_hd__inv_2    A =   3.75  Df =1450.4 -417.2 ps  S =  62.9 ps  Cin =  4.5 ff  Cout =   5.3 ff  Cmax = 331.4 ff  G =  112  
ABC: Path  6 --      76 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1981.8 -627.2 ps  S = 694.8 ps  Cin =  2.1 ff  Cout =  59.3 ff  Cmax = 130.0 ff  G = 2745  
ABC: Path  7 --     148 : 3    4 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =2078.8 -453.8 ps  S = 191.0 ps  Cin =  4.6 ff  Cout =  11.3 ff  Cmax = 128.2 ff  G =  233  
ABC: Path  8 --     216 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =2470.0 -620.7 ps  S =  50.7 ps  Cin =  2.4 ff  Cout =   1.7 ff  Cmax = 293.9 ff  G =   69  
ABC: Path  9 --     219 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2905.9 -402.3 ps  S =  73.3 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 10 --     220 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =3147.5 -510.2 ps  S =  36.8 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 271.9 ff  G =   72  
ABC: Path 11 --     235 : 4    1 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =3354.0 -403.6 ps  S =  40.0 ps  Cin =  1.7 ff  Cout =   2.0 ff  Cmax = 300.3 ff  G =  109  
ABC: Path 12 --     258 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =3479.5 -164.5 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 13 --     259 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3799.9 -266.1 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi4 (\wr_addr [2]).  End-point = po1 ($$auto$proc_rom.cc:150:do_switch$8$rdreg[0]$d [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   10/   18  lat =    0  nd =   456  edge =   1420  area =3881.50  delay =13.00  lev = 13
ABC: + write_blif /tmp/yosys-abc-oEWo2v/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:        internal signals:      467
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       18
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \s_box_maker..
Removed 0 unused cells and 501 unused wires.
<suppressed ~1 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module s_box_maker...
Found and reported 0 problems.

63. Printing statistics.

=== s_box_maker ===

   Number of wires:                462
   Number of wire bits:            476
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                474
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       24
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2        3
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        30
     sky130_fd_sc_hd__a21oi_2       27
     sky130_fd_sc_hd__a221o_2       13
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2         6
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2       13
     sky130_fd_sc_hd__a31o_2        29
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2        10
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         7
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         5
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__buf_1         53
     sky130_fd_sc_hd__dfxtp_2       18
     sky130_fd_sc_hd__inv_2         13
     sky130_fd_sc_hd__mux2_2         4
     sky130_fd_sc_hd__nand2_2       31
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        20
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o211a_2       23
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2         7
     sky130_fd_sc_hd__o21ai_2        8
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__o311a_2        7
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2         9
     sky130_fd_sc_hd__o32a_2         7
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2          4
     sky130_fd_sc_hd__or3_2         17
     sky130_fd_sc_hd__or3b_2         5
     sky130_fd_sc_hd__or4_2          9
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__xnor2_2        7
     sky130_fd_sc_hd__xor2_2         2

   Chip area for module '\s_box_maker': 4264.089600

64. Executing Verilog backend.
Dumping module `\s_box_maker'.

65. Executing JSON backend.

End of script. Logfile hash: c8f38f848a, CPU: user 1.80s system 0.06s, MEM: 45.38 MB peak
Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)
Time spent: 59% 2x abc (2 sec), 9% 2x read_liberty (0 sec), ...
