// Seed: 2324411059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_2 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = -1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2, id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2;
  wire id_1;
  ;
endmodule
module module_3 #(
    parameter id_9 = 32'd46
) (
    id_1,
    id_2[-1'b0&1 : id_9],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  module_2 modCall_1 ();
  inout wire id_10;
  input wire _id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  parameter [-1 : 1] id_13 = 1;
endmodule
