<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>62618</Best-caseLatency>
            <Average-caseLatency>62618</Average-caseLatency>
            <Worst-caseLatency>62618</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.626 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.626 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.626 ms</Worst-caseRealTimeLatency>
            <Interval-min>62619</Interval-min>
            <Interval-max>62619</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_28_3>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>20992</Latency>
                <AbsoluteTimeLatency>209920</AbsoluteTimeLatency>
                <IterationLatency>82</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_28_3>
            <VITIS_LOOP_50_6>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>8832</Latency>
                <AbsoluteTimeLatency>88320</AbsoluteTimeLatency>
                <IterationLatency>138</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_50_6>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:28</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_28_3>
                    <Name>VITIS_LOOP_28_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:28</SourceLocation>
                </VITIS_LOOP_28_3>
                <VITIS_LOOP_50_6>
                    <Name>VITIS_LOOP_50_6</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:50</SourceLocation>
                </VITIS_LOOP_50_6>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>306</BRAM_18K>
            <DSP>4</DSP>
            <FF>15205</FF>
            <LUT>27043</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>729</ID>
                    <BindInstances>icmp_ln20_fu_175_p2 add_ln20_1_fu_181_p2 add_ln20_fu_208_p2 icmp_ln21_fu_214_p2 select_ln20_fu_220_p3 select_ln20_1_fu_228_p3 add_ln21_fu_280_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_32_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>740</ID>
                    <BindInstances>add_ln35_fu_204_p2 add_ln35_1_fu_209_p2 xor_ln35_fu_231_p2 and_ln35_fu_237_p2 xor_ln35_1_fu_243_p2 select_ln35_fu_249_p3 select_ln35_1_fu_257_p3 add_ln35_2_fu_273_p2 add_ln35_3_fu_279_p2 xor_ln35_2_fu_301_p2 and_ln35_1_fu_307_p2 xor_ln35_3_fu_313_p2 select_ln35_2_fu_319_p3 select_ln35_3_fu_327_p3 add_ln35_4_fu_343_p2 add_ln35_5_fu_349_p2 xor_ln35_4_fu_371_p2 and_ln35_2_fu_377_p2 xor_ln35_5_fu_383_p2 select_ln35_4_fu_389_p3 select_ln35_5_fu_397_p3 add_ln35_6_fu_413_p2 add_ln35_7_fu_419_p2 xor_ln35_6_fu_441_p2 and_ln35_3_fu_447_p2 xor_ln35_7_fu_453_p2 select_ln35_6_fu_459_p3 select_ln35_7_fu_467_p3 add_ln32_fu_183_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_42_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>750</ID>
                    <BindInstances>sdiv_38ns_24s_38_42_1_U13 icmp_ln45_fu_2291_p2 icmp_ln45_1_fu_2297_p2 or_ln45_fu_2303_p2 xor_ln45_fu_2309_p2 and_ln45_fu_2315_p2 xor_ln45_1_fu_2321_p2 or_ln45_1_fu_2327_p2 and_ln45_1_fu_2333_p2 select_ln45_fu_2339_p3 or_ln45_2_fu_2347_p2 select_ln45_1_fu_2353_p3 sdiv_38ns_24s_38_42_1_U14 icmp_ln45_2_fu_2423_p2 icmp_ln45_3_fu_2429_p2 or_ln45_3_fu_2435_p2 xor_ln45_2_fu_2441_p2 and_ln45_2_fu_2447_p2 xor_ln45_3_fu_2453_p2 or_ln45_4_fu_2459_p2 and_ln45_3_fu_2465_p2 select_ln45_2_fu_2471_p3 or_ln45_5_fu_2479_p2 select_ln45_3_fu_2485_p3 sdiv_38ns_24s_38_42_1_U15 icmp_ln45_4_fu_2555_p2 icmp_ln45_5_fu_2561_p2 or_ln45_6_fu_2567_p2 xor_ln45_4_fu_2573_p2 and_ln45_4_fu_2579_p2 xor_ln45_5_fu_2585_p2 or_ln45_7_fu_2591_p2 and_ln45_5_fu_2597_p2 select_ln45_4_fu_2603_p3 or_ln45_8_fu_2611_p2 select_ln45_5_fu_2617_p3 sdiv_38ns_24s_38_42_1_U16 icmp_ln45_6_fu_2687_p2 icmp_ln45_7_fu_2693_p2 or_ln45_9_fu_2699_p2 xor_ln45_6_fu_2705_p2 and_ln45_6_fu_2711_p2 xor_ln45_7_fu_2717_p2 or_ln45_10_fu_2723_p2 and_ln45_7_fu_2729_p2 select_ln45_6_fu_2735_p3 or_ln45_11_fu_2743_p2 select_ln45_7_fu_2749_p3 add_ln42_fu_2198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_54_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>890</ID>
                    <BindInstances>sparsemux_129_6_24_1_1_U154 add_ln57_fu_4528_p2 add_ln57_1_fu_4533_p2 xor_ln57_fu_4555_p2 and_ln57_fu_4561_p2 xor_ln57_1_fu_4567_p2 select_ln57_fu_4573_p3 select_ln57_1_fu_4581_p3 sparsemux_129_6_24_1_1_U155 add_ln57_2_fu_4596_p2 add_ln57_3_fu_4601_p2 xor_ln57_2_fu_4623_p2 and_ln57_1_fu_4629_p2 xor_ln57_3_fu_4635_p2 select_ln57_2_fu_4641_p3 select_ln57_3_fu_4649_p3 sparsemux_129_6_24_1_1_U156 add_ln57_4_fu_4928_p2 add_ln57_5_fu_4934_p2 xor_ln57_4_fu_4956_p2 and_ln57_2_fu_4962_p2 xor_ln57_5_fu_4968_p2 select_ln57_4_fu_4974_p3 select_ln57_5_fu_4982_p3 sparsemux_129_6_24_1_1_U157 add_ln57_6_fu_5261_p2 add_ln57_7_fu_5267_p2 xor_ln57_6_fu_5289_p2 and_ln57_3_fu_5295_p2 xor_ln57_7_fu_5301_p2 select_ln57_6_fu_5307_p3 select_ln57_7_fu_5315_p3 add_ln54_fu_3842_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_64_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1024</ID>
                    <BindInstances>sparsemux_129_6_24_1_1_U289 mul_24s_17s_41_1_1_U293 add_ln67_fu_5195_p2 xor_ln67_fu_5209_p2 and_ln67_fu_5215_p2 icmp_ln67_fu_5239_p2 icmp_ln67_1_fu_5255_p2 icmp_ln67_2_fu_5261_p2 select_ln67_fu_5267_p3 xor_ln67_1_fu_5275_p2 and_ln67_1_fu_5281_p2 select_ln67_1_fu_5287_p3 and_ln67_2_fu_5295_p2 xor_ln67_2_fu_5301_p2 or_ln67_fu_5307_p2 xor_ln67_3_fu_5313_p2 and_ln67_3_fu_5319_p2 and_ln67_4_fu_5325_p2 or_ln67_9_fu_5331_p2 xor_ln67_4_fu_5337_p2 and_ln67_5_fu_5343_p2 select_ln67_2_fu_5349_p3 or_ln67_1_fu_5357_p2 select_ln67_3_fu_5363_p3 sparsemux_129_6_24_1_1_U290 mul_24s_17s_41_1_1_U294 add_ln67_1_fu_5422_p2 xor_ln67_5_fu_5436_p2 and_ln67_6_fu_5442_p2 icmp_ln67_3_fu_5466_p2 icmp_ln67_4_fu_5482_p2 icmp_ln67_5_fu_5488_p2 select_ln67_4_fu_5494_p3 xor_ln67_6_fu_5502_p2 and_ln67_7_fu_5508_p2 select_ln67_5_fu_5514_p3 and_ln67_8_fu_5522_p2 xor_ln67_7_fu_5528_p2 or_ln67_3_fu_5534_p2 xor_ln67_8_fu_5540_p2 and_ln67_9_fu_5546_p2 and_ln67_10_fu_5552_p2 or_ln67_10_fu_5558_p2 xor_ln67_9_fu_5564_p2 and_ln67_11_fu_5570_p2 select_ln67_6_fu_5576_p3 or_ln67_4_fu_5584_p2 select_ln67_7_fu_5590_p3 sparsemux_129_6_24_1_1_U291 mul_24s_17s_41_1_1_U295 add_ln67_2_fu_5649_p2 xor_ln67_10_fu_5663_p2 and_ln67_12_fu_5669_p2 icmp_ln67_6_fu_5693_p2 icmp_ln67_7_fu_5709_p2 icmp_ln67_8_fu_5715_p2 select_ln67_8_fu_5721_p3 xor_ln67_11_fu_5729_p2 and_ln67_13_fu_5735_p2 select_ln67_9_fu_5741_p3 and_ln67_14_fu_5749_p2 xor_ln67_12_fu_5755_p2 or_ln67_5_fu_5761_p2 xor_ln67_13_fu_5767_p2 and_ln67_15_fu_5773_p2 and_ln67_16_fu_5779_p2 or_ln67_11_fu_5785_p2 xor_ln67_14_fu_5791_p2 and_ln67_17_fu_5797_p2 select_ln67_10_fu_5803_p3 or_ln67_6_fu_5811_p2 select_ln67_11_fu_5817_p3 sparsemux_129_6_24_1_1_U292 mul_24s_17s_41_1_1_U296 add_ln67_3_fu_5876_p2 xor_ln67_15_fu_5890_p2 and_ln67_18_fu_5896_p2 icmp_ln67_9_fu_5920_p2 icmp_ln67_10_fu_5936_p2 icmp_ln67_11_fu_5942_p2 select_ln67_12_fu_5948_p3 xor_ln67_16_fu_5956_p2 and_ln67_19_fu_5962_p2 select_ln67_13_fu_5968_p3 and_ln67_20_fu_5976_p2 xor_ln67_17_fu_5982_p2 or_ln67_7_fu_5988_p2 xor_ln67_18_fu_5994_p2 and_ln67_21_fu_6000_p2 and_ln67_22_fu_6006_p2 or_ln67_12_fu_6012_p2 xor_ln67_19_fu_6018_p2 and_ln67_23_fu_6024_p2 select_ln67_14_fu_6030_p3 or_ln67_8_fu_6038_p2 select_ln67_15_fu_6044_p3 add_ln64_fu_4068_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1163</ID>
                    <BindInstances>icmp_ln71_fu_188_p2 add_ln71_1_fu_194_p2 add_ln71_fu_206_p2 icmp_ln72_fu_212_p2 select_ln71_fu_218_p3 select_ln71_1_fu_226_p3 add_ln74_fu_260_p2 sparsemux_9_2_24_1_1_U433 add_ln72_fu_274_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_1_46_U A_1_U A_2_U A_3_U C_1_47_U C_1_U C_2_U C_3_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U tmp_32_U tmp_33_U tmp_34_U tmp_35_U tmp_36_U tmp_37_U tmp_38_U tmp_39_U tmp_40_U tmp_41_U tmp_42_U tmp_43_U tmp_44_U tmp_45_U tmp_46_U tmp_47_U tmp_48_U tmp_49_U tmp_50_U tmp_51_U tmp_52_U tmp_53_U tmp_54_U tmp_55_U tmp_56_U tmp_57_U tmp_58_U tmp_59_U tmp_60_U tmp_61_U tmp_62_U tmp_63_U tmp_64_U tmp_65_U tmp_66_U tmp_67_U tmp_68_U tmp_69_U tmp_70_U tmp_71_U tmp_72_U tmp_73_U tmp_74_U tmp_75_U tmp_76_U tmp_77_U tmp_78_U tmp_79_U tmp_80_U tmp_81_U tmp_82_U tmp_83_U tmp_84_U tmp_85_U tmp_86_U tmp_87_U tmp_88_U tmp_89_U tmp_90_U tmp_91_U tmp_92_U tmp_93_U tmp_94_U tmp_95_U tmp_96_U tmp_97_U tmp_98_U tmp_99_U tmp_100_U tmp_101_U tmp_102_U tmp_103_U tmp_104_U tmp_105_U tmp_106_U tmp_107_U tmp_108_U tmp_109_U tmp_110_U tmp_111_U tmp_112_U tmp_113_U tmp_114_U tmp_115_U tmp_116_U tmp_117_U tmp_118_U tmp_119_U tmp_120_U tmp_121_U tmp_122_U tmp_123_U tmp_124_U tmp_125_U tmp_126_U tmp_127_U icmp_ln28_fu_1202_p2 add_ln28_fu_1208_p2 add_ln39_fu_1250_p2 xor_ln39_fu_1276_p2 and_ln39_fu_1282_p2 xor_ln39_1_fu_1288_p2 select_ln39_fu_1294_p3 denom_1_fu_1302_p3 icmp_ln50_fu_1314_p2 add_ln50_fu_1320_p2 sub_ln61_fu_1364_p2 sub_ln61_1_fu_1384_p2 scale_fu_1404_p3 control_s_axi_U A_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
            <Loops>
                <VITIS_LOOP_20_1_VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_20_1_VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:20</SourceLocation>
                        </VITIS_LOOP_20_1_VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_175_p2" SOURCE="top.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_181_p2" SOURCE="top.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_208_p2" SOURCE="top.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_214_p2" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_220_p3" SOURCE="top.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_1_fu_228_p3" SOURCE="top.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1_VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_32_4</Name>
            <Loops>
                <VITIS_LOOP_32_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.667</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_4>
                        <Name>VITIS_LOOP_32_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_32_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_4>
                            <Name>VITIS_LOOP_32_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:32</SourceLocation>
                        </VITIS_LOOP_32_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>529</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_204_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_209_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_231_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_237_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_1_fu_243_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_249_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_257_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_273_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_279_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_2_fu_301_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_1_fu_307_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_3_fu_313_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_2_fu_319_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_3_fu_327_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_343_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_349_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_4_fu_371_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_2_fu_377_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_5_fu_383_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_4_fu_389_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_5_fu_397_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_413_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_419_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_6_fu_441_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_3_fu_447_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_7_fu_453_p2" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_6_fu_459_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_7_fu_467_p3" SOURCE="top.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_183_p2" SOURCE="top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_42_5</Name>
            <Loops>
                <VITIS_LOOP_42_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>59</Best-caseLatency>
                    <Average-caseLatency>59</Average-caseLatency>
                    <Worst-caseLatency>59</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_5>
                        <Name>VITIS_LOOP_42_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>57</Latency>
                        <AbsoluteTimeLatency>0.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_42_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_5>
                            <Name>VITIS_LOOP_42_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:42</SourceLocation>
                        </VITIS_LOOP_42_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12995</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>10300</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_42_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U13" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_fu_2291_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_1_fu_2297_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_fu_2303_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_fu_2309_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_fu_2315_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_1_fu_2321_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_1_fu_2327_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_1_fu_2333_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_2339_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_2_fu_2347_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_1_fu_2353_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_42_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U14" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_2_fu_2423_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_3_fu_2429_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_3_fu_2435_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_2_fu_2441_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_2_fu_2447_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_3_fu_2453_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_4_fu_2459_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_3_fu_2465_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_2_fu_2471_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_5_fu_2479_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_3_fu_2485_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_42_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U15" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_4_fu_2555_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_5_fu_2561_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_6_fu_2567_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_4_fu_2573_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_4_fu_2579_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_5_fu_2585_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_7_fu_2591_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_5_fu_2597_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_4_fu_2603_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_8_fu_2611_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_5_fu_2617_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_42_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U16" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_6_fu_2687_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln45_7_fu_2693_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_9_fu_2699_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_6_fu_2705_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_6_fu_2711_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln45_7_fu_2717_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_10_fu_2723_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln45_7_fu_2729_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_6_fu_2735_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln45_11_fu_2743_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_7_fu_2749_p3" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_2198_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_54_7</Name>
            <Loops>
                <VITIS_LOOP_54_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.667</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_7>
                        <Name>VITIS_LOOP_54_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_54_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_7>
                            <Name>VITIS_LOOP_54_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1623</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U154" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_4528_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_4533_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_fu_4555_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln57_fu_4561_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_1_fu_4567_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_4573_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_1_fu_4581_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U155" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_4596_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_4601_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_2_fu_4623_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln57_1_fu_4629_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_3_fu_4635_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_2_fu_4641_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_3_fu_4649_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U156" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_4928_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_4934_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_4_fu_4956_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln57_2_fu_4962_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln57_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_5_fu_4968_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_4_fu_4974_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_5_fu_4982_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U157" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_5261_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_5267_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_6_fu_5289_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln57_3_fu_5295_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln57_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln57_7_fu_5301_p2" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln57_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_6_fu_5307_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_7_fu_5315_p3" SOURCE="top.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_3842_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_64_8</Name>
            <Loops>
                <VITIS_LOOP_64_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_8>
                        <Name>VITIS_LOOP_64_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_8>
                            <Name>VITIS_LOOP_64_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>163</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1862</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U289" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U293" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_5195_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_fu_5209_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_fu_5215_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_5239_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_1_fu_5255_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_2_fu_5261_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_5267_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_1_fu_5275_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_1_fu_5281_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_5287_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_2_fu_5295_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_2_fu_5301_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_fu_5307_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_3_fu_5313_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_3_fu_5319_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_4_fu_5325_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_9_fu_5331_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_4_fu_5337_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_5_fu_5343_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_5349_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_1_fu_5357_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_3_fu_5363_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U290" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U294" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_5422_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_5_fu_5436_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_6_fu_5442_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_3_fu_5466_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_4_fu_5482_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_5_fu_5488_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_4_fu_5494_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_6_fu_5502_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_7_fu_5508_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_5_fu_5514_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_8_fu_5522_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_7_fu_5528_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_3_fu_5534_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_8_fu_5540_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_9_fu_5546_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_10_fu_5552_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_10_fu_5558_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_9_fu_5564_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_11_fu_5570_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_6_fu_5576_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_4_fu_5584_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_7_fu_5590_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U291" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U295" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_5649_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_10_fu_5663_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_12_fu_5669_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_6_fu_5693_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_7_fu_5709_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_8_fu_5715_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_8_fu_5721_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_11_fu_5729_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_13_fu_5735_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_9_fu_5741_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_14_fu_5749_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_12_fu_5755_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_5_fu_5761_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_13_fu_5767_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_15_fu_5773_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_16_fu_5779_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_11_fu_5785_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_14_fu_5791_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_17_fu_5797_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_10_fu_5803_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_6_fu_5811_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_11_fu_5817_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U292" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U296" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_5876_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_15_fu_5890_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_18_fu_5896_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_9_fu_5920_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_10_fu_5936_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_11_fu_5942_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_12_fu_5948_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_16_fu_5956_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_19_fu_5962_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_13_fu_5968_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_20_fu_5976_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_17_fu_5982_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_7_fu_5988_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_18_fu_5994_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_21_fu_6000_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_22_fu_6006_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_12_fu_6012_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_19_fu_6018_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_23_fu_6024_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_14_fu_6030_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_8_fu_6038_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_15_fu_6044_p3" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_4068_p2" SOURCE="top.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10</Name>
            <Loops>
                <VITIS_LOOP_71_9_VITIS_LOOP_72_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_9_VITIS_LOOP_72_10>
                        <Name>VITIS_LOOP_71_9_VITIS_LOOP_72_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_71_9_VITIS_LOOP_72_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_9_VITIS_LOOP_72_10>
                            <Name>VITIS_LOOP_71_9_VITIS_LOOP_72_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:71</SourceLocation>
                        </VITIS_LOOP_71_9_VITIS_LOOP_72_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>229</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_188_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_194_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_206_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln72_fu_212_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_218_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_226_p3" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_260_p2" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_24_1_1_U433" SOURCE="top.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_9_VITIS_LOOP_72_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_274_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_28_3/>
                <VITIS_LOOP_50_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62618</Best-caseLatency>
                    <Average-caseLatency>62618</Average-caseLatency>
                    <Worst-caseLatency>62618</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.626 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.626 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.626 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62619</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_28_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>20992</Latency>
                        <AbsoluteTimeLatency>0.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>82</IterationLatency>
                        <PipelineDepth>82</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750</Instance>
                        </InstanceList>
                    </VITIS_LOOP_28_3>
                    <VITIS_LOOP_50_6>
                        <Name>VITIS_LOOP_50_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8832</Latency>
                        <AbsoluteTimeLatency>88.320 us</AbsoluteTimeLatency>
                        <IterationLatency>138</IterationLatency>
                        <PipelineDepth>138</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024</Instance>
                        </InstanceList>
                    </VITIS_LOOP_50_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:28</SourceLocation>
                        </VITIS_LOOP_28_3>
                        <VITIS_LOOP_50_6>
                            <Name>VITIS_LOOP_50_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:50</SourceLocation>
                        </VITIS_LOOP_50_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>306</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>70</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>15205</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>27043</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_46_U" SOURCE="top.cpp:12" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="top.cpp:12" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="top.cpp:12" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="top.cpp:12" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_47_U" SOURCE="top.cpp:13" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_U" SOURCE="top.cpp:13" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_2_U" SOURCE="top.cpp:13" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_3_U" SOURCE="top.cpp:13" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_1_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_2_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_3_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_4_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_5_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_6_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_7_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_8_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_9_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_10_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_11_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_12_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_13_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_14_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_15_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_16_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_17_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_18_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_19_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_20_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_21_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_22_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_23_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_24_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_25_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_26_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_27_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_28_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_29_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_30_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_31_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_32_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_33_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_34_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_35_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_36_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_37_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_38_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_39_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_40_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_41_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_42_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_43_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_44_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_45_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_46_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_47_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_48_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_49_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_50_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_51_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_52_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_53_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_54_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_55_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_56_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_57_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_58_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_59_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_60_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_61_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_62_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_63_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_64_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_65_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_66_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_67_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_68_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_69_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_70_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_71_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_71" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_72_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_72" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_73_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_73" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_74_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_74" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_75_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_75" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_76_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_76" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_77_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_77" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_78_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_78" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_79_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_79" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_80_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_80" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_81_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_81" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_82_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_82" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_83_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_83" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_84_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_84" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_85_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_85" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_86_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_86" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_87_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_87" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_88_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_88" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_89_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_89" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_90_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_90" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_91_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_91" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_92_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_92" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_93_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_93" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_94_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_94" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_95_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_95" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_96_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_96" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_97_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_97" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_98_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_98" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_99_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_99" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_100_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_101_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_101" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_102_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_102" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_103_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_103" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_104_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_104" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_105_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_105" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_106_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_106" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_107_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_107" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_108_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_108" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_109_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_109" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_110_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_110" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_111_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_111" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_112_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_112" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_113_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_113" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_114_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_114" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_115_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_116_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_116" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_117_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_117" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_118_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_118" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_119_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_119" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_120_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_120" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_121_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_121" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_122_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_122" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_123_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_123" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_124_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_124" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_125_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_125" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_126_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_126" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="tmp_127_U" SOURCE="top.cpp:14" STORAGESIZE="24 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="tmp_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_1202_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1208_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1250_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_1276_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln39_fu_1282_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_1_fu_1288_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln39_fu_1294_p3" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_1302_p3" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_1314_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1320_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_1364_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_1384_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_50_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_fu_1404_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="scale" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_DRAM" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_DRAM" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_DRAM_1" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 31 to 0 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_DRAM_2" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 63 to 32 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C_DRAM_1" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 31 to 0 of C_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="C_DRAM_2" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 63 to 32 of C_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_C">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_DRAM_1, 0x10, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">A_DRAM_2, 0x14, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_1, 0x1c, 32, W, Data signal of C_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_2, 0x20, 32, W, Data signal of C_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_DRAM">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C_DRAM">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_DRAM">m_axi_A, interface, , channel=0</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_1 offset=0x10 range=32</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_2 offset=0x14 range=32</column>
                    <column name="C_DRAM">m_axi_C, interface, , channel=0</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_1 offset=0x1c range=32</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A">read, 16384, 32, VITIS_LOOP_20_1, top.cpp:20:19</column>
                    <column name="m_axi_C">write, 16384, 32, VITIS_LOOP_71_9, top.cpp:71:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">A_DRAM, top.cpp:23:10, read, Widen Fail, , VITIS_LOOP_21_2, top.cpp:21:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">A_DRAM, top.cpp:23:10, read, Inferred, 16384, VITIS_LOOP_20_1, top.cpp:20:19, , </column>
                    <column name="m_axi_C">C_DRAM, top.cpp:74:15, write, Widen Fail, , VITIS_LOOP_72_10, top.cpp:72:27, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_C">C_DRAM, top.cpp:74:15, write, Inferred, 16384, VITIS_LOOP_71_9, top.cpp:71:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="top.cpp:7" status="valid" parentFunction="top_kernel" variable="A_DRAM" isDirective="0" options="m_axi port=A_DRAM offset=slave bundle=A"/>
        <Pragma type="interface" location="top.cpp:8" status="valid" parentFunction="top_kernel" variable="C_DRAM" isDirective="0" options="m_axi port=C_DRAM offset=slave bundle=C"/>
        <Pragma type="interface" location="top.cpp:9" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="top.cpp:16" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:17" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp complete dim=2"/>
        <Pragma type="array_partition" location="top.cpp:18" status="valid" parentFunction="top_kernel" variable="C" isDirective="0" options="variable=C cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="top.cpp:22" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:33" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:34" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="top.cpp:43" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:44" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="top.cpp:55" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:56" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="top.cpp:65" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:66" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="top.cpp:73" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="top_kernel" options="dim=1 type=cyclic factor=2 variable=tmp_0" pragmaLocId="top.cpp:14:0" srcPragmaType="pipeline" srcPragmaLoc="top.cpp:55:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="tmp_0" varLoc=""/>
    </AutoPragmaReport>
</profile>

