module registerfile(input logic clk, reset,
						  input logic we3,
						  input logic [4:0] ra1, ra2, wa3,
						  input logic [31:0] wd3,
						  output logic [31:0] rd1, rd2);

	logic [31:0] rf[31:0];
	
	always_ff @(posedge clk)
		if ()
						  
endmodule 
					