$date
	Mon Feb 24 23:47:18 2025
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # reg_wr $end
$var reg 1 $ u $end
$var reg 1 % sel_A $end
$var reg 1 & sel_B $end
$var reg 1 ' wr_en $end
$var reg 1 ( rd_en $end
$var reg 1 ) jump $end
$var reg 1 * br_taken $end
$var reg 32 + rdata1 [31:0] $end
$var reg 32 , rdata2 [31:0] $end
$var reg 32 - rdata [31:0] $end
$var reg 32 . wdata [31:0] $end
$var reg 32 / imm [31:0] $end
$var reg 32 0 A [31:0] $end
$var reg 32 1 B [31:0] $end
$var reg 32 2 ALU_out [31:0] $end
$var reg 32 3 proc_data [31:0] $end
$var reg 32 4 instr [31:0] $end
$var reg 32 5 new_addr [31:0] $end
$var reg 32 6 curr_addr [31:0] $end
$var reg 32 7 PC_4 [31:0] $end
$var reg 5 8 raddr1 [4:0] $end
$var reg 5 9 raddr2 [4:0] $end
$var reg 5 : waddr [4:0] $end
$var reg 7 ; func7 [6:0] $end
$var reg 7 < op_code [6:0] $end
$var reg 3 = br_type [2:0] $end
$var reg 3 > size [2:0] $end
$var reg 3 ? func3 [2:0] $end
$var reg 2 @ wb_sel [1:0] $end
$var reg 4 A alu_op [3:0] $end

$scope module DUT $end
$var wire 1 B clk $end
$var wire 1 C reset $end
$var reg 32 D rdata1 [31:0] $end
$var reg 32 E rdata2 [31:0] $end
$var reg 32 F wdata [31:0] $end
$var reg 32 G rdata [31:0] $end
$var reg 32 H imm [31:0] $end
$var reg 32 I A [31:0] $end
$var reg 32 J B [31:0] $end
$var reg 32 K ALU_out [31:0] $end
$var reg 32 L proc_data [31:0] $end
$var wire 1 M reg_wr $end
$var wire 1 N u $end
$var wire 1 O sel_A $end
$var wire 1 P sel_B $end
$var wire 1 Q wr_en $end
$var wire 1 R rd_en $end
$var wire 1 S jump $end
$var wire 1 T br_taken $end
$var reg 32 U instr [31:0] $end
$var reg 32 V new_addr [31:0] $end
$var reg 32 W curr_addr [31:0] $end
$var reg 32 X PC_4 [31:0] $end
$var reg 5 Y raddr1 [4:0] $end
$var reg 5 Z raddr2 [4:0] $end
$var reg 5 [ waddr [4:0] $end
$var reg 7 \ func7 [6:0] $end
$var reg 7 ] op_code [6:0] $end
$var reg 3 ^ br_type [2:0] $end
$var reg 3 _ size [2:0] $end
$var reg 3 ` func3 [2:0] $end
$var reg 2 a wb_sel [1:0] $end
$var reg 4 b alu_op [3:0] $end
$var reg 21 c immediate [20:0] $end

$scope module PC $end
$var wire 1 C reset $end
$var wire 1 B clk $end
$var wire 1 d d [31] $end
$var wire 1 e d [30] $end
$var wire 1 f d [29] $end
$var wire 1 g d [28] $end
$var wire 1 h d [27] $end
$var wire 1 i d [26] $end
$var wire 1 j d [25] $end
$var wire 1 k d [24] $end
$var wire 1 l d [23] $end
$var wire 1 m d [22] $end
$var wire 1 n d [21] $end
$var wire 1 o d [20] $end
$var wire 1 p d [19] $end
$var wire 1 q d [18] $end
$var wire 1 r d [17] $end
$var wire 1 s d [16] $end
$var wire 1 t d [15] $end
$var wire 1 u d [14] $end
$var wire 1 v d [13] $end
$var wire 1 w d [12] $end
$var wire 1 x d [11] $end
$var wire 1 y d [10] $end
$var wire 1 z d [9] $end
$var wire 1 { d [8] $end
$var wire 1 | d [7] $end
$var wire 1 } d [6] $end
$var wire 1 ~ d [5] $end
$var wire 1 !! d [4] $end
$var wire 1 "! d [3] $end
$var wire 1 #! d [2] $end
$var wire 1 $! d [1] $end
$var wire 1 %! d [0] $end
$var reg 32 &! q [31:0] $end
$upscope $end

$scope module instr_mem $end
$var parameter 32 '! mem_size $end
$var wire 1 (! addr [31] $end
$var wire 1 )! addr [30] $end
$var wire 1 *! addr [29] $end
$var wire 1 +! addr [28] $end
$var wire 1 ,! addr [27] $end
$var wire 1 -! addr [26] $end
$var wire 1 .! addr [25] $end
$var wire 1 /! addr [24] $end
$var wire 1 0! addr [23] $end
$var wire 1 1! addr [22] $end
$var wire 1 2! addr [21] $end
$var wire 1 3! addr [20] $end
$var wire 1 4! addr [19] $end
$var wire 1 5! addr [18] $end
$var wire 1 6! addr [17] $end
$var wire 1 7! addr [16] $end
$var wire 1 8! addr [15] $end
$var wire 1 9! addr [14] $end
$var wire 1 :! addr [13] $end
$var wire 1 ;! addr [12] $end
$var wire 1 <! addr [11] $end
$var wire 1 =! addr [10] $end
$var wire 1 >! addr [9] $end
$var wire 1 ?! addr [8] $end
$var wire 1 @! addr [7] $end
$var wire 1 A! addr [6] $end
$var wire 1 B! addr [5] $end
$var wire 1 C! addr [4] $end
$var wire 1 D! addr [3] $end
$var wire 1 E! addr [2] $end
$var wire 1 F! addr [1] $end
$var wire 1 G! addr [0] $end
$var reg 32 H! instr [31:0] $end
$upscope $end

$scope module register_file $end
$var wire 1 B clk $end
$var wire 1 C reset $end
$var wire 1 M reg_wr $end
$var wire 1 I! raddr1 [4] $end
$var wire 1 J! raddr1 [3] $end
$var wire 1 K! raddr1 [2] $end
$var wire 1 L! raddr1 [1] $end
$var wire 1 M! raddr1 [0] $end
$var wire 1 N! raddr2 [4] $end
$var wire 1 O! raddr2 [3] $end
$var wire 1 P! raddr2 [2] $end
$var wire 1 Q! raddr2 [1] $end
$var wire 1 R! raddr2 [0] $end
$var wire 1 S! waddr [4] $end
$var wire 1 T! waddr [3] $end
$var wire 1 U! waddr [2] $end
$var wire 1 V! waddr [1] $end
$var wire 1 W! waddr [0] $end
$var wire 1 X! wdata [31] $end
$var wire 1 Y! wdata [30] $end
$var wire 1 Z! wdata [29] $end
$var wire 1 [! wdata [28] $end
$var wire 1 \! wdata [27] $end
$var wire 1 ]! wdata [26] $end
$var wire 1 ^! wdata [25] $end
$var wire 1 _! wdata [24] $end
$var wire 1 `! wdata [23] $end
$var wire 1 a! wdata [22] $end
$var wire 1 b! wdata [21] $end
$var wire 1 c! wdata [20] $end
$var wire 1 d! wdata [19] $end
$var wire 1 e! wdata [18] $end
$var wire 1 f! wdata [17] $end
$var wire 1 g! wdata [16] $end
$var wire 1 h! wdata [15] $end
$var wire 1 i! wdata [14] $end
$var wire 1 j! wdata [13] $end
$var wire 1 k! wdata [12] $end
$var wire 1 l! wdata [11] $end
$var wire 1 m! wdata [10] $end
$var wire 1 n! wdata [9] $end
$var wire 1 o! wdata [8] $end
$var wire 1 p! wdata [7] $end
$var wire 1 q! wdata [6] $end
$var wire 1 r! wdata [5] $end
$var wire 1 s! wdata [4] $end
$var wire 1 t! wdata [3] $end
$var wire 1 u! wdata [2] $end
$var wire 1 v! wdata [1] $end
$var wire 1 w! wdata [0] $end
$var reg 32 x! rdata1 [31:0] $end
$var reg 32 y! rdata2 [31:0] $end
$var reg 32 z! x0 [31:0] $end
$var integer 32 {! i $end
$upscope $end

$scope module immediate_gen $end
$var wire 1 N u $end
$var wire 1 |! imm [20] $end
$var wire 1 }! imm [19] $end
$var wire 1 ~! imm [18] $end
$var wire 1 !" imm [17] $end
$var wire 1 "" imm [16] $end
$var wire 1 #" imm [15] $end
$var wire 1 $" imm [14] $end
$var wire 1 %" imm [13] $end
$var wire 1 &" imm [12] $end
$var wire 1 '" imm [11] $end
$var wire 1 (" imm [10] $end
$var wire 1 )" imm [9] $end
$var wire 1 *" imm [8] $end
$var wire 1 +" imm [7] $end
$var wire 1 ," imm [6] $end
$var wire 1 -" imm [5] $end
$var wire 1 ." imm [4] $end
$var wire 1 /" imm [3] $end
$var wire 1 0" imm [2] $end
$var wire 1 1" imm [1] $end
$var wire 1 2" imm [0] $end
$var reg 32 3" out [31:0] $end
$var reg 32 4" li [31:0] $end
$var reg 32 5" ui [31:0] $end
$upscope $end

$scope module control $end
$var wire 1 6" op_code [6] $end
$var wire 1 7" op_code [5] $end
$var wire 1 8" op_code [4] $end
$var wire 1 9" op_code [3] $end
$var wire 1 :" op_code [2] $end
$var wire 1 ;" op_code [1] $end
$var wire 1 <" op_code [0] $end
$var wire 1 =" func3 [2] $end
$var wire 1 >" func3 [1] $end
$var wire 1 ?" func3 [0] $end
$var wire 1 @" func7 [6] $end
$var wire 1 A" func7 [5] $end
$var wire 1 B" func7 [4] $end
$var wire 1 C" func7 [3] $end
$var wire 1 D" func7 [2] $end
$var wire 1 E" func7 [1] $end
$var wire 1 F" func7 [0] $end
$var reg 1 G" reg_wr $end
$var reg 1 H" rd_en $end
$var reg 1 I" wr_en $end
$var reg 1 J" u $end
$var reg 1 K" sel_A $end
$var reg 1 L" sel_B $end
$var reg 1 M" jump $end
$var reg 3 N" size [2:0] $end
$var reg 3 O" br_type [2:0] $end
$var reg 2 P" wb_sel [1:0] $end
$var reg 4 Q" alu_op [3:0] $end
$upscope $end

$scope module branch_cond $end
$var wire 1 R" rdata1 [31] $end
$var wire 1 S" rdata1 [30] $end
$var wire 1 T" rdata1 [29] $end
$var wire 1 U" rdata1 [28] $end
$var wire 1 V" rdata1 [27] $end
$var wire 1 W" rdata1 [26] $end
$var wire 1 X" rdata1 [25] $end
$var wire 1 Y" rdata1 [24] $end
$var wire 1 Z" rdata1 [23] $end
$var wire 1 [" rdata1 [22] $end
$var wire 1 \" rdata1 [21] $end
$var wire 1 ]" rdata1 [20] $end
$var wire 1 ^" rdata1 [19] $end
$var wire 1 _" rdata1 [18] $end
$var wire 1 `" rdata1 [17] $end
$var wire 1 a" rdata1 [16] $end
$var wire 1 b" rdata1 [15] $end
$var wire 1 c" rdata1 [14] $end
$var wire 1 d" rdata1 [13] $end
$var wire 1 e" rdata1 [12] $end
$var wire 1 f" rdata1 [11] $end
$var wire 1 g" rdata1 [10] $end
$var wire 1 h" rdata1 [9] $end
$var wire 1 i" rdata1 [8] $end
$var wire 1 j" rdata1 [7] $end
$var wire 1 k" rdata1 [6] $end
$var wire 1 l" rdata1 [5] $end
$var wire 1 m" rdata1 [4] $end
$var wire 1 n" rdata1 [3] $end
$var wire 1 o" rdata1 [2] $end
$var wire 1 p" rdata1 [1] $end
$var wire 1 q" rdata1 [0] $end
$var wire 1 r" rdata2 [31] $end
$var wire 1 s" rdata2 [30] $end
$var wire 1 t" rdata2 [29] $end
$var wire 1 u" rdata2 [28] $end
$var wire 1 v" rdata2 [27] $end
$var wire 1 w" rdata2 [26] $end
$var wire 1 x" rdata2 [25] $end
$var wire 1 y" rdata2 [24] $end
$var wire 1 z" rdata2 [23] $end
$var wire 1 {" rdata2 [22] $end
$var wire 1 |" rdata2 [21] $end
$var wire 1 }" rdata2 [20] $end
$var wire 1 ~" rdata2 [19] $end
$var wire 1 !# rdata2 [18] $end
$var wire 1 "# rdata2 [17] $end
$var wire 1 ## rdata2 [16] $end
$var wire 1 $# rdata2 [15] $end
$var wire 1 %# rdata2 [14] $end
$var wire 1 &# rdata2 [13] $end
$var wire 1 '# rdata2 [12] $end
$var wire 1 (# rdata2 [11] $end
$var wire 1 )# rdata2 [10] $end
$var wire 1 *# rdata2 [9] $end
$var wire 1 +# rdata2 [8] $end
$var wire 1 ,# rdata2 [7] $end
$var wire 1 -# rdata2 [6] $end
$var wire 1 .# rdata2 [5] $end
$var wire 1 /# rdata2 [4] $end
$var wire 1 0# rdata2 [3] $end
$var wire 1 1# rdata2 [2] $end
$var wire 1 2# rdata2 [1] $end
$var wire 1 3# rdata2 [0] $end
$var wire 1 4# br_type [2] $end
$var wire 1 5# br_type [1] $end
$var wire 1 6# br_type [0] $end
$var reg 1 7# br_taken $end
$var reg 32 8# urdata1 [31:0] $end
$var reg 32 9# urdata2 [31:0] $end
$upscope $end

$scope module ALU $end
$var wire 1 :# alu_op [3] $end
$var wire 1 ;# alu_op [2] $end
$var wire 1 <# alu_op [1] $end
$var wire 1 =# alu_op [0] $end
$var wire 1 ># A [31] $end
$var wire 1 ?# A [30] $end
$var wire 1 @# A [29] $end
$var wire 1 A# A [28] $end
$var wire 1 B# A [27] $end
$var wire 1 C# A [26] $end
$var wire 1 D# A [25] $end
$var wire 1 E# A [24] $end
$var wire 1 F# A [23] $end
$var wire 1 G# A [22] $end
$var wire 1 H# A [21] $end
$var wire 1 I# A [20] $end
$var wire 1 J# A [19] $end
$var wire 1 K# A [18] $end
$var wire 1 L# A [17] $end
$var wire 1 M# A [16] $end
$var wire 1 N# A [15] $end
$var wire 1 O# A [14] $end
$var wire 1 P# A [13] $end
$var wire 1 Q# A [12] $end
$var wire 1 R# A [11] $end
$var wire 1 S# A [10] $end
$var wire 1 T# A [9] $end
$var wire 1 U# A [8] $end
$var wire 1 V# A [7] $end
$var wire 1 W# A [6] $end
$var wire 1 X# A [5] $end
$var wire 1 Y# A [4] $end
$var wire 1 Z# A [3] $end
$var wire 1 [# A [2] $end
$var wire 1 \# A [1] $end
$var wire 1 ]# A [0] $end
$var wire 1 ^# B [31] $end
$var wire 1 _# B [30] $end
$var wire 1 `# B [29] $end
$var wire 1 a# B [28] $end
$var wire 1 b# B [27] $end
$var wire 1 c# B [26] $end
$var wire 1 d# B [25] $end
$var wire 1 e# B [24] $end
$var wire 1 f# B [23] $end
$var wire 1 g# B [22] $end
$var wire 1 h# B [21] $end
$var wire 1 i# B [20] $end
$var wire 1 j# B [19] $end
$var wire 1 k# B [18] $end
$var wire 1 l# B [17] $end
$var wire 1 m# B [16] $end
$var wire 1 n# B [15] $end
$var wire 1 o# B [14] $end
$var wire 1 p# B [13] $end
$var wire 1 q# B [12] $end
$var wire 1 r# B [11] $end
$var wire 1 s# B [10] $end
$var wire 1 t# B [9] $end
$var wire 1 u# B [8] $end
$var wire 1 v# B [7] $end
$var wire 1 w# B [6] $end
$var wire 1 x# B [5] $end
$var wire 1 y# B [4] $end
$var wire 1 z# B [3] $end
$var wire 1 {# B [2] $end
$var wire 1 |# B [1] $end
$var wire 1 }# B [0] $end
$var reg 32 ~# out [31:0] $end
$var reg 32 !$ uA [31:0] $end
$var reg 32 "$ uB [31:0] $end
$upscope $end

$scope module data_memory $end
$var wire 1 B clk $end
$var wire 1 C reset $end
$var wire 1 Q wr_en $end
$var wire 1 R rd_en $end
$var wire 1 #$ addr [31] $end
$var wire 1 $$ addr [30] $end
$var wire 1 %$ addr [29] $end
$var wire 1 &$ addr [28] $end
$var wire 1 '$ addr [27] $end
$var wire 1 ($ addr [26] $end
$var wire 1 )$ addr [25] $end
$var wire 1 *$ addr [24] $end
$var wire 1 +$ addr [23] $end
$var wire 1 ,$ addr [22] $end
$var wire 1 -$ addr [21] $end
$var wire 1 .$ addr [20] $end
$var wire 1 /$ addr [19] $end
$var wire 1 0$ addr [18] $end
$var wire 1 1$ addr [17] $end
$var wire 1 2$ addr [16] $end
$var wire 1 3$ addr [15] $end
$var wire 1 4$ addr [14] $end
$var wire 1 5$ addr [13] $end
$var wire 1 6$ addr [12] $end
$var wire 1 7$ addr [11] $end
$var wire 1 8$ addr [10] $end
$var wire 1 9$ addr [9] $end
$var wire 1 :$ addr [8] $end
$var wire 1 ;$ addr [7] $end
$var wire 1 <$ addr [6] $end
$var wire 1 =$ addr [5] $end
$var wire 1 >$ addr [4] $end
$var wire 1 ?$ addr [3] $end
$var wire 1 @$ addr [2] $end
$var wire 1 A$ addr [1] $end
$var wire 1 B$ addr [0] $end
$var wire 1 C$ wdata [31] $end
$var wire 1 D$ wdata [30] $end
$var wire 1 E$ wdata [29] $end
$var wire 1 F$ wdata [28] $end
$var wire 1 G$ wdata [27] $end
$var wire 1 H$ wdata [26] $end
$var wire 1 I$ wdata [25] $end
$var wire 1 J$ wdata [24] $end
$var wire 1 K$ wdata [23] $end
$var wire 1 L$ wdata [22] $end
$var wire 1 M$ wdata [21] $end
$var wire 1 N$ wdata [20] $end
$var wire 1 O$ wdata [19] $end
$var wire 1 P$ wdata [18] $end
$var wire 1 Q$ wdata [17] $end
$var wire 1 R$ wdata [16] $end
$var wire 1 S$ wdata [15] $end
$var wire 1 T$ wdata [14] $end
$var wire 1 U$ wdata [13] $end
$var wire 1 V$ wdata [12] $end
$var wire 1 W$ wdata [11] $end
$var wire 1 X$ wdata [10] $end
$var wire 1 Y$ wdata [9] $end
$var wire 1 Z$ wdata [8] $end
$var wire 1 [$ wdata [7] $end
$var wire 1 \$ wdata [6] $end
$var wire 1 ]$ wdata [5] $end
$var wire 1 ^$ wdata [4] $end
$var wire 1 _$ wdata [3] $end
$var wire 1 `$ wdata [2] $end
$var wire 1 a$ wdata [1] $end
$var wire 1 b$ wdata [0] $end
$var wire 1 c$ size [2] $end
$var wire 1 d$ size [1] $end
$var wire 1 e$ size [0] $end
$var reg 32 f$ rdata [31:0] $end
$var reg 32 g$ addr_data [31:0] $end
$var reg 32 h$ addr_off [31:0] $end
$upscope $end

$scope module rdata_proc $end
$var wire 1 i$ rdata [31] $end
$var wire 1 j$ rdata [30] $end
$var wire 1 k$ rdata [29] $end
$var wire 1 l$ rdata [28] $end
$var wire 1 m$ rdata [27] $end
$var wire 1 n$ rdata [26] $end
$var wire 1 o$ rdata [25] $end
$var wire 1 p$ rdata [24] $end
$var wire 1 q$ rdata [23] $end
$var wire 1 r$ rdata [22] $end
$var wire 1 s$ rdata [21] $end
$var wire 1 t$ rdata [20] $end
$var wire 1 u$ rdata [19] $end
$var wire 1 v$ rdata [18] $end
$var wire 1 w$ rdata [17] $end
$var wire 1 x$ rdata [16] $end
$var wire 1 y$ rdata [15] $end
$var wire 1 z$ rdata [14] $end
$var wire 1 {$ rdata [13] $end
$var wire 1 |$ rdata [12] $end
$var wire 1 }$ rdata [11] $end
$var wire 1 ~$ rdata [10] $end
$var wire 1 !% rdata [9] $end
$var wire 1 "% rdata [8] $end
$var wire 1 #% rdata [7] $end
$var wire 1 $% rdata [6] $end
$var wire 1 %% rdata [5] $end
$var wire 1 &% rdata [4] $end
$var wire 1 '% rdata [3] $end
$var wire 1 (% rdata [2] $end
$var wire 1 )% rdata [1] $end
$var wire 1 *% rdata [0] $end
$var wire 1 +% size [2] $end
$var wire 1 ,% size [1] $end
$var wire 1 -% size [0] $end
$var reg 32 .% proc_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
0'
0(
0)
0*
b0 +
b0 ,
b0 -
b0 .
b0 /
b0 0
b0 1
b0 2
b0 3
b0 4
b100 5
b0 6
b100 7
b0 8
b0 9
b0 :
b0 ;
b0 <
b111 =
b11 >
b0 ?
b0 @
bx A
b0 D
b0 E
b0 F
b0 G
b0 H
b0 I
b0 J
b0 K
b0 L
b0 U
b100 V
b0 W
b100 X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
b111 ^
b11 _
b0 `
b0 a
bx b
b0 c
b0 &!
b0 H!
b0 x!
b0 y!
b0 z!
b0 3"
b0 4"
b0 5"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
b11 N"
b111 O"
b0 P"
bx Q"
07#
b0 8#
b0 9#
b0 ~#
b0 !$
b0 "$
b0 f$
bx g$
b10000000000000000000000000000000 h$
b0 .%
b100000000 '!
b0 {!
1C
1B
0M
0N
0O
0P
0Q
0R
0S
0T
1-%
1,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
1e$
1d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
x=#
x<#
x;#
x:#
16#
15#
14#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0%!
0$!
1#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
$end
#5
0!
0B
#10
1!
1B
0"
0C
#15
0!
0B
#20
1!
1B
b100 &!
b100 W
b100 6
1E!
b10000000000000000000000100010111 H!
b1000 X
b1000 V
b1000 5
b1000 7
b10000000000000000000000100010111 U
0#!
1"!
b10000000000000000000000100010111 4
b10 [
b10111 ]
b10000000000000000000 c
b10111 <
b10 :
1V!
1}!
1<"
1;"
1:"
18"
1G"
1J"
1K"
1L"
b0 Q"
b10000000000000000000000000000000 5"
b0 b
1M
1#
b0 A
1N
1O
1P
0=#
0<#
0;#
0:#
1&
1%
1$
b100 I
b10000000000000000000000000000000 3"
b10000000000000000000000000000000 H
b100 0
b10000000000000000000000000000000 /
1[#
b100 !$
b100 ~#
b10000000000000000000000000000000 J
b10000000000000000000000000000000 1
b100 K
b100 2
1@$
1^#
b10000000000000000000000000000000 "$
b10000000000000000000000000000100 ~#
b10000000000000000000000000000100 h$
b100 F
b100 .
b10000000000000000000000000000100 K
1u!
b10000000000000000000000000000100 2
1#$
b100 h$
b0 g$
b10000000000000000000000000000100 F
b10000000000000000000000000000100 .
1X!
#25
0!
0B
#30
1!
1B
b1000 &!
b1000 W
b1000 6
0E!
1D!
b1000000000000010000000100010011 H!
b1000 I
b1100 X
b1100 V
b1100 5
b1100 7
b1000 0
b1000000000000010000000100010011 U
1#!
b1000000000000010000000100010011 4
0[#
1Z#
b1000 !$
b10000000000000000000000000001000 ~#
b100000 \
b10 Y
b10011 ]
b10000000000 c
b10011 <
b10 8
b100000 ;
b10000000000000000000000000001000 K
b10000000000000000000000000001000 2
0@$
1?$
1("
0}!
0:"
1L!
1A"
b10000000000000000000000000000100 x!
0G"
0J"
0K"
0L"
1G"
1L"
b10000000000 4"
b10000000000000000000000 5"
b10000000000000000000000 3"
b1000 h$
b10000000000000000000000000001000 F
b10000000000000000000000000001000 .
b10000000000000000000000 H
b10000000000000000000000000000100 D
0u!
1t!
b10000000000000000000000000000100 +
b10000000000000000000000 /
0N
0O
1o"
1R"
0%
0$
b10000000111111111111111111111100 8#
b10000000000 3"
b10000000000000000000000000000100 I
b10000000000000000000000 J
b10000000000000000000000 1
b10000000000000000000000000000100 0
b10000000000 H
b10000000000 /
1g#
0^#
1[#
0Z#
1>#
b1111111111111111111111111111100 !$
b10000000000000000000000 "$
b10000000010000000000000000000100 ~#
b10000000000 J
b10000000000 1
b10000000010000000000000000000100 K
b10000000010000000000000000000100 2
1@$
0?$
1,$
1s#
0g#
b10000000000 "$
b10000000000000000000010000000100 ~#
b10000000000000000000100 h$
bx g$
b10000000010000000000000000000100 F
b10000000010000000000000000000100 .
b10000000000000000000010000000100 K
1u!
0t!
1a!
b10000000000000000000010000000100 2
18$
0,$
b10000000100 h$
b10000000000000000000010000000100 F
b10000000000000000000010000000100 .
1m!
0a!
#35
0!
0B
b10000000000000000000010000000100 x!
b10000000000000000000010000000100 D
b10000000000000000000010000000100 +
1g"
b10000000111111111111101111111100 8#
b10000000000000000000010000000100 I
b10000000000000000000010000000100 0
1S#
b1111111111111111111101111111100 !$
b10000000000000000000100000000100 ~#
b10000000000000000000100000000100 K
b10000000000000000000100000000100 2
08$
17$
b100000000100 h$
b10000000000000000000100000000100 F
b10000000000000000000100000000100 .
0m!
1l!
#40
1!
1B
b1100 &!
b1100 W
b1100 6
1E!
b10100010011 H!
b10000 X
b10000 V
b10000 5
b10000 7
b10100010011 U
0#!
0"!
1!!
b10100010011 4
b0 \
b0 Y
b1010 [
b0 c
b1010 :
b0 8
b0 ;
1T!
0("
0L!
0A"
0G"
0L"
1G"
1L"
b0 x!
b0 4"
b0 5"
b0 3"
b0 H
b0 D
b0 +
b0 /
0o"
0g"
0R"
b0 8#
b0 I
b0 J
b0 1
b0 0
0s#
0[#
0S#
0>#
b0 !$
b0 "$
b0 ~#
b0 K
b0 2
0@$
07$
0#$
b10000000000000000000000000000000 h$
b0 F
b0 .
0u!
0l!
0X!
#45
0!
0B
#50
1!
1B
b10000 &!
b10000 W
b10000 6
0E!
0D!
1C!
b10110010011 H!
b10100 X
b10100 V
b10100 5
b10100 7
b10110010011 U
1#!
b10110010011 4
b1011 [
b1011 :
1W!
#55
0!
0B
#60
1!
1B
b10100 &!
b10100 W
b10100 6
1E!
b10000000000000011101111 H!
b11000 X
b11000 V
b11000 5
b11000 7
b10000000000000011101111 U
0#!
1"!
b10000000000000011101111 4
b1 [
b1101111 ]
b100 c
b1101111 <
b1 :
0V!
0T!
10"
1:"
19"
08"
17"
16"
0G"
0L"
1G"
1K"
1L"
1M"
b10 P"
b100 4"
b100000000000000 5"
b100 3"
b100 H
b10 a
b10 @
b100 /
1O
1S
1)
1%
b10100 I
b100 J
b11000 F
b0 V
b0 5
b11000 .
b100 1
b10100 0
0"!
0!!
1t!
1s!
1{#
1[#
1Y#
b10100 !$
b100 "$
b11000 ~#
b11000 K
b11000 2
1?$
1>$
b10000000000000000000000000011000 h$
b11000 V
b11000 5
1"!
1!!
#65
0!
0B
#70
1!
1B
b11000 &!
b11000 W
b11000 6
0E!
1D!
b11111101000000010000000100010011 H!
b11000 I
b11100 X
b11100 F
b11100 .
b11100 7
b11000 0
b11111101000000010000000100010011 U
1u!
b11111101000000010000000100010011 4
0[#
1Z#
b11000 !$
b11100 ~#
b1111110 \
b10000 Z
b10 Y
b10 [
b10011 ]
b111111010000 c
b10011 <
b10 :
b10 8
b10000 9
b1111110 ;
b11100 K
0W!
1V!
b11100 2
1@$
00"
1."
1,"
1+"
1*"
1)"
1("
1'"
0:"
09"
18"
07"
06"
1L!
1N!
1E"
1D"
1C"
1B"
1A"
1@"
b10000000000000000000010000000100 x!
0G"
0K"
0L"
0M"
b0 P"
1G"
1L"
b11111111111111111111111111010000 4"
b111111010000000000000000 5"
b11111111111111111111111111010000 3"
b10000000000000000000000000011100 h$
b11100 V
b11100 5
b11111111111111111111111111010000 H
b0 a
b10000000000000000000010000000100 D
1#!
b10000000000000000000010000000100 +
b0 @
b11111111111111111111111111010000 /
0O
0S
1o"
1g"
1R"
0)
0%
b10000000111111111111101111111100 8#
b10000000000000000000010000000100 I
b11111111111111111111111111010000 J
b11111111111111111111111111010000 1
b10000000000000000000010000000100 0
0{#
1y#
1w#
1v#
1u#
1t#
1s#
1r#
1q#
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
1_#
1^#
1[#
0Z#
0Y#
1S#
1>#
b1111111111111111111101111111100 !$
b110000 "$
b10000000000000000000001111010100 ~#
b10000000000000000000001111010100 K
b10000000000000000000001111010100 2
0?$
1<$
1;$
1:$
19$
1#$
b1111010100 h$
b10000000000000000000001111010100 F
b10000000000000000000001111010100 .
0t!
1q!
1p!
1o!
1n!
1X!
#75
0!
0B
b10000000000000000000001111010100 x!
b10000000000000000000001111010100 D
b10000000000000000000001111010100 +
1m"
1k"
1j"
1i"
1h"
0g"
b10000000111111111111110000101100 8#
b10000000000000000000001111010100 I
b10000000000000000000001111010100 0
1Y#
1W#
1V#
1U#
1T#
0S#
b1111111111111111111110000101100 !$
b10000000000000000000001110100100 ~#
b10000000000000000000001110100100 K
b10000000000000000000001110100100 2
0>$
1=$
0<$
b1110100100 h$
b10000000000000000000001110100100 F
b10000000000000000000001110100100 .
0s!
1r!
0q!
#80
1!
1B
b11100 &!
b11100 W
b11100 6
1E!
b10100000010010011000100011 H!
b100000 X
b100000 V
b100000 5
b100000 7
b10100000010010011000100011 U
0#!
0"!
0!!
1~
b10100000010010011000100011 4
b0 \
b1000 Z
b10 `
b0 [
b100011 ]
b101100 c
b100011 <
b0 :
b10 ?
b1000 9
b0 ;
0V!
10"
1/"
0."
1-"
0,"
0+"
0*"
0)"
0("
0'"
08"
17"
1>"
1O!
0N!
0E"
0D"
0C"
0B"
0A"
0@"
0G"
0L"
1I"
1L"
b10 N"
b101100 4"
b101100000000000000 5"
b101100 3"
b101100 H
b10 _
0M
1Q
1'
0#
b10 >
b101100 /
0e$
0-%
b101100 J
b101100 1
1{#
1z#
0y#
1x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
b101100 "$
b10000000000000000000010000000000 ~#
b10000000000000000000010000000000 K
b10000000000000000000010000000000 2
0@$
0=$
0;$
0:$
09$
18$
b10000000000 h$
b10000000000000000000010000000000 F
b10000000000000000000010000000000 .
0u!
0r!
0p!
0o!
0n!
1m!
#85
0!
0B
#90
1!
1B
b100000 &!
b100000 W
b100000 6
0E!
0D!
0C!
1B!
b11000000010000010000010011 H!
b100100 X
b100100 V
b100100 5
b100100 7
b11000000010000010000010011 U
1#!
b11000000010000010000010011 4
b1 \
b10000 Z
b0 `
b1000 [
b10011 ]
b110000 c
b10011 <
b1000 :
b0 ?
b10000 9
b1 ;
1T!
00"
0/"
1."
18"
07"
0>"
0O!
1N!
1F"
0I"
0L"
b11 N"
1G"
1L"
b110000 4"
b110000000000000000 5"
b110000 3"
b110000 H
b11 _
0Q
1M
1#
0'
b11 >
b110000 /
1e$
1-%
b110000 J
b110000 1
0{#
0z#
1y#
b110000 "$
b10000000000000000000010000000100 ~#
b10000000000000000000010000000100 K
b10000000000000000000010000000100 2
1@$
b10000000100 h$
b10000000000000000000010000000100 F
b10000000000000000000010000000100 .
1u!
#95
0!
0B
#100
1!
1B
b100100 &!
b100100 W
b100100 6
1E!
b10000000000000000000000100010111 H!
b101000 X
b101000 V
b101000 5
b101000 7
b10000000000000000000000100010111 U
0#!
1"!
b10000000000000000000000100010111 4
b0 \
b0 Z
b0 Y
b10 [
b10111 ]
b10000000000000000000 c
b10111 <
b10 :
b0 8
b0 9
b0 ;
1V!
0T!
0."
0-"
1}!
1:"
0L!
0N!
0F"
b0 x!
0G"
0L"
1G"
1J"
1K"
1L"
b0 4"
b10000000000000000000000000000000 5"
b0 3"
b0 H
b0 D
b0 +
b0 /
1N
1O
0o"
0m"
0k"
0j"
0i"
0h"
0R"
1%
1$
b0 8#
b10000000000000000000000000000000 3"
b100100 I
b0 J
b0 1
b100100 0
b10000000000000000000000000000000 H
b10000000000000000000000000000000 /
0y#
0x#
0Y#
1X#
0W#
0V#
0U#
0T#
0>#
b100100 !$
b0 "$
b100100 ~#
b10000000000000000000000000000000 J
b10000000000000000000000000000000 1
b100100 K
b100100 2
1=$
08$
0#$
1^#
b10000000000000000000000000000000 "$
b10000000000000000000000000100100 ~#
b10000000000000000000000000100100 h$
b100100 F
b100100 .
b10000000000000000000000000100100 K
1r!
0m!
0X!
b10000000000000000000000000100100 2
1#$
b100100 h$
b0 g$
b10000000000000000000000000100100 F
b10000000000000000000000000100100 .
1X!
