// Seed: 1469037832
module module_0 ();
  wire id_1, id_2, id_3;
  module_2(
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_4 = id_3;
endmodule
module module_1;
  id_1(
      1
  ); module_0();
  supply0 id_2, id_3 = id_3, id_4, id_5, id_6;
  wire id_7;
  assign id_3 = 1;
  tri1 id_8 = 1;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_25;
  assign id_9 = id_23;
  supply1 id_26, id_27, id_28 = id_9, id_29, id_30, id_31, id_32;
  id_33(
      1'd0
  );
  assign id_30 = 1;
  wire id_34;
  wire id_35;
  wor id_36 = id_23 - id_32, id_37, id_38;
  wire id_39 = id_39;
  assign id_11 = 1;
  assign id_37 = 1'b0;
  id_40(
      .id_0(1), .id_1(1), .id_2(id_38)
  );
  wire id_41;
  id_42(
      .id_0(~1'b0 - id_7), .id_1(1), .id_2(id_37)
  );
  wire id_43;
endmodule
