Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Dec 12 10:50:39 2024
| Host         : LEPHUCUONG-6A1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vending_machiness2_control_sets_placed.rpt
| Design       : vending_machiness2
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             197 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | delay_lcd1                           | lcd_data[7]_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rs_i_2_n_0                           | rs_reg_i_1_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | data_rom[20][3]_i_1_n_0              | data_rom[11][2]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | state_reg_n_0_[0]                    |                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | state_reg_n_0_[3]                    |                         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | state_reg_n_0_[1]                    |                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | state_reg_n_0_[4]                    |                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | payment/E[0]                         |                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | data_rom[20][3]_i_1_n_0              | data_rom[15][6]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | product_price                        |                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | state_reg_n_0_[5]                    |                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | data_rom[20][3]_i_1_n_0              | data_rom[13][3]_i_1_n_0 |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | lcd_data[7]_i_1_n_0                  |                         |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | state_reg_n_0_[6]                    |                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | total_price                          |                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | total_money                          |                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | change                               | change[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data_rom[30][4]_i_2_n_0              | data_rom_reg[30]0       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | state                                |                         |                9 |             14 |         1.56 |
|  clk_IBUF_BUFG | product_price_reg_r1_0_7_0_4_i_1_n_0 |                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | seven_segment1[2]_i_1_n_0            |                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | product_inventory                    |                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG | data_pos[0]_i_1_n_0                  |                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | delay_counter                        | delay_counter0          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                      |                         |               19 |             50 |         2.63 |
|  clk_IBUF_BUFG | data_rom[20][3]_i_1_n_0              |                         |               35 |             77 |         2.20 |
+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+


