Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  4 11:20:28 2017
| Host         : DESKTOP-5H4L8UH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/primer_ciclo_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.838        0.000                      0                   80        0.037        0.000                      0                   80        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0       {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0_1     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk12_clk_wiz_0            78.838        0.000                      0                   80        0.213        0.000                      0                   80       41.167        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk12_clk_wiz_0_1          78.848        0.000                      0                   80        0.213        0.000                      0                   80       41.167        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_0_1  clk12_clk_wiz_0         78.838        0.000                      0                   80        0.037        0.000                      0                   80  
clk12_clk_wiz_0    clk12_clk_wiz_0_1       78.838        0.000                      0                   80        0.037        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       78.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[3]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[6]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[5]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.284    audio/FSMDMIC/dato1[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    audio/FSMDMIC/next_dato1[4]
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X86Y95         FDCE (Hold_fdce_C_D)         0.092    -0.452    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.215%)  route 0.177ns (48.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[8]/Q
                         net (fo=8, routed)           0.177    -0.239    audio/FSMDMIC/cuenta_reg[8]
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  audio/FSMDMIC/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    audio/FSMDMIC/state[0]_i_1_n_0
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.121    -0.420    audio/FSMDMIC/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.207 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    audio/FSMDMIC/next_dato2[7]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.107    -0.451    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X84Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.254    audio/FSMDMIC/dato2[0]
    SLICE_X85Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    audio/FSMDMIC/next_dato2[4]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.453    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.495%)  route 0.198ns (51.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X89Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.198    -0.219    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X88Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  audio/FSMDMIC/cuenta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    audio/FSMDMIC/sel0[4]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.120    -0.424    audio/FSMDMIC/cuenta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[5]/Q
                         net (fo=13, routed)          0.205    -0.212    audio/FSMDMIC/cuenta_reg[5]
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  audio/FSMDMIC/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    audio/FSMDMIC/sel0[7]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.121    -0.420    audio/FSMDMIC/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.184    -0.233    audio/FSMDMIC/dato1[6]
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    audio/FSMDMIC/next_dato1[7]
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.107    -0.450    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  audio/FSMDMIC/dato2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    audio/FSMDMIC/next_dato2[6]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.091    -0.467    audio/FSMDMIC/dato2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio/EN4C/clk3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/EN4C/clk3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.608    -0.556    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  audio/EN4C/clk3_reg/Q
                         net (fo=2, routed)           0.175    -0.217    audio/EN4C/micro_clk_OBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  audio/EN4C/clk3_i_1/O
                         net (fo=1, routed)           0.000    -0.172    audio/EN4C/clk3_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.880    -0.793    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.120    -0.436    audio/EN4C/clk3_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.102%)  route 0.185ns (49.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=15, routed)          0.185    -0.231    audio/FSMDMIC/cuenta_reg[2]
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  audio/FSMDMIC/cuenta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    audio/FSMDMIC/sel0[8]
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.091    -0.453    audio/FSMDMIC/cuenta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/clk3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X87Y98     audio/EN4C/en2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/en4_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y98     audio/EN4C/en2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y98     audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y93     audio/FSMDMIC/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.848ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.848    

Slack (MET) :             78.848ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.848    

Slack (MET) :             79.038ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.038    

Slack (MET) :             79.038ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[3]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.038    

Slack (MET) :             79.038ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.038    

Slack (MET) :             79.038ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.038    

Slack (MET) :             79.087ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[6]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.087    

Slack (MET) :             79.087ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.166    82.335    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.130    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                         82.130    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.087    

Slack (MET) :             79.268ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.166    82.317    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.112    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                         82.112    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.268    

Slack (MET) :             79.268ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.166    82.317    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.112    audio/FSMDMIC/dato2_reg[5]
  -------------------------------------------------------------------
                         required time                         82.112    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.284    audio/FSMDMIC/dato1[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    audio/FSMDMIC/next_dato1[4]
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X86Y95         FDCE (Hold_fdce_C_D)         0.092    -0.452    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.215%)  route 0.177ns (48.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[8]/Q
                         net (fo=8, routed)           0.177    -0.239    audio/FSMDMIC/cuenta_reg[8]
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  audio/FSMDMIC/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    audio/FSMDMIC/state[0]_i_1_n_0
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.121    -0.420    audio/FSMDMIC/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.207 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    audio/FSMDMIC/next_dato2[7]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.107    -0.451    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X84Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.254    audio/FSMDMIC/dato2[0]
    SLICE_X85Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    audio/FSMDMIC/next_dato2[4]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.453    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.495%)  route 0.198ns (51.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X89Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.198    -0.219    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X88Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  audio/FSMDMIC/cuenta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    audio/FSMDMIC/sel0[4]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.120    -0.424    audio/FSMDMIC/cuenta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[5]/Q
                         net (fo=13, routed)          0.205    -0.212    audio/FSMDMIC/cuenta_reg[5]
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  audio/FSMDMIC/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    audio/FSMDMIC/sel0[7]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.121    -0.420    audio/FSMDMIC/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.184    -0.233    audio/FSMDMIC/dato1[6]
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    audio/FSMDMIC/next_dato1[7]
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.107    -0.450    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  audio/FSMDMIC/dato2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    audio/FSMDMIC/next_dato2[6]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.091    -0.467    audio/FSMDMIC/dato2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio/EN4C/clk3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/EN4C/clk3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.608    -0.556    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  audio/EN4C/clk3_reg/Q
                         net (fo=2, routed)           0.175    -0.217    audio/EN4C/micro_clk_OBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  audio/EN4C/clk3_i_1/O
                         net (fo=1, routed)           0.000    -0.172    audio/EN4C/clk3_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.880    -0.793    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.120    -0.436    audio/EN4C/clk3_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.102%)  route 0.185ns (49.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=15, routed)          0.185    -0.231    audio/FSMDMIC/cuenta_reg[2]
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  audio/FSMDMIC/cuenta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    audio/FSMDMIC/sel0[8]
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.091    -0.453    audio/FSMDMIC/cuenta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/clk3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X87Y98     audio/EN4C/en2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     audio/EN4C/en4_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y98     audio/EN4C/en2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y98     audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X89Y93     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y93     audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y93     audio/FSMDMIC/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       78.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[3]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[6]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[5]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.284    audio/FSMDMIC/dato1[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    audio/FSMDMIC/next_dato1[4]
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X86Y95         FDCE (Hold_fdce_C_D)         0.092    -0.276    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.215%)  route 0.177ns (48.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[8]/Q
                         net (fo=8, routed)           0.177    -0.239    audio/FSMDMIC/cuenta_reg[8]
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  audio/FSMDMIC/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    audio/FSMDMIC/state[0]_i_1_n_0
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.176    -0.365    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.121    -0.244    audio/FSMDMIC/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.207 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    audio/FSMDMIC/next_dato2[7]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.107    -0.275    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X84Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.254    audio/FSMDMIC/dato2[0]
    SLICE_X85Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    audio/FSMDMIC/next_dato2[4]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.277    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.495%)  route 0.198ns (51.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X89Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.198    -0.219    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X88Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  audio/FSMDMIC/cuenta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    audio/FSMDMIC/sel0[4]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.120    -0.248    audio/FSMDMIC/cuenta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[5]/Q
                         net (fo=13, routed)          0.205    -0.212    audio/FSMDMIC/cuenta_reg[5]
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  audio/FSMDMIC/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    audio/FSMDMIC/sel0[7]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.176    -0.365    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.121    -0.244    audio/FSMDMIC/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.184    -0.233    audio/FSMDMIC/dato1[6]
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    audio/FSMDMIC/next_dato1[7]
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.107    -0.274    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  audio/FSMDMIC/dato2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    audio/FSMDMIC/next_dato2[6]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.091    -0.291    audio/FSMDMIC/dato2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 audio/EN4C/clk3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/EN4C/clk3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.608    -0.556    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  audio/EN4C/clk3_reg/Q
                         net (fo=2, routed)           0.175    -0.217    audio/EN4C/micro_clk_OBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  audio/EN4C/clk3_i_1/O
                         net (fo=1, routed)           0.000    -0.172    audio/EN4C/clk3_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.880    -0.793    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.120    -0.260    audio/EN4C/clk3_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.102%)  route 0.185ns (49.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=15, routed)          0.185    -0.231    audio/FSMDMIC/cuenta_reg[2]
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  audio/FSMDMIC/cuenta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    audio/FSMDMIC/sel0[8]
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.091    -0.277    audio/FSMDMIC/cuenta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.123ns (27.462%)  route 2.966ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.581     3.282    audio/FSMDMIC/dato10
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[3]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[3]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.123ns (28.794%)  route 2.777ns (71.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.392     3.092    audio/FSMDMIC/dato10
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[6]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.076ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.123ns (29.164%)  route 2.728ns (70.836%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.925 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 r  audio/FSMDMIC/state_reg[1]/Q
                         net (fo=16, routed)          1.319     1.029    audio/FSMDMIC/state[1]
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.154     1.183 f  audio/FSMDMIC/cuenta_reg[5]_i_2/O
                         net (fo=5, routed)           0.731     1.914    audio/FSMDMIC/cuenta_reg[5]_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.327     2.241 r  audio/FSMDMIC/sout_reg[7]_i_3/O
                         net (fo=9, routed)           0.336     2.577    audio/FSMDMIC/sout_reg[7]_i_3_n_0
    SLICE_X87Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.701 r  audio/FSMDMIC/dato1[7]_i_1/O
                         net (fo=8, routed)           0.342     3.043    audio/FSMDMIC/dato10
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.612    81.925    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.575    82.501    
                         clock uncertainty           -0.176    82.324    
    SLICE_X86Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.119    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                         82.119    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 79.076    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    

Slack (MET) :             79.257ns  (required time - arrival time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.890ns (24.371%)  route 2.762ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 81.923 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -0.808    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.290 f  audio/FSMDMIC/cuenta_reg_reg[7]/Q
                         net (fo=9, routed)           1.566     1.277    audio/FSMDMIC/cuenta_reg[7]
    SLICE_X89Y94         LUT6 (Prop_lut6_I4_O)        0.124     1.401 r  audio/FSMDMIC/sout_reg[7]_i_7/O
                         net (fo=2, routed)           0.371     1.772    audio/FSMDMIC/sout_reg[7]_i_7_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  audio/FSMDMIC/sout_reg[7]_i_4/O
                         net (fo=10, routed)          0.330     2.226    audio/FSMDMIC/sout_reg[7]_i_4_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  audio/FSMDMIC/dato2[7]_i_1/O
                         net (fo=8, routed)           0.494     2.844    audio/FSMDMIC/dato20
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          1.610    81.923    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[5]/C
                         clock pessimism              0.559    82.483    
                         clock uncertainty           -0.176    82.306    
    SLICE_X85Y94         FDCE (Setup_fdce_C_CE)      -0.205    82.101    audio/FSMDMIC/dato2_reg[5]
  -------------------------------------------------------------------
                         required time                         82.101    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                 79.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.284    audio/FSMDMIC/dato1[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    audio/FSMDMIC/next_dato1[4]
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y95         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X86Y95         FDCE (Hold_fdce_C_D)         0.092    -0.276    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.215%)  route 0.177ns (48.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[8]/Q
                         net (fo=8, routed)           0.177    -0.239    audio/FSMDMIC/cuenta_reg[8]
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.194 r  audio/FSMDMIC/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    audio/FSMDMIC/state[0]_i_1_n_0
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y94         FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.176    -0.365    
    SLICE_X88Y94         FDCE (Hold_fdce_C_D)         0.121    -0.244    audio/FSMDMIC/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.207 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    audio/FSMDMIC/next_dato2[7]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.107    -0.275    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X84Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.254    audio/FSMDMIC/dato2[0]
    SLICE_X85Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    audio/FSMDMIC/next_dato2[4]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.176    -0.369    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.277    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.495%)  route 0.198ns (51.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X89Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.198    -0.219    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X88Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.174 r  audio/FSMDMIC/cuenta_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    audio/FSMDMIC/sel0[4]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.120    -0.248    audio/FSMDMIC/cuenta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/cuenta_reg_reg[5]/Q
                         net (fo=13, routed)          0.205    -0.212    audio/FSMDMIC/cuenta_reg[5]
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  audio/FSMDMIC/cuenta_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    audio/FSMDMIC/sel0[7]
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X88Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[7]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.176    -0.365    
    SLICE_X88Y93         FDCE (Hold_fdce_C_D)         0.121    -0.244    audio/FSMDMIC/cuenta_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.184    -0.233    audio/FSMDMIC/dato1[6]
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    audio/FSMDMIC/next_dato1[7]
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X86Y94         FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.107    -0.274    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.606    -0.558    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.249    audio/FSMDMIC/dato2[6]
    SLICE_X85Y94         LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  audio/FSMDMIC/dato2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    audio/FSMDMIC/next_dato2[6]
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.878    -0.795    audio/FSMDMIC/clk_12megas
    SLICE_X85Y94         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.091    -0.291    audio/FSMDMIC/dato2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 audio/EN4C/clk3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/EN4C/clk3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.608    -0.556    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  audio/EN4C/clk3_reg/Q
                         net (fo=2, routed)           0.175    -0.217    audio/EN4C/micro_clk_OBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  audio/EN4C/clk3_i_1/O
                         net (fo=1, routed)           0.000    -0.172    audio/EN4C/clk3_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.880    -0.793    audio/EN4C/clk_12megas
    SLICE_X88Y99         FDCE                                         r  audio/EN4C/clk3_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.120    -0.260    audio/EN4C/clk3_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.102%)  route 0.185ns (49.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.607    -0.557    audio/FSMDMIC/clk_12megas
    SLICE_X86Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=15, routed)          0.185    -0.231    audio/FSMDMIC/cuenta_reg[2]
    SLICE_X87Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  audio/FSMDMIC/cuenta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    audio/FSMDMIC/sel0[8]
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=43, routed)          0.879    -0.794    audio/FSMDMIC/clk_12megas
    SLICE_X87Y93         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[8]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.091    -0.277    audio/FSMDMIC/cuenta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.091    





