define D3F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END__SHIFT 0x13
#define D3F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK 0x7e000000
#define D3F5_PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END__SHIFT 0x19
#define D3F5_PCIE_LC_STATE0__LC_CURRENT_STATE_MASK 0x3f
#define D3F5_PCIE_LC_STATE0__LC_CURRENT_STATE__SHIFT 0x0
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE1_MASK 0x3f00
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE1__SHIFT 0x8
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE2_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE2__SHIFT 0x10
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE3_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE0__LC_PREV_STATE3__SHIFT 0x18
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE4_MASK 0x3f
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE4__SHIFT 0x0
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE5_MASK 0x3f00
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE5__SHIFT 0x8
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE6_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE6__SHIFT 0x10
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE7_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE1__LC_PREV_STATE7__SHIFT 0x18
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE8_MASK 0x3f
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE8__SHIFT 0x0
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE9_MASK 0x3f00
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE9__SHIFT 0x8
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE10_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE10__SHIFT 0x10
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE11_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE2__LC_PREV_STATE11__SHIFT 0x18
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE12_MASK 0x3f
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE12__SHIFT 0x0
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE13_MASK 0x3f00
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE13__SHIFT 0x8
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE14_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE14__SHIFT 0x10
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE15_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE3__LC_PREV_STATE15__SHIFT 0x18
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE16_MASK 0x3f
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE16__SHIFT 0x0
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE17_MASK 0x3f00
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE17__SHIFT 0x8
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE18_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE18__SHIFT 0x10
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE19_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE4__LC_PREV_STATE19__SHIFT 0x18
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE20_MASK 0x3f
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE20__SHIFT 0x0
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE21_MASK 0x3f00
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE21__SHIFT 0x8
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE22_MASK 0x3f0000
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE22__SHIFT 0x10
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE23_MASK 0x3f000000
#define D3F5_PCIE_LC_STATE5__LC_PREV_STATE23__SHIFT 0x18
#define D3F5_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK 0x3
#define D3F5_PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT__SHIFT 0x0
#define D3F5_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK 0xc
#define D3F5_PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT__SHIFT 0x2
#define D3F5_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK 0x30
#define D3F5_PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT__SHIFT 0x4
#define D3F5_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK 0xc0
#define D3F5_PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT__SHIFT 0x6
#define D3F5_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK 0x700
#define D3F5_PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL__SHIFT 0x8
#define D3F5_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK 0x800
#define D3F5_PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET__SHIFT 0xb
#define D3F5_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK 0x1000
#define D3F5_PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS__SHIFT 0xc
#define D3F5_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK 0x2000
#define D3F5_PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE__SHIFT 0xd
#define D3F5_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK 0x4000
#define D3F5_PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES__SHIFT 0xe
#define D3F5_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x8000
#define D3F5_PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS__SHIFT 0xf
#define D3F5_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK 0x70000
#define D3F5_PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION__SHIFT 0x10
#define D3F5_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK 0x1
#define D3F5_PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT 0x0
#define D3F5_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK 0x2
#define D3F5_PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN__SHIFT 0x1
#define D3F5_PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK 0x4
#define D3F5_PCIEP_STRAP_MISC__STRAP_EX