#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 08 01:28:46 2020
# Process ID: 14780
# Log file: E:/VivadoFiles/Verilog-CNN/project_2/vivado.log
# Journal file: E:/VivadoFiles/Verilog-CNN/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoFiles/Verilog-CNN/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 769.008 ; gain = 185.523
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LeNet_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj LeNet_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:4]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:8]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1ae150b43348a2b518771db0cdcfbf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.Conv_PU(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_SF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.PC_MF(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1435419293 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/us..."
    (file "E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav/xsim.dir/LeNet_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 01:34:44 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 769.008 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LeNet_tb_behav -key {Behavioral:sim_1:Functional:LeNet_tb} -tclbatch {LeNet_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source LeNet_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/VivadoFiles/finalT/edited_ones.txt
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 822.164 ; gain = 53.156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LeNet_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 822.164 ; gain = 53.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-110] Failed to remove the dir 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-110] Failed to remove the dir 'E:/VivadoFiles/Verilog-CNN/project_2/project_2.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 08 01:36:29 2020...
