
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.855230                       # Number of seconds simulated
sim_ticks                                855230169000                       # Number of ticks simulated
final_tick                               855230169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187741                       # Simulator instruction rate (inst/s)
host_op_rate                                   212041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              285574590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661028                       # Number of bytes of host memory used
host_seconds                                  2994.77                       # Real time elapsed on the host
sim_insts                                   562241720                       # Number of instructions simulated
sim_ops                                     635013323                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         107224704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          23970048                       # Number of bytes read from this memory
system.physmem.bytes_read::total            131194752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    107224704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       107224704                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6336064                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6336064                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            1675386                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             374532                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2049918                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           99001                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                99001                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            125375259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             28027599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153402858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       125375259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          125375259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7408607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7408607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7408607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           125375259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            28027599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160811465                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               103565929                       # Number of BP lookups
system.cpu.branchPred.condPredicted          58933079                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2809691                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58080228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49799398                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.742429                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14144882                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             259753                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3355104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3350825                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4279                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29671                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        855230244                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          424735658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      599068977                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   103565929                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           67295105                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     368212910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5638075                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         11799                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  95476448                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1671941                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          795781568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.848472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.954017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                431567480     54.23%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53229926      6.69%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                310984162     39.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            795781568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121097                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.700477                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                422061362                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9270690                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 357690241                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4180497                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2578778                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             31618969                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                240793                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              671453386                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                402047                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2578778                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                423876812                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4078368                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2567134                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 359822044                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2858432                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              669291834                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1996917                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 312386                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12819                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           846824035                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3107240053                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        865794196                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790760                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51033275                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51041                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3739                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3087941                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             83808084                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            50778051                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8136714                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6262115                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  664459029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6110                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 642088853                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4649767                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        29451816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103879092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            678                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     795781568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.806866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.661374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           265731738     33.39%     33.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           418010807     52.53%     85.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           112039023     14.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       795781568                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               296256256     94.96%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    484      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10657237      3.42%     98.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5065957      1.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             505298233     78.70%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3687996      0.57%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82689455     12.88%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50365805      7.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              642088853                       # Type of FU issued
system.cpu.iq.rate                           0.750779                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   311979934                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.485883                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2396588943                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         693927860                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    640267697                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              954068771                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10456417                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2414944                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1854                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11017                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       851062                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       101109                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2578778                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2970558                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                468332                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           664467325                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1139891                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              83808084                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             50778051                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3520                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  18041                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                343390                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11017                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1312288                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1359374                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2671662                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             640608705                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              82545602                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1480148                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          2186                       # number of nop insts executed
system.cpu.iew.exec_refs                    132807315                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 97824150                       # Number of branches executed
system.cpu.iew.exec_stores                   50261713                       # Number of stores executed
system.cpu.iew.exec_rate                     0.749048                       # Inst execution rate
system.cpu.iew.wb_sent                      640284811                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     640267713                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 387323724                       # num instructions producing a value
system.cpu.iew.wb_consumers                 817369675                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.748650                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.473866                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29454206                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2569432                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    790919655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.802880                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.947279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    291793080     36.89%     36.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    423262292     53.52%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     53157233      6.72%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11609144      1.47%     98.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2945637      0.37%     98.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       892570      0.11%     99.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       415296      0.05%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2883265      0.36%     99.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3961138      0.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    790919655                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241720                       # Number of instructions committed
system.cpu.commit.committedOps              635013323                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320129                       # Number of memory references committed
system.cpu.commit.loads                      81393140                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382625                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172291                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046798     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393140     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926973      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013323                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3961138                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1451423088                       # The number of ROB reads
system.cpu.rob.rob_writes                  1333797107                       # The number of ROB writes
system.cpu.timesIdled                         1989623                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        59448676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241720                       # Number of Instructions Simulated
system.cpu.committedOps                     635013323                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.521108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.521108                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.657416                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657416                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                761295799                       # number of integer regfile reads
system.cpu.int_regfile_writes               457730475                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2194890870                       # number of cc regfile reads
system.cpu.cc_regfile_writes                333716915                       # number of cc regfile writes
system.cpu.misc_regfile_reads               130300420                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5243                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3512494                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113742571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3512510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.382134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           6810500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122762702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122762702                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66292717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66292717                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     47444706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47444706                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2585                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2585                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     113737423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113737423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    113737423                       # number of overall hits
system.cpu.dcache.overall_hits::total       113737423                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3185186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3185186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2322263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2322263                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          137                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           35                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5507449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5507449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5507449                       # number of overall misses
system.cpu.dcache.overall_misses::total       5507449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  67868570000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  67868570000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  42403665765                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42403665765                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1603000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1603000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 110272235765                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110272235765                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 110272235765                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110272235765                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     69477903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69477903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    119244872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119244872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    119244872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119244872                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045845                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046663                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.050331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.013472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.013472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.046186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.046186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046186                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21307.568852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21307.568852                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18259.631129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18259.631129                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11700.729927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11700.729927                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20022.379829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20022.379829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20022.379829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20022.379829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.697638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2573728                       # number of writebacks
system.cpu.dcache.writebacks::total           2573728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       730177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       730177                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1264801                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1264801                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           98                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1994978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1994978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1994978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1994978                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2455009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2455009                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1057462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1057462                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           39                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3512471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3512471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3512471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3512471                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  47602677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47602677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17201548498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17201548498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       507000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       507000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  64804225498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64804225498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  64804225498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64804225498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.014328                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014328                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029456                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19390.021381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19390.021381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16266.824243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16266.824243                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        13000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18449.753891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18449.753891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18449.753891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18449.753891                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          24502464                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70572147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          24502480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.880204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1621500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119978928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119978928                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     70572147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70572147                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70572147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70572147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70572147                       # number of overall hits
system.cpu.icache.overall_hits::total        70572147                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     24904301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      24904301                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     24904301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       24904301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     24904301                       # number of overall misses
system.cpu.icache.overall_misses::total      24904301                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 458907363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 458907363000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 458907363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 458907363000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 458907363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 458907363000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     95476448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95476448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     95476448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95476448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     95476448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95476448                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.260842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.260842                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.260842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.260842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.260842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.260842                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18426.831695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18426.831695                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18426.831695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18426.831695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18426.831695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18426.831695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1631                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               403                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     4.047146                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     24502464                       # number of writebacks
system.cpu.icache.writebacks::total          24502464                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       401821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       401821                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       401821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       401821                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       401821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       401821                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     24502480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     24502480                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     24502480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     24502480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     24502480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     24502480                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 403683482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 403683482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 403683482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 403683482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 403683482000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 403683482000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.256634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.256634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.256634                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.256634                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.256634                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.256634                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16475.209122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16475.209122                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16475.209122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16475.209122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16475.209122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16475.209122                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3034960                       # number of replacements
system.l2.tags.tagsinuse                   255.984247                       # Cycle average of tags in use
system.l2.tags.total_refs                    52783979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3035216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.390518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3755398000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       17.232942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        174.578024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         64.173282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.067316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.681945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.250677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58995952                       # Number of tag accesses
system.l2.tags.data_accesses                 58995952                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2573728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2573728                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     24458122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24458122                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             996363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                996363                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        22826903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22826903                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2141437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2141437                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              22826903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3137800                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25964703                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             22826903                       # number of overall hits
system.l2.overall_hits::cpu.data              3137800                       # number of overall hits
system.l2.overall_hits::total                25964703                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            67553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               67553                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst       1675577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1675577                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       307157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          307157                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst             1675577                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              374710                       # number of demand (read+write) misses
system.l2.demand_misses::total                2050287                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst            1675577                       # number of overall misses
system.l2.overall_misses::cpu.data             374710                       # number of overall misses
system.l2.overall_misses::total               2050287                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   4126615500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4126615500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst 102319481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 102319481000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  18845423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18845423000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst  102319481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   22972038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     125291519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 102319481000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  22972038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    125291519500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2573728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2573728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     24458122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24458122                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1063916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1063916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     24502480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24502480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2448594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2448594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          24502480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3512510                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28014990                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         24502480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3512510                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28014990                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.063495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063495                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.068384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.068384                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.125442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.125442                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.068384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.106679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073185                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.068384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.106679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073185                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61087.079774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61087.079774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61065.221712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61065.221712                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 61354.366008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61354.366008                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61065.221712                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 61306.179445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61109.259094                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61065.221712                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 61306.179445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61109.259094                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                99001                       # number of writebacks
system.l2.writebacks::total                     99001                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           191                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          178                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst              191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 369                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst             191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                369                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks       141172                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        141172                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        67553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          67553                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst      1675386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1675386                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       306979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       306979                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst        1675386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         374532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2049918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst       1675386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        374532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2049918                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3451085500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3451085500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  85556514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  85556514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  15765797500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15765797500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  85556514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19216883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104773397000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  85556514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19216883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104773397000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.063495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.068376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.068376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.125369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125369                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.068376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.106628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073172                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.068376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.106628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073172                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51087.079774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51087.079774                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51066.747603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51066.747603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 51357.902332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51357.902332                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51066.747603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 51309.055034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51111.018587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51066.747603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 51309.055034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51111.018587                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4180092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2050255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1982365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99001                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1943714                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1982365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      6142551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6142551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port    137530816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137530816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2136780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2136780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2136780                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5860506828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10249590000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     56029947                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28014958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        69211                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1133417                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1131983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1434                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 855230169000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26951074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2672729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24502463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3874725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1063916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1063916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24502480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2448594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     73507423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10537514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84044937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   3136316352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    389519232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3525835584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3034960                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6336064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31049950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038778                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193305                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29847321     96.13%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1201195      3.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1434      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31049950                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55091164500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       36754574288                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5270523476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
