# ğŸ‘‹ Hello, I'm SEOKHYUN HWANG
> **FPGA & Embedded System Developer**
> *í•˜ë“œì›¨ì–´ì™€ ì†Œí”„íŠ¸ì›¨ì–´ì˜ ê²½ê³„ë¥¼ í—ˆë¬´ëŠ” ê°œë°œìê°€ ë˜ê³  ì‹¶ìŠµë‹ˆë‹¤.*

<br>

## ğŸš€ About Me
- ğŸ“ **Education**: ê³ ë ¤ëŒ€í•™êµ ì „ìë°ì •ë³´ê³µí•™ê³¼ (ì¡¸ì—…)
- ğŸ“ **Location**: Incheon, Korea
- ğŸ‚ **Birth**: 1998.10.06.

<br>

## ğŸ› ï¸ Tech Stacks
### Languages
![Verilog](https://img.shields.io/badge/Verilog-Hz?style=flat&logo=verilog&logoColor=white&color=blue)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Hz?style=flat&logo=systemverilog&logoColor=white&color=green)
![C](https://img.shields.io/badge/C-Hz?style=flat&logo=c&logoColor=white&color=blue)

### Tools & IDE
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-Hz?style=flat&logo=xilinx&logoColor=white&color=red)
![ModelSim](https://img.shields.io/badge/ModelSim-Hz?style=flat&logo=intel&logoColor=white&color=blue)
![Vitis](https://img.shields.io/badge/Xilinx%20Vitis-Hz?style=flat&logo=xilinx&logoColor=white&color=orange)

<br>

## ğŸ—‚ï¸ Projects
### ğŸ”© FPGA / SoC Architecture
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **ğŸ² Real-time VGA Processing & Dice Game SoC**<br>â€¢ Master-Slave ì´ì›í™” ì•„í‚¤í…ì²˜ ê¸°ë°˜ ë©€í‹°ë¯¸ë””ì–´ ì‹œìŠ¤í…œ<br>â€¢ ì‹¤ì‹œê°„ Red Color ê²€ì¶œ ë° í”½ì…€ ë©´ì  ê³„ì‚° ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´ êµ¬í˜„<br>â€¢ I2C í†µì‹  í”„ë¡œí† ì½œ ì„¤ê³„ ë° Custom VGA ì»¨íŠ¸ë¡¤ëŸ¬ ì œì‘ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-green)<br>![Vivado](https://img.shields.io/badge/-Vivado-red)<br>![I2C](https://img.shields.io/badge/-I2C-orange) | [ğŸ‘‰ Repo](https://github.com/ë³¸ì¸ì•„ì´ë””/Real-time-VGA-Processing-Filter-Dice-Game) |
| **â±ï¸ FPGA Smart Watch & Stopwatch**<br>â€¢ ë¬¼ë¦¬ ë²„íŠ¼ê³¼ I2C í†µì‹ ì„ ê²°í•©í•œ í•˜ì´ë¸Œë¦¬ë“œ ì œì–´ ì‹œê³„<br>â€¢ FND Dynamic Scanning ë° ì •ë°€ í´ëŸ­ ë¶„ì£¼ ì„¤ê³„<br>â€¢ ê¸°ê³„ì  ìŠ¤ìœ„ì¹˜ ë””ë°”ìš´ì‹±(Debouncing) ë¡œì§ êµ¬í˜„ | ![Verilog](https://img.shields.io/badge/-Verilog-blue)<br>![Vivado](https://img.shields.io/badge/-Vivado-red) | [ğŸ‘‰ Repo](https://github.com/ë³¸ì¸ì•„ì´ë””/FPGA-Smart-Watch-Stopwatch) |

### ğŸ”Œ Embedded System (ì˜ˆì‹œ ì¹´í…Œê³ ë¦¬)
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **MCU ê¸°ë°˜ í”„ë¡œì íŠ¸ ì´ë¦„**<br>â€¢ í”„ë¡œì íŠ¸ ì„¤ëª… í•œ ì¤„ ìš”ì•½<br>â€¢ ì£¼ìš” ê¸°ëŠ¥ ì„¤ëª… | ![C](https://img.shields.io/badge/-C-blue) | [ğŸ‘‰ Repo](ë§í¬) |

<br>

## ğŸ“‚ Other Projects & Research
ì´ê³³ì€ ë³„ë„ì˜ ê¹ƒí—ˆë¸Œ ë ˆí¬ì§€í† ë¦¬ê°€ ì—†ê±°ë‚˜, ë¬¸ì„œë¡œ ì •ë¦¬ëœ ì—°êµ¬/í”„ë¡œì íŠ¸ ìë£Œì…ë‹ˆë‹¤.

> **ğŸ“„ì••ë ¥ ë³€í™”ì™€ ì—´ì²˜ë¦¬ ê³¼ì •ì´ ë°•ë§‰ì— ë¯¸ì¹˜ëŠ” ì˜í–¥**
> * **ì„¤ëª…**: ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤ ë³´ê³ ì„œ
> * **ìë£Œ ë³´ê¸°**: [ğŸ‘‰ PDF ë‹¤ìš´ë¡œë“œ/ë³´ê¸°](./files/my_project.pdf)
>     * *(ì‚¬ìš©ë²•: ë ˆí¬ì§€í† ë¦¬ì— `files` í´ë”ë¥¼ ë§Œë“¤ê³  pdf íŒŒì¼ì„ ì˜¬ë¦° ë’¤ ê²½ë¡œë¥¼ ë§ì¶°ì£¼ì„¸ìš”)*

<br>

## ğŸ“ Education & Training
* **[í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸]** | [ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°] | *2025.07.01 ~ 2026.01.26*
    * ì£¼ìš” í•™ìŠµ ë‚´ìš©: FPGA ì„¤ê³„, Verilog HDL, SoC êµ¬ì¡° ì´í•´, UVM ê²€ì¦
* **[êµë‚´ ë°˜ë„ì²´ê³µì • ì‹¤ìŠµ]** | [êµìœ¡ ê¸°ê´€] | *202x.xx ~ 202x.xx*

<br>

## ğŸ“« Contact
* ğŸ“ **Phone**: 010-xxxx-xxxx
* ğŸ“§ **Email**: [doitndidit@gmail.com]
* ğŸ± **Github**: [https://github.com/hyun1006]
