;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Data_Port
Data_Port__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Data_Port__0__MASK EQU 0x01
Data_Port__0__PC EQU CYREG_PRT2_PC0
Data_Port__0__PORT EQU 2
Data_Port__0__SHIFT EQU 0
Data_Port__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Data_Port__1__MASK EQU 0x02
Data_Port__1__PC EQU CYREG_PRT2_PC1
Data_Port__1__PORT EQU 2
Data_Port__1__SHIFT EQU 1
Data_Port__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Data_Port__2__MASK EQU 0x04
Data_Port__2__PC EQU CYREG_PRT2_PC2
Data_Port__2__PORT EQU 2
Data_Port__2__SHIFT EQU 2
Data_Port__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Data_Port__3__MASK EQU 0x08
Data_Port__3__PC EQU CYREG_PRT2_PC3
Data_Port__3__PORT EQU 2
Data_Port__3__SHIFT EQU 3
Data_Port__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
Data_Port__4__MASK EQU 0x10
Data_Port__4__PC EQU CYREG_PRT2_PC4
Data_Port__4__PORT EQU 2
Data_Port__4__SHIFT EQU 4
Data_Port__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
Data_Port__5__MASK EQU 0x20
Data_Port__5__PC EQU CYREG_PRT2_PC5
Data_Port__5__PORT EQU 2
Data_Port__5__SHIFT EQU 5
Data_Port__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
Data_Port__6__MASK EQU 0x40
Data_Port__6__PC EQU CYREG_PRT2_PC6
Data_Port__6__PORT EQU 2
Data_Port__6__SHIFT EQU 6
Data_Port__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
Data_Port__7__MASK EQU 0x80
Data_Port__7__PC EQU CYREG_PRT2_PC7
Data_Port__7__PORT EQU 2
Data_Port__7__SHIFT EQU 7
Data_Port__AG EQU CYREG_PRT2_AG
Data_Port__AMUX EQU CYREG_PRT2_AMUX
Data_Port__BIE EQU CYREG_PRT2_BIE
Data_Port__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Data_Port__BYP EQU CYREG_PRT2_BYP
Data_Port__CTL EQU CYREG_PRT2_CTL
Data_Port__DM0 EQU CYREG_PRT2_DM0
Data_Port__DM1 EQU CYREG_PRT2_DM1
Data_Port__DM2 EQU CYREG_PRT2_DM2
Data_Port__DR EQU CYREG_PRT2_DR
Data_Port__INP_DIS EQU CYREG_PRT2_INP_DIS
Data_Port__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Data_Port__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Data_Port__LCD_EN EQU CYREG_PRT2_LCD_EN
Data_Port__MASK EQU 0xFF
Data_Port__PORT EQU 2
Data_Port__PRT EQU CYREG_PRT2_PRT
Data_Port__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Data_Port__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Data_Port__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Data_Port__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Data_Port__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Data_Port__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Data_Port__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Data_Port__PS EQU CYREG_PRT2_PS
Data_Port__SHIFT EQU 0
Data_Port__SLW EQU CYREG_PRT2_SLW

; FPGA_PSOC
FPGA_PSOC__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
FPGA_PSOC__0__MASK EQU 0x40
FPGA_PSOC__0__PC EQU CYREG_PRT5_PC6
FPGA_PSOC__0__PORT EQU 5
FPGA_PSOC__0__SHIFT EQU 6
FPGA_PSOC__AG EQU CYREG_PRT5_AG
FPGA_PSOC__AMUX EQU CYREG_PRT5_AMUX
FPGA_PSOC__BIE EQU CYREG_PRT5_BIE
FPGA_PSOC__BIT_MASK EQU CYREG_PRT5_BIT_MASK
FPGA_PSOC__BYP EQU CYREG_PRT5_BYP
FPGA_PSOC__CTL EQU CYREG_PRT5_CTL
FPGA_PSOC__DM0 EQU CYREG_PRT5_DM0
FPGA_PSOC__DM1 EQU CYREG_PRT5_DM1
FPGA_PSOC__DM2 EQU CYREG_PRT5_DM2
FPGA_PSOC__DR EQU CYREG_PRT5_DR
FPGA_PSOC__INP_DIS EQU CYREG_PRT5_INP_DIS
FPGA_PSOC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
FPGA_PSOC__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
FPGA_PSOC__LCD_EN EQU CYREG_PRT5_LCD_EN
FPGA_PSOC__MASK EQU 0x40
FPGA_PSOC__PORT EQU 5
FPGA_PSOC__PRT EQU CYREG_PRT5_PRT
FPGA_PSOC__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
FPGA_PSOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
FPGA_PSOC__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
FPGA_PSOC__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
FPGA_PSOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
FPGA_PSOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
FPGA_PSOC__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
FPGA_PSOC__PS EQU CYREG_PRT5_PS
FPGA_PSOC__SHIFT EQU 6
FPGA_PSOC__SLW EQU CYREG_PRT5_SLW

; PSOC_FPGA
PSOC_FPGA__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
PSOC_FPGA__0__MASK EQU 0x01
PSOC_FPGA__0__PC EQU CYREG_PRT5_PC0
PSOC_FPGA__0__PORT EQU 5
PSOC_FPGA__0__SHIFT EQU 0
PSOC_FPGA__AG EQU CYREG_PRT5_AG
PSOC_FPGA__AMUX EQU CYREG_PRT5_AMUX
PSOC_FPGA__BIE EQU CYREG_PRT5_BIE
PSOC_FPGA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PSOC_FPGA__BYP EQU CYREG_PRT5_BYP
PSOC_FPGA__CTL EQU CYREG_PRT5_CTL
PSOC_FPGA__DM0 EQU CYREG_PRT5_DM0
PSOC_FPGA__DM1 EQU CYREG_PRT5_DM1
PSOC_FPGA__DM2 EQU CYREG_PRT5_DM2
PSOC_FPGA__DR EQU CYREG_PRT5_DR
PSOC_FPGA__INP_DIS EQU CYREG_PRT5_INP_DIS
PSOC_FPGA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PSOC_FPGA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PSOC_FPGA__LCD_EN EQU CYREG_PRT5_LCD_EN
PSOC_FPGA__MASK EQU 0x01
PSOC_FPGA__PORT EQU 5
PSOC_FPGA__PRT EQU CYREG_PRT5_PRT
PSOC_FPGA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PSOC_FPGA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PSOC_FPGA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PSOC_FPGA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PSOC_FPGA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PSOC_FPGA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PSOC_FPGA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PSOC_FPGA__PS EQU CYREG_PRT5_PS
PSOC_FPGA__SHIFT EQU 0
PSOC_FPGA__SLW EQU CYREG_PRT5_SLW

; SOFT_RESET
SOFT_RESET__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SOFT_RESET__0__MASK EQU 0x40
SOFT_RESET__0__PC EQU CYREG_PRT1_PC6
SOFT_RESET__0__PORT EQU 1
SOFT_RESET__0__SHIFT EQU 6
SOFT_RESET__AG EQU CYREG_PRT1_AG
SOFT_RESET__AMUX EQU CYREG_PRT1_AMUX
SOFT_RESET__BIE EQU CYREG_PRT1_BIE
SOFT_RESET__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SOFT_RESET__BYP EQU CYREG_PRT1_BYP
SOFT_RESET__CTL EQU CYREG_PRT1_CTL
SOFT_RESET__DM0 EQU CYREG_PRT1_DM0
SOFT_RESET__DM1 EQU CYREG_PRT1_DM1
SOFT_RESET__DM2 EQU CYREG_PRT1_DM2
SOFT_RESET__DR EQU CYREG_PRT1_DR
SOFT_RESET__INP_DIS EQU CYREG_PRT1_INP_DIS
SOFT_RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SOFT_RESET__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SOFT_RESET__LCD_EN EQU CYREG_PRT1_LCD_EN
SOFT_RESET__MASK EQU 0x40
SOFT_RESET__PORT EQU 1
SOFT_RESET__PRT EQU CYREG_PRT1_PRT
SOFT_RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SOFT_RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SOFT_RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SOFT_RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SOFT_RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SOFT_RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SOFT_RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SOFT_RESET__PS EQU CYREG_PRT1_PS
SOFT_RESET__SHIFT EQU 6
SOFT_RESET__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
